# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 02:52:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:52:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v 
# -- Compiling module chatter
# 
# Top level modules:
# 	chatter
# End time: 02:52:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 02:52:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:23 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 02:52:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 02:52:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:24 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:52:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:25 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:52:26 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:26 on Dec 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# ** Error: (vlog-13069) C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v(27): near "}": syntax error, unexpected '}'.
# End time: 02:52:26 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 30
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cy..."
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/INSTRUCTION_DECODER
# reading modelsim.ini
do tb_INSTRUCTION_DECODER.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:54:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:54:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:54:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:54:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_INSTRUCTION_DECODER.v 
# -- Compiling module tb_INSTRUCTION_DECODER
# 
# Top level modules:
# 	tb_INSTRUCTION_DECODER
# End time: 02:54:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER.v
# OpenFile tb_INSTRUCTION_DECODER.v
# 
# Prepare Wave Display
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# ** Error: Active logfile is not in simulation mode
# Error in macro ./tb_INSTRUCTION_DECODER.do line 32
# Active logfile is not in simulation mode
#     while executing
# "log -r *"
OpenFile tb_INSTRUCTION_DECODER.v
do tb_INSTRUCTION_DECODER.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:55:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:55:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:25 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:55:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:25 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:55:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:25 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_INSTRUCTION_DECODER.v 
# -- Compiling module tb_INSTRUCTION_DECODER
# 
# Top level modules:
# 	tb_INSTRUCTION_DECODER
# End time: 02:55:25 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER 
# Start time: 02:55:25 on Dec 02,2019
# Loading rtl_work.tb_INSTRUCTION_DECODER
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# ** Warning: (vsim-3015) ../../../src/verilog/INSTRUCTION_DECODER.v(82): [PCDPC] - Port size (4) does not match connection size (3) for port 'A'. The port definition is at: ../../../src/verilog/logic/74HC138.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_INSTRUCTION_DECODER/UINSTRUCTION_DECODER/U_MULTIPLEXER1 File: ../../../src/verilog/logic/74HC138.v
# ** Warning: (vsim-3015) ../../../src/verilog/INSTRUCTION_DECODER.v(82): [PCDPC] - Port size (4) does not match connection size (3) for port 'E'. The port definition is at: ../../../src/verilog/logic/74HC138.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_INSTRUCTION_DECODER/UINSTRUCTION_DECODER/U_MULTIPLEXER1 File: ../../../src/verilog/logic/74HC138.v
# ** Warning: (vsim-3015) ../../../src/verilog/INSTRUCTION_DECODER.v(88): [PCDPC] - Port size (4) does not match connection size (3) for port 'A'. The port definition is at: ../../../src/verilog/logic/74HC138.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_INSTRUCTION_DECODER/UINSTRUCTION_DECODER/U_MULTIPLEXER2 File: ../../../src/verilog/logic/74HC138.v
# ** Warning: (vsim-3015) ../../../src/verilog/INSTRUCTION_DECODER.v(88): [PCDPC] - Port size (4) does not match connection size (3) for port 'E'. The port definition is at: ../../../src/verilog/logic/74HC138.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_INSTRUCTION_DECODER/UINSTRUCTION_DECODER/U_MULTIPLEXER2 File: ../../../src/verilog/logic/74HC138.v
# 
# Prepare Wave Display
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_INSTRUCTION_DECODER.v(145)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_INSTRUCTION_DECODER
# Break in Module tb_INSTRUCTION_DECODER at tb_INSTRUCTION_DECODER.v line 145
do tb_INSTRUCTION_DECODER.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/INSTRUCTION_DECODER/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/INSTRUCTION_DECODER/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:04 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 02:57:04 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:04 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:57:04 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:04 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 02:57:05 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:05 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 02:57:05 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:57:05 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_INSTRUCTION_DECODER.v 
# -- Compiling module tb_INSTRUCTION_DECODER
# 
# Top level modules:
# 	tb_INSTRUCTION_DECODER
# End time: 02:57:05 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER
# End time: 02:57:07 on Dec 02,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 4
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER 
# Start time: 02:57:07 on Dec 02,2019
# Loading rtl_work.tb_INSTRUCTION_DECODER
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# 
# Prepare Wave Display
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at       1000
# ** Note: $stop    : tb_INSTRUCTION_DECODER.v(145)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_INSTRUCTION_DECODER
# Break in Module tb_INSTRUCTION_DECODER at tb_INSTRUCTION_DECODER.v line 145
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_RST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_CLK
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_Z_FLAG
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_C_FLAG
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_LR
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SR
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_OP
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nA_OUT
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nB_OUT
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nIRU_OUT
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nIRD_OUT
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRU_OUT
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRD_OUT
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nA_ST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nB_ST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nORU_ST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nORD_ST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRU_ST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRD_ST
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SEL
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nFA_EN
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nAND_EN
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nOR_EN
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nXOR_EN
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nSK_EN
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SP_D_nU
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nPC_LD
add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SPC
do tb_INSTRUCTION_DECODER.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 03:00:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:00:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 03:00:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 03:00:01 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:01 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_INSTRUCTION_DECODER.v 
# -- Compiling module tb_INSTRUCTION_DECODER
# 
# Top level modules:
# 	tb_INSTRUCTION_DECODER
# End time: 03:00:02 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER
# End time: 03:00:03 on Dec 02,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER 
# Start time: 03:00:03 on Dec 02,2019
# Loading rtl_work.tb_INSTRUCTION_DECODER
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_RST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_CLK
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_Z_FLAG
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_C_FLAG
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_LR
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SR
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_OP
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nA_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nB_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nIRU_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nIRD_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRU_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRD_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nA_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nB_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nORU_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nORD_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRU_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRD_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SEL
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nFA_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nAND_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nOR_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nXOR_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nSK_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SP_D_nU
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nPC_LD
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SPC
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_INSTRUCTION_DECODER.v(147)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_INSTRUCTION_DECODER
# Break in Module tb_INSTRUCTION_DECODER at tb_INSTRUCTION_DECODER.v line 147
quit -sim
# End time: 03:22:03 on Dec 02,2019, Elapsed time: 0:22:00
# Errors: 0, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:31 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:22:31 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:31 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:22:32 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:32 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:22:32 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:32 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:22:32 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:32 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:22:32 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC238.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:32 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC238.v 
# ** Error: (vlog-7) Failed to open design unit file "../../../src/verilog/logic/74HC238.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 03:22:32 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 23
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/logic/74HC238.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:02 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:23:02 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:02 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:23:02 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:02 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:23:02 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:02 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:23:03 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:23:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:23:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:23:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:23:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# ** Error: ../../../src/verilog/ALU.v(94): (vlog-2730) Undefined variable: 'SLE'.
# End time: 03:23:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 26
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/ALU.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:23:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:23:24 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:23:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# ** Error: (vlog-13069) tb_ALU.v(63): near "end": syntax error, unexpected end.
# ** Error: tb_ALU.v(72): (vlog-2730) Undefined variable: 'tb_cycle_count'.
# End time: 03:23:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 27
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_ALU.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:21 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:24:21 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:21 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:22 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# ** Error: tb_ALU.v(50): Register is illegal in left-hand side of continuous assignment
# ** Error: tb_ALU.v(51): Register is illegal in left-hand side of continuous assignment
# ** Error: tb_ALU.v(52): Register is illegal in left-hand side of continuous assignment
# ** Error: tb_ALU.v(53): Register is illegal in left-hand side of continuous assignment
# End time: 03:24:22 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 27
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_ALU.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:24:56 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:56 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:24:57 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:24:57 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# ** Error: tb_ALU.v(56): (vlog-2110) Illegal reference to net "tb_X".
# ** Error: tb_ALU.v(57): (vlog-2110) Illegal reference to net "tb_Y".
# ** Error: tb_ALU.v(64): (vlog-2110) Illegal reference to net "tb_X".
# ** Error: tb_ALU.v(65): (vlog-2110) Illegal reference to net "tb_Y".
# End time: 03:24:57 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 27
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_ALU.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:16 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:25:16 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:16 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:25:16 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:16 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:17 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:25:17 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:25:17 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(79)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 79
add wave -position end  sim:/tb_ALU/tb_RST
add wave -position end  sim:/tb_ALU/tb_CLK
add wave -position end  sim:/tb_ALU/tb_X
add wave -position end  sim:/tb_ALU/tb_Y
add wave -position end  sim:/tb_ALU/tb_IM
add wave -position end  sim:/tb_ALU/tb_SEL
add wave -position end  sim:/tb_ALU/tb_nFA_EN
add wave -position end  sim:/tb_ALU/tb_nAND_EN
add wave -position end  sim:/tb_ALU/tb_nOR_EN
add wave -position end  sim:/tb_ALU/tb_nXOR_EN
add wave -position end  sim:/tb_ALU/tb_Z_FLAG
add wave -position end  sim:/tb_ALU/tb_C_FLAG
add wave -position end  sim:/tb_ALU/tb_STOREDATA
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:31:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:31:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:31:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:31:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:23 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:31:23 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:31:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:31:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:31:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:31:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:24 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# ** Error: (vlog-13069) tb_ALU.v(57): near "tb_nFA_EN": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) tb_ALU.v(84): near "end": syntax error, unexpected end.
# ** Error: tb_ALU.v(93): (vlog-2730) Undefined variable: 'tb_cycle_count'.
# End time: 03:31:24 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 27
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_ALU.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:31:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# ** Error: (vlog-13069) tb_ALU.v(84): near "end": syntax error, unexpected end.
# ** Error: tb_ALU.v(93): (vlog-2730) Undefined variable: 'tb_cycle_count'.
# End time: 03:31:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_ALU.do line 27
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_ALU.v}"
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:03 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:32:03 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:04 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:32:04 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:32:04 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:32:04 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# End time: 03:32:05 on Dec 02,2019, Elapsed time: 0:06:48
# Errors: 11, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:32:05 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(95)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 95
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/A
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
add wave -position 4  sim:/tb_ALU/U_ALU/m_Y
add wave -position 4  sim:/tb_ALU/U_ALU/m_Y
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:38:27 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:27 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:38:28 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:28 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:38:28 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:28 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:38:28 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# End time: 03:38:29 on Dec 02,2019, Elapsed time: 0:06:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:38:29 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/U_ALU/m_Y
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(98)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 98
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:44 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:40:44 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:45 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:40:45 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:45 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:40:45 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:45 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:40:45 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# End time: 03:40:46 on Dec 02,2019, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:40:46 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/U_ALU/m_Y
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(98)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 98
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/A
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/SUM
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/CI
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:44:34 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:44:34 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:44:34 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:44:34 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:44:34 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:44:34 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:34 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:44:35 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:44:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:44:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:44:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# End time: 03:44:36 on Dec 02,2019, Elapsed time: 0:03:50
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:44:36 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/U_ALU/m_Y
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/A
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/CI
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/SUM
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(98)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 98
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/CI
add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER_TRISTATE/O
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:47:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:47:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:47:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:47:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:47:35 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:35 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:47:36 on Dec 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:47:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:47:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:47:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:36 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:47:36 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# End time: 03:47:37 on Dec 02,2019, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:47:37 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/U_ALU/m_Y
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/A
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/CI
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/SUM
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(98)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 98
do tb_ALU.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 03:48:48 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:49 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 03:48:49 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:49 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:48:49 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:49 on Dec 02,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 03:48:49 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# End time: 03:48:50 on Dec 02,2019, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 03:48:50 on Dec 02,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/U_ALU/m_Y
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/A
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/B
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/CI
# add wave -position end  sim:/tb_ALU/U_ALU/U_ADDER/SUM
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(97)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 97
add wave -position end  sim:/tb_ALU/U_ALU/m_ADDEROUT
add wave -position 14  sim:/tb_ALU/U_ALU/m_LOADDATA
add wave -position 15  sim:/tb_ALU/U_ALU/m_REGDATA
add wave -position end  sim:/tb_ALU/U_ALU/m_ANDOUT
add wave -position end  sim:/tb_ALU/U_ALU/m_OROUT
add wave -position end  sim:/tb_ALU/U_ALU/m_XOROUT
add wave -position end  sim:/tb_ALU/U_ALU/m_DECODEROUT
add wave -position end  sim:/tb_ALU/U_ALU/m_COUNTEROUT
add wave -position end  sim:/tb_ALU/U_ALU/Z_FLAG
add wave -position end  sim:/tb_ALU/U_ALU/C_FLAG
quit -sim
# End time: 02:48:07 on Dec 03,2019, Elapsed time: 22:59:17
# Errors: 0, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
do tb.
# Cannot open macro file: tb.
do tb_SP.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:48:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:48:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:48:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:48:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:48:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:48:29 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_ALU
# ** Error: (vlog-13069) tb_SP.v(45): near "end": syntax error, unexpected end.
# ** Error: tb_SP.v(54): (vlog-2730) Undefined variable: 'tb_cycle_count'.
# End time: 02:48:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 24
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_SP.v}"
do tb_SP.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:49:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:49:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:49:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:49:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:49:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:49:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 02:49:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 02:49:29 on Dec 03,2019
# ** Error: (vsim-3170) Could not find 'tb_SP'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_SP.do PAUSED at line 27
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 02:50:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 02:50:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 02:50:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 02:50:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 02:50:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 02:50:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 02:50:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 02:49:29 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) tb_SP.v(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'SP'. The port definition is at: ../../../src/verilog/SP.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP File: ../../../src/verilog/SP.v
# ** Warning: (vsim-3015) ../../../src/verilog/SP.v(29): [PCDPC] - Port size (8) does not match connection size (4) for port 'A'. The port definition is at: ../../../src/verilog/logic/74HC245.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP/U_TRISTATE File: ../../../src/verilog/logic/74HC245.v
# ** Warning: (vsim-3015) ../../../src/verilog/SP.v(29): [PCDPC] - Port size (8) does not match connection size (4) for port 'B'. The port definition is at: ../../../src/verilog/logic/74HC245.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP/U_TRISTATE File: ../../../src/verilog/logic/74HC245.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_MEMORY/tb_RST
# ** Error: (vish-4014) No objects found matching '/tb_MEMORY/tb_RST'.
# Error in macro ./tb_SP.do line 30
# (vish-4014) No objects found matching '/tb_MEMORY/tb_RST'.
#     while executing
# "add wave -position end  sim:/tb_MEMORY/tb_RST"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:15:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:15:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:15:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:15:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:15:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:15:30 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 03:15:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 03:15:31 on Dec 03,2019, Elapsed time: 0:26:02
# Errors: 4, Warnings: 3
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 03:15:31 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) tb_SP.v(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'SP'. The port definition is at: ../../../src/verilog/SP.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP File: ../../../src/verilog/SP.v
# ** Warning: (vsim-3015) ../../../src/verilog/SP.v(26): [PCDPC] - Port size (15) does not match connection size (8) for port 'A'. The port definition is at: ../../../src/verilog/logic/SRM2B256SLMX.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP/U_SRAM File: ../../../src/verilog/logic/SRM2B256SLMX.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:07 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:18:07 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:07 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:18:07 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:07 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:18:07 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:07 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:18:07 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:07 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:18:08 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:08 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:18:08 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:18:08 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 03:18:08 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 03:18:09 on Dec 03,2019, Elapsed time: 0:02:38
# Errors: 1, Warnings: 2
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 03:18:09 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) tb_SP.v(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'SP'. The port definition is at: ../../../src/verilog/SP.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP File: ../../../src/verilog/SP.v
# ** Warning: (vsim-3015) ../../../src/verilog/SP.v(24): [PCDPC] - Port size (15) does not match connection size (1) for port 'A'. The port definition is at: ../../../src/verilog/logic/SRM2B256SLMX.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP/U_SRAM File: ../../../src/verilog/logic/SRM2B256SLMX.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:20:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:20:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:20:37 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:20:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:20:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:20:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 03:20:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 03:20:38 on Dec 03,2019, Elapsed time: 0:02:29
# Errors: 1, Warnings: 2
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 03:20:38 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../../../src/verilog/SP.v(26): [PCDPC] - Port size (15) does not match connection size (8) for port 'A'. The port definition is at: ../../../src/verilog/logic/SRM2B256SLMX.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_SP/U_SP/U_SRAM File: ../../../src/verilog/logic/SRM2B256SLMX.v
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:22:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:22:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:22:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:22:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:22:16 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:16 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:22:16 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:16 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 03:22:16 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 03:22:17 on Dec 03,2019, Elapsed time: 0:01:39
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 03:22:17 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:18 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# ** Error: (vlog-13069) tb_SP.v(52): near "end": syntax error, unexpected end.
# ** Error: tb_SP.v(61): (vlog-2730) Undefined variable: 'tb_cycle_count'.
# End time: 03:25:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 24
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_SP.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:25:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:25:36 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:25:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:25:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:25:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:25:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:25:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 03:25:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 03:25:37 on Dec 03,2019, Elapsed time: 0:03:20
# Errors: 6, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 03:25:37 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
add wave -position end  sim:/tb_SP/tb_nSK_EN
add wave -position end  sim:/tb_SP/tb_SP_D_nU
add wave -position end  sim:/tb_SP/tb_SPC
add wave -position end  sim:/tb_SP/tb_SP
add wave -position end  sim:/tb_SP/tb_STOREBUS
add wave -position end  sim:/tb_SP/STOREBUS
add wave -position end  sim:/tb_SP/U_SP/m_IO
add wave -position end  sim:/tb_SP/U_SP/U_COUNTER1/nCE
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/CLK
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/nA
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/B
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/nR
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/Q
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/nQ
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/CxRx
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/nC
add wave -position end  sim:/tb_SP/U_SP/U_MULTIVIBIVRATOR/m_Q
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/CLK
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/A
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/nCS
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/nOE
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/nWE
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/IO
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/sramclk
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/m_sramclk
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/m_io_out
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/m_io_in
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:43:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:43:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:43:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:43:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:43:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# ** Error: (vlog-13069) ../../../src/verilog/SP.v(23): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# End time: 03:43:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 23
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/SP.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:43:48 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:43:48 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 03:43:48 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 03:43:48 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 03:43:48 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 03:43:49 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:43:49 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 03:43:49 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 03:43:50 on Dec 03,2019, Elapsed time: 0:18:13
# Errors: 5, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 03:43:50 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
quit -sim
# End time: 03:44:02 on Dec 03,2019, Elapsed time: 0:00:12
# Errors: 1, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/MEMORY
# reading modelsim.ini
do tb_MEMORY.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:44:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:44:21 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:44:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_MEMORY.v 
# -- Compiling module tb_MEMORY
# 
# Top level modules:
# 	tb_MEMORY
# End time: 03:44:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY 
# Start time: 03:44:21 on Dec 03,2019
# Loading rtl_work.tb_MEMORY
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_MEMORY/tb_RST
# add wave -position end  sim:/tb_MEMORY/tb_CLK
# add wave -position end  sim:/tb_MEMORY/tb_nOE
# add wave -position end  sim:/tb_MEMORY/tb_nWE
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/sramclk
# add wave -position end  sim:/tb_MEMORY/tb_ADD
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/A
# add wave -position end  sim:/tb_MEMORY/tb_IO
# add wave -position end  sim:/tb_MEMORY/tb_IM
# add wave -position end  sim:/tb_MEMORY/tb_LR
# add wave -position end  sim:/tb_MEMORY/tb_SR
# add wave -position end  sim:/tb_MEMORY/tb_OP
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_out
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_out
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_MEMORY.v(119)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_MEMORY
# Break in Module tb_MEMORY at tb_MEMORY.v line 119
do tb_MEMORY.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/MEMORY/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/MEMORY/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:47 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:48:47 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:47 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:48:47 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:47 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:48:47 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:48 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_MEMORY.v 
# -- Compiling module tb_MEMORY
# 
# Top level modules:
# 	tb_MEMORY
# End time: 03:48:48 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY
# End time: 03:48:49 on Dec 03,2019, Elapsed time: 0:04:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY 
# Start time: 03:48:49 on Dec 03,2019
# Loading rtl_work.tb_MEMORY
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_MEMORY/tb_RST
# add wave -position end  sim:/tb_MEMORY/tb_CLK
# add wave -position end  sim:/tb_MEMORY/tb_nOE
# add wave -position end  sim:/tb_MEMORY/tb_nWE
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/sramclk
# add wave -position end  sim:/tb_MEMORY/tb_ADD
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/A
# add wave -position end  sim:/tb_MEMORY/tb_IO
# add wave -position end  sim:/tb_MEMORY/tb_IM
# add wave -position end  sim:/tb_MEMORY/tb_LR
# add wave -position end  sim:/tb_MEMORY/tb_SR
# add wave -position end  sim:/tb_MEMORY/tb_OP
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_out
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_out
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_MEMORY.v(119)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_MEMORY
# Break in Module tb_MEMORY at tb_MEMORY.v line 119
do tb_MEMORY.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 03:51:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 03:51:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 03:51:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_MEMORY.v 
# -- Compiling module tb_MEMORY
# 
# Top level modules:
# 	tb_MEMORY
# End time: 03:51:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY
# End time: 03:51:27 on Dec 03,2019, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY 
# Start time: 03:51:27 on Dec 03,2019
# Loading rtl_work.tb_MEMORY
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_MEMORY/tb_RST
# add wave -position end  sim:/tb_MEMORY/tb_CLK
# add wave -position end  sim:/tb_MEMORY/tb_nOE
# add wave -position end  sim:/tb_MEMORY/tb_nWE
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/sramclk
# add wave -position end  sim:/tb_MEMORY/tb_ADD
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/A
# add wave -position end  sim:/tb_MEMORY/tb_IO
# add wave -position end  sim:/tb_MEMORY/tb_IM
# add wave -position end  sim:/tb_MEMORY/tb_LR
# add wave -position end  sim:/tb_MEMORY/tb_SR
# add wave -position end  sim:/tb_MEMORY/tb_OP
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_out
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_out
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_MEMORY.v(119)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_MEMORY
# Break in Module tb_MEMORY at tb_MEMORY.v line 119
quit -sim
# End time: 21:29:58 on Dec 03,2019, Elapsed time: 17:38:31
# Errors: 0, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP
# reading modelsim.ini
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:30:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:30:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:30:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:30:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:30:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:30:14 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:30:14 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:30:14 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:31:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:31:14 on Dec 03,2019, Elapsed time: 0:01:00
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:31:14 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
add wave -position end  sim:/tb_SP/tb_RST
add wave -position end  sim:/tb_SP/tb_CLK
add wave -position end  sim:/tb_SP/tb_nSK_EN
add wave -position end  sim:/tb_SP/tb_SP_D_nU
add wave -position end  sim:/tb_SP/tb_SPC
add wave -position end  sim:/tb_SP/tb_SP
add wave -position end  sim:/tb_SP/tb_STOREBUS
add wave -position end  sim:/tb_SP/RESET
add wave -position end  sim:/tb_SP/CLK_50M
add wave -position end  sim:/tb_SP/STOREBUS
add wave -position end  sim:/tb_SP/tb_cycle_count
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:32:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:32:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:32:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:32:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:22 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:32:22 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:22 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:32:22 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:22 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:32:22 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:32:23 on Dec 03,2019, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:32:23 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
add wave -position end  sim:/tb_SP/tb_RST
add wave -position end  sim:/tb_SP/tb_CLK
add wave -position end  sim:/tb_SP/tb_nSK_EN
add wave -position end  sim:/tb_SP/tb_SP_D_nU
add wave -position end  sim:/tb_SP/tb_SPC
add wave -position end  sim:/tb_SP/tb_SP
add wave -position end  sim:/tb_SP/tb_STOREBUS
add wave -position end  sim:/tb_SP/RESET
add wave -position end  sim:/tb_SP/CLK_50M
add wave -position end  sim:/tb_SP/STOREBUS
add wave -position end  sim:/tb_SP/tb_cycle_count
add wave -position end  sim:/tb_SP/U_SP/RST
add wave -position end  sim:/tb_SP/U_SP/CLK
add wave -position end  sim:/tb_SP/U_SP/nSK_EN
add wave -position end  sim:/tb_SP/U_SP/SP_D_nU
add wave -position end  sim:/tb_SP/U_SP/SPC
add wave -position end  sim:/tb_SP/U_SP/SP
add wave -position end  sim:/tb_SP/U_SP/STOREBUS
add wave -position end  sim:/tb_SP/U_SP/m_nRC
add wave -position end  sim:/tb_SP/U_SP/m_nQ
add wave -position end  sim:/tb_SP/U_SP/m_A
add wave -position end  sim:/tb_SP/U_SP/m_SP
add wave -position end  sim:/tb_SP/U_SP/m_IO
add wave -position end  sim:/tb_SP/U_SP/m_Q1
add wave -position end  sim:/tb_SP/U_SP/m_Q2
add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:01 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:35:01 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:01 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:35:01 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:02 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:35:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:02 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:35:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:02 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:35:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:02 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:35:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:02 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:35:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:35:03 on Dec 03,2019, Elapsed time: 0:02:40
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:35:03 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_74HC191
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:35:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:35:59 on Dec 03,2019, Elapsed time: 0:00:56
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:35:59 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_74HC191
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:32 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:36:32 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:36:34 on Dec 03,2019, Elapsed time: 0:00:35
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:36:34 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(56)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 56
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:37:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:37:14 on Dec 03,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:37:14 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(56)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 56
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:53:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:53:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:53:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:53:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:53:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# ** Error: (vlog-13069) ../../../src/verilog/SP.v(22): near "=": syntax error, unexpected '='.
# ** Error: ../../../src/verilog/SP.v(22): (vlog-13205) Syntax error found in the scope following 'm_TRI_B'. Is there a missing '::'?
# End time: 21:53:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 23
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/SP.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 21:54:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 21:54:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 21:54:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 21:54:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 21:54:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 21:54:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 21:54:31 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 21:54:32 on Dec 03,2019, Elapsed time: 0:17:18
# Errors: 5, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 21:54:32 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(57)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 57
add wave -position end  sim:/tb_SP/U_SP/m_IO
add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:02:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:02:56 on Dec 03,2019, Elapsed time: 0:08:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:02:56 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(62)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 62
add wave -position end  sim:/tb_SP/STOREBUS
add wave -position end  sim:/tb_SP/U_SP/STOREBUS
add wave -position 3  sim:/tb_SP/tb_STOREBUS
add wave -position end  sim:/tb_SP/U_SP/m_IO
add wave -position end  sim:/tb_SP/U_SP/SP_D_nU
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:04:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:04:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:04:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:04:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:04:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:04:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:31 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:04:31 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:04:32 on Dec 03,2019, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:04:32 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(63)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 63
add wave -position end  sim:/tb_SP/STOREBUS
add wave -position end  sim:/tb_SP/tb_STOREBUS
add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:06:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:06:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:06:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:06:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:06:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:06:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:06:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:06:30 on Dec 03,2019, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:06:30 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(63)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 63
add wave -position end  sim:/tb_SP/U_SP/m_nQ
add wave -position end  sim:/tb_SP/U_SP/U_SRAM/sramclk
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:20:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:20:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:20:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:20:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:20:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:28 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:20:29 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:20:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:20:30 on Dec 03,2019, Elapsed time: 0:14:00
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:20:30 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(63)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 63
add wave -position end  sim:/tb_SP/U_SP/m_nQ
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:28:17 on Dec 03,2019, Elapsed time: 0:07:47
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:28:17 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(64)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 64
add wave -position end  sim:/tb_SP/tb_SP
add wave -position end  sim:/tb_SP/tb_nSK_EN
add wave -position end  sim:/tb_SP/tb_SP_D_nU
add wave -position end  sim:/tb_SP/tb_SPC
add wave -position end  sim:/tb_SP/U_SP/m_Q1
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:31:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:31:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:31:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:31:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:31:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:31:44 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:31:44 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:31:45 on Dec 03,2019, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:31:45 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:32:23 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:32:23 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:23 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:32:23 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:32:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:32:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:32:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:24 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:32:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:32:25 on Dec 03,2019, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:32:25 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 170 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:33:11 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:33:12 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:33:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:33:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:33:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:33:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:33:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:33:13 on Dec 03,2019, Elapsed time: 0:00:48
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:33:13 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(64)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 64
add wave -position end  sim:/tb_SP/U_SP/m_Q2
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:34:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:34:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:34:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:34:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:34:56 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:34:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:34:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:34:57 on Dec 03,2019, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:34:57 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(64)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 64
add wave -position end  sim:/tb_SP/U_SP/m_Q2
add wave -position end  sim:/tb_SP/U_SP/m_A
add wave -position 6  sim:/tb_SP/U_SP/m_IO
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:40:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:40:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:40:25 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:25 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:40:26 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:40:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:40:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:40:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:40:27 on Dec 03,2019, Elapsed time: 0:05:30
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:40:27 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:41:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:41:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:41:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:41:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:41:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:41:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:41:35 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:41:36 on Dec 03,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:41:36 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:59 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:50:59 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:59 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:50:59 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:59 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:51:00 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:51:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:51:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:51:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:51:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:51:01 on Dec 03,2019, Elapsed time: 0:09:25
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:51:01 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:56:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:56:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:56:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:13 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:56:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:14 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# ** Error: (vlog-13069) ../../../src/verilog/logic/74HC191.v(43): near "else": syntax error, unexpected else.
# End time: 22:56:14 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 22
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:56:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:56:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:56:36 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:56:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:36 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# ** Error: (vlog-13069) ../../../src/verilog/logic/74HC191.v(47): near "else": syntax error, unexpected else.
# End time: 22:56:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 22
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:56:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:56:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:56:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:56:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:56:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:56:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:57 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:56:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:56:58 on Dec 03,2019, Elapsed time: 0:05:57
# Errors: 9, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:56:59 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:58:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:58:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:58:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:34 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:58:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:58:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:58:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:35 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:58:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:58:36 on Dec 03,2019, Elapsed time: 0:01:37
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:58:36 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:59:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:59:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:59:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:59:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:59:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:59:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:00 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:59:01 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:59:02 on Dec 03,2019, Elapsed time: 0:00:26
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:59:02 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 22:59:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 22:59:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 22:59:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 22:59:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 22:59:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 22:59:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:15 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 22:59:16 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 22:59:17 on Dec 03,2019, Elapsed time: 0:00:15
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 22:59:17 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:01:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:01:56 on Dec 03,2019, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:01:56 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:05:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:19 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:05:20 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:05:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:05:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:05:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:05:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:05:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:05:21 on Dec 03,2019, Elapsed time: 0:03:25
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:05:21 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:56 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# ** Error: (vlog-13069) tb_SP.v(49): near "#": syntax error, unexpected '#', expecting '('.
# End time: 23:05:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 24
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_SP.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:06:11 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:06:11 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:06:11 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:06:11 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:06:11 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:11 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:06:12 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# ** Error: (vlog-13069) tb_SP.v(49): near "#": syntax error, unexpected '#', expecting '('.
# End time: 23:06:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./tb_SP.do line 24
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work rtl_work {tb_SP.v}"
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:06:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:06:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:06:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:06:20 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:20 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:06:21 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:06:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:21 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:06:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:06:22 on Dec 03,2019, Elapsed time: 0:01:01
# Errors: 8, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:06:22 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:06:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:06:43 on Dec 03,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:06:43 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:37 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:09:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:09:39 on Dec 03,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:09:39 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
add wave -position 8  sim:/tb_SP/U_SP/m_nQ
add wave -position 8  sim:/tb_SP/U_SP/m_nQ
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/SP/rtl_work".
# 
# Create a Design Library
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:54 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:55 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:12:55 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:12:56 on Dec 03,2019, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:12:57 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_nQ
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:14:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:26 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:14:26 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:27 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:14:27 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:27 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:14:27 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:27 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:14:27 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:27 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:14:27 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:27 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:14:27 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:14:28 on Dec 03,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:14:28 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_nQ
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:16:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:16:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:16:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:16:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:16:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:16:12 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:12 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:16:13 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:16:14 on Dec 03,2019, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:16:14 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_nQ
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:41 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:16:41 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:16:42 on Dec 03,2019, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:16:43 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_nQ
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
do tb_SP.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 23:19:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 23:19:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 23:19:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 23:19:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 23:19:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 23:19:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:30 on Dec 03,2019
# vlog -reportprogress 300 -work rtl_work tb_SP.v 
# -- Compiling module tb_SP
# 
# Top level modules:
# 	tb_SP
# End time: 23:19:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP
# End time: 23:19:31 on Dec 03,2019, Elapsed time: 0:02:48
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_SP 
# Start time: 23:19:31 on Dec 03,2019
# Loading rtl_work.tb_SP
# Loading rtl_work.SP
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading rtl_work.LOGIC_74HC245
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC191
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_SP/tb_RST
# add wave -position end  sim:/tb_SP/tb_CLK
# add wave -position end  sim:/tb_SP/STOREBUS
# add wave -position end  sim:/tb_SP/tb_STOREBUS
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_A
# add wave -position end  sim:/tb_SP/U_SP/m_TRI_B
# add wave -position end  sim:/tb_SP/U_SP/m_IO
# add wave -position end  sim:/tb_SP/tb_SP
# add wave -position end  sim:/tb_SP/tb_nSK_EN
# add wave -position end  sim:/tb_SP/tb_SP_D_nU
# add wave -position end  sim:/tb_SP/tb_SPC
# add wave -position end  sim:/tb_SP/U_SP/m_nQ
# add wave -position end  sim:/tb_SP/U_SP/m_Q1
# add wave -position end  sim:/tb_SP/U_SP/m_Q2
# add wave -position end  sim:/tb_SP/U_SP/m_A
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_SP.v(69)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_SP
# Break in Module tb_SP at tb_SP.v line 69
# End time: 09:25:26 on Dec 06,2019, Elapsed time: 58:05:55
# Errors: 0, Warnings: 0
