// megafunction wizard: %FIFO%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: scfifo 

// ============================================================
// File Name: windowing_avsbuff_sc_fifo.v
// Megafunction Name(s):
// 			scfifo
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Standard Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//scfifo ADD_RAM_OUTPUT_REGISTER="ON" DEVICE_FAMILY="Stratix IV" LPM_NUMWORDS=32 LPM_SHOWAHEAD="ON" LPM_WIDTH=256 LPM_WIDTHU=5 OVERFLOW_CHECKING="ON" UNDERFLOW_CHECKING="ON" USE_EAB="ON" aclr clock data empty full q rdreq sclr usedw wrreq INTENDED_DEVICE_FAMILY="Stratix IV"
//VERSION_BEGIN 18.1 cbx_altdpram 2018:09:12:13:04:24:SJ cbx_altera_counter 2018:09:12:13:04:24:SJ cbx_altera_syncram 2018:09:12:13:04:24:SJ cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_fifo_common 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_scfifo 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//a_dpfifo ADD_RAM_OUTPUT_REGISTER="ON" ALLOW_RWCYCLE_WHEN_FULL="OFF" DEVICE_FAMILY="Stratix IV" LPM_NUMWORDS=32 LPM_SHOWAHEAD="ON" lpm_width=256 lpm_widthu=5 OVERFLOW_CHECKING="ON" UNDERFLOW_CHECKING="ON" aclr clock data empty full q rreq sclr usedw wreq INTENDED_DEVICE_FAMILY="Stratix IV"
//VERSION_BEGIN 18.1 cbx_altdpram 2018:09:12:13:04:24:SJ cbx_altera_counter 2018:09:12:13:04:24:SJ cbx_altera_syncram 2018:09:12:13:04:24:SJ cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_fifo_common 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_scfifo 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_B="BYPASS" DEVICE_FAMILY="Stratix IV" ENABLE_ECC="FALSE" INDATA_ACLR_A="NONE" NUMWORDS_A=32 NUMWORDS_B=32 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="CLOCK1" WIDTH_A=256 WIDTH_B=256 WIDTH_BYTEENA_A=1 WIDTH_ECCSTATUS=2 WIDTHAD_A=5 WIDTHAD_B=5 WRCONTROL_ACLR_A="NONE" address_a address_b clock0 clock1 clocken1 data_a q_b wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = ram_bits (AUTO) 8192 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  windowing_avsbuff_sc_fifo_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	clocken1,
	data_a,
	q_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [4:0]  address_a;
	input   [4:0]  address_b;
	input   clock0;
	input   clock1;
	input   clocken1;
	input   [255:0]  data_a;
	output   [255:0]  q_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [4:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   clocken1;
	tri1   [255:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]   wire_ram_block1a_0portbdataout;
	wire  [0:0]   wire_ram_block1a_1portbdataout;
	wire  [0:0]   wire_ram_block1a_2portbdataout;
	wire  [0:0]   wire_ram_block1a_3portbdataout;
	wire  [0:0]   wire_ram_block1a_4portbdataout;
	wire  [0:0]   wire_ram_block1a_5portbdataout;
	wire  [0:0]   wire_ram_block1a_6portbdataout;
	wire  [0:0]   wire_ram_block1a_7portbdataout;
	wire  [0:0]   wire_ram_block1a_8portbdataout;
	wire  [0:0]   wire_ram_block1a_9portbdataout;
	wire  [0:0]   wire_ram_block1a_10portbdataout;
	wire  [0:0]   wire_ram_block1a_11portbdataout;
	wire  [0:0]   wire_ram_block1a_12portbdataout;
	wire  [0:0]   wire_ram_block1a_13portbdataout;
	wire  [0:0]   wire_ram_block1a_14portbdataout;
	wire  [0:0]   wire_ram_block1a_15portbdataout;
	wire  [0:0]   wire_ram_block1a_16portbdataout;
	wire  [0:0]   wire_ram_block1a_17portbdataout;
	wire  [0:0]   wire_ram_block1a_18portbdataout;
	wire  [0:0]   wire_ram_block1a_19portbdataout;
	wire  [0:0]   wire_ram_block1a_20portbdataout;
	wire  [0:0]   wire_ram_block1a_21portbdataout;
	wire  [0:0]   wire_ram_block1a_22portbdataout;
	wire  [0:0]   wire_ram_block1a_23portbdataout;
	wire  [0:0]   wire_ram_block1a_24portbdataout;
	wire  [0:0]   wire_ram_block1a_25portbdataout;
	wire  [0:0]   wire_ram_block1a_26portbdataout;
	wire  [0:0]   wire_ram_block1a_27portbdataout;
	wire  [0:0]   wire_ram_block1a_28portbdataout;
	wire  [0:0]   wire_ram_block1a_29portbdataout;
	wire  [0:0]   wire_ram_block1a_30portbdataout;
	wire  [0:0]   wire_ram_block1a_31portbdataout;
	wire  [0:0]   wire_ram_block1a_32portbdataout;
	wire  [0:0]   wire_ram_block1a_33portbdataout;
	wire  [0:0]   wire_ram_block1a_34portbdataout;
	wire  [0:0]   wire_ram_block1a_35portbdataout;
	wire  [0:0]   wire_ram_block1a_36portbdataout;
	wire  [0:0]   wire_ram_block1a_37portbdataout;
	wire  [0:0]   wire_ram_block1a_38portbdataout;
	wire  [0:0]   wire_ram_block1a_39portbdataout;
	wire  [0:0]   wire_ram_block1a_40portbdataout;
	wire  [0:0]   wire_ram_block1a_41portbdataout;
	wire  [0:0]   wire_ram_block1a_42portbdataout;
	wire  [0:0]   wire_ram_block1a_43portbdataout;
	wire  [0:0]   wire_ram_block1a_44portbdataout;
	wire  [0:0]   wire_ram_block1a_45portbdataout;
	wire  [0:0]   wire_ram_block1a_46portbdataout;
	wire  [0:0]   wire_ram_block1a_47portbdataout;
	wire  [0:0]   wire_ram_block1a_48portbdataout;
	wire  [0:0]   wire_ram_block1a_49portbdataout;
	wire  [0:0]   wire_ram_block1a_50portbdataout;
	wire  [0:0]   wire_ram_block1a_51portbdataout;
	wire  [0:0]   wire_ram_block1a_52portbdataout;
	wire  [0:0]   wire_ram_block1a_53portbdataout;
	wire  [0:0]   wire_ram_block1a_54portbdataout;
	wire  [0:0]   wire_ram_block1a_55portbdataout;
	wire  [0:0]   wire_ram_block1a_56portbdataout;
	wire  [0:0]   wire_ram_block1a_57portbdataout;
	wire  [0:0]   wire_ram_block1a_58portbdataout;
	wire  [0:0]   wire_ram_block1a_59portbdataout;
	wire  [0:0]   wire_ram_block1a_60portbdataout;
	wire  [0:0]   wire_ram_block1a_61portbdataout;
	wire  [0:0]   wire_ram_block1a_62portbdataout;
	wire  [0:0]   wire_ram_block1a_63portbdataout;
	wire  [0:0]   wire_ram_block1a_64portbdataout;
	wire  [0:0]   wire_ram_block1a_65portbdataout;
	wire  [0:0]   wire_ram_block1a_66portbdataout;
	wire  [0:0]   wire_ram_block1a_67portbdataout;
	wire  [0:0]   wire_ram_block1a_68portbdataout;
	wire  [0:0]   wire_ram_block1a_69portbdataout;
	wire  [0:0]   wire_ram_block1a_70portbdataout;
	wire  [0:0]   wire_ram_block1a_71portbdataout;
	wire  [0:0]   wire_ram_block1a_72portbdataout;
	wire  [0:0]   wire_ram_block1a_73portbdataout;
	wire  [0:0]   wire_ram_block1a_74portbdataout;
	wire  [0:0]   wire_ram_block1a_75portbdataout;
	wire  [0:0]   wire_ram_block1a_76portbdataout;
	wire  [0:0]   wire_ram_block1a_77portbdataout;
	wire  [0:0]   wire_ram_block1a_78portbdataout;
	wire  [0:0]   wire_ram_block1a_79portbdataout;
	wire  [0:0]   wire_ram_block1a_80portbdataout;
	wire  [0:0]   wire_ram_block1a_81portbdataout;
	wire  [0:0]   wire_ram_block1a_82portbdataout;
	wire  [0:0]   wire_ram_block1a_83portbdataout;
	wire  [0:0]   wire_ram_block1a_84portbdataout;
	wire  [0:0]   wire_ram_block1a_85portbdataout;
	wire  [0:0]   wire_ram_block1a_86portbdataout;
	wire  [0:0]   wire_ram_block1a_87portbdataout;
	wire  [0:0]   wire_ram_block1a_88portbdataout;
	wire  [0:0]   wire_ram_block1a_89portbdataout;
	wire  [0:0]   wire_ram_block1a_90portbdataout;
	wire  [0:0]   wire_ram_block1a_91portbdataout;
	wire  [0:0]   wire_ram_block1a_92portbdataout;
	wire  [0:0]   wire_ram_block1a_93portbdataout;
	wire  [0:0]   wire_ram_block1a_94portbdataout;
	wire  [0:0]   wire_ram_block1a_95portbdataout;
	wire  [0:0]   wire_ram_block1a_96portbdataout;
	wire  [0:0]   wire_ram_block1a_97portbdataout;
	wire  [0:0]   wire_ram_block1a_98portbdataout;
	wire  [0:0]   wire_ram_block1a_99portbdataout;
	wire  [0:0]   wire_ram_block1a_100portbdataout;
	wire  [0:0]   wire_ram_block1a_101portbdataout;
	wire  [0:0]   wire_ram_block1a_102portbdataout;
	wire  [0:0]   wire_ram_block1a_103portbdataout;
	wire  [0:0]   wire_ram_block1a_104portbdataout;
	wire  [0:0]   wire_ram_block1a_105portbdataout;
	wire  [0:0]   wire_ram_block1a_106portbdataout;
	wire  [0:0]   wire_ram_block1a_107portbdataout;
	wire  [0:0]   wire_ram_block1a_108portbdataout;
	wire  [0:0]   wire_ram_block1a_109portbdataout;
	wire  [0:0]   wire_ram_block1a_110portbdataout;
	wire  [0:0]   wire_ram_block1a_111portbdataout;
	wire  [0:0]   wire_ram_block1a_112portbdataout;
	wire  [0:0]   wire_ram_block1a_113portbdataout;
	wire  [0:0]   wire_ram_block1a_114portbdataout;
	wire  [0:0]   wire_ram_block1a_115portbdataout;
	wire  [0:0]   wire_ram_block1a_116portbdataout;
	wire  [0:0]   wire_ram_block1a_117portbdataout;
	wire  [0:0]   wire_ram_block1a_118portbdataout;
	wire  [0:0]   wire_ram_block1a_119portbdataout;
	wire  [0:0]   wire_ram_block1a_120portbdataout;
	wire  [0:0]   wire_ram_block1a_121portbdataout;
	wire  [0:0]   wire_ram_block1a_122portbdataout;
	wire  [0:0]   wire_ram_block1a_123portbdataout;
	wire  [0:0]   wire_ram_block1a_124portbdataout;
	wire  [0:0]   wire_ram_block1a_125portbdataout;
	wire  [0:0]   wire_ram_block1a_126portbdataout;
	wire  [0:0]   wire_ram_block1a_127portbdataout;
	wire  [0:0]   wire_ram_block1a_128portbdataout;
	wire  [0:0]   wire_ram_block1a_129portbdataout;
	wire  [0:0]   wire_ram_block1a_130portbdataout;
	wire  [0:0]   wire_ram_block1a_131portbdataout;
	wire  [0:0]   wire_ram_block1a_132portbdataout;
	wire  [0:0]   wire_ram_block1a_133portbdataout;
	wire  [0:0]   wire_ram_block1a_134portbdataout;
	wire  [0:0]   wire_ram_block1a_135portbdataout;
	wire  [0:0]   wire_ram_block1a_136portbdataout;
	wire  [0:0]   wire_ram_block1a_137portbdataout;
	wire  [0:0]   wire_ram_block1a_138portbdataout;
	wire  [0:0]   wire_ram_block1a_139portbdataout;
	wire  [0:0]   wire_ram_block1a_140portbdataout;
	wire  [0:0]   wire_ram_block1a_141portbdataout;
	wire  [0:0]   wire_ram_block1a_142portbdataout;
	wire  [0:0]   wire_ram_block1a_143portbdataout;
	wire  [0:0]   wire_ram_block1a_144portbdataout;
	wire  [0:0]   wire_ram_block1a_145portbdataout;
	wire  [0:0]   wire_ram_block1a_146portbdataout;
	wire  [0:0]   wire_ram_block1a_147portbdataout;
	wire  [0:0]   wire_ram_block1a_148portbdataout;
	wire  [0:0]   wire_ram_block1a_149portbdataout;
	wire  [0:0]   wire_ram_block1a_150portbdataout;
	wire  [0:0]   wire_ram_block1a_151portbdataout;
	wire  [0:0]   wire_ram_block1a_152portbdataout;
	wire  [0:0]   wire_ram_block1a_153portbdataout;
	wire  [0:0]   wire_ram_block1a_154portbdataout;
	wire  [0:0]   wire_ram_block1a_155portbdataout;
	wire  [0:0]   wire_ram_block1a_156portbdataout;
	wire  [0:0]   wire_ram_block1a_157portbdataout;
	wire  [0:0]   wire_ram_block1a_158portbdataout;
	wire  [0:0]   wire_ram_block1a_159portbdataout;
	wire  [0:0]   wire_ram_block1a_160portbdataout;
	wire  [0:0]   wire_ram_block1a_161portbdataout;
	wire  [0:0]   wire_ram_block1a_162portbdataout;
	wire  [0:0]   wire_ram_block1a_163portbdataout;
	wire  [0:0]   wire_ram_block1a_164portbdataout;
	wire  [0:0]   wire_ram_block1a_165portbdataout;
	wire  [0:0]   wire_ram_block1a_166portbdataout;
	wire  [0:0]   wire_ram_block1a_167portbdataout;
	wire  [0:0]   wire_ram_block1a_168portbdataout;
	wire  [0:0]   wire_ram_block1a_169portbdataout;
	wire  [0:0]   wire_ram_block1a_170portbdataout;
	wire  [0:0]   wire_ram_block1a_171portbdataout;
	wire  [0:0]   wire_ram_block1a_172portbdataout;
	wire  [0:0]   wire_ram_block1a_173portbdataout;
	wire  [0:0]   wire_ram_block1a_174portbdataout;
	wire  [0:0]   wire_ram_block1a_175portbdataout;
	wire  [0:0]   wire_ram_block1a_176portbdataout;
	wire  [0:0]   wire_ram_block1a_177portbdataout;
	wire  [0:0]   wire_ram_block1a_178portbdataout;
	wire  [0:0]   wire_ram_block1a_179portbdataout;
	wire  [0:0]   wire_ram_block1a_180portbdataout;
	wire  [0:0]   wire_ram_block1a_181portbdataout;
	wire  [0:0]   wire_ram_block1a_182portbdataout;
	wire  [0:0]   wire_ram_block1a_183portbdataout;
	wire  [0:0]   wire_ram_block1a_184portbdataout;
	wire  [0:0]   wire_ram_block1a_185portbdataout;
	wire  [0:0]   wire_ram_block1a_186portbdataout;
	wire  [0:0]   wire_ram_block1a_187portbdataout;
	wire  [0:0]   wire_ram_block1a_188portbdataout;
	wire  [0:0]   wire_ram_block1a_189portbdataout;
	wire  [0:0]   wire_ram_block1a_190portbdataout;
	wire  [0:0]   wire_ram_block1a_191portbdataout;
	wire  [0:0]   wire_ram_block1a_192portbdataout;
	wire  [0:0]   wire_ram_block1a_193portbdataout;
	wire  [0:0]   wire_ram_block1a_194portbdataout;
	wire  [0:0]   wire_ram_block1a_195portbdataout;
	wire  [0:0]   wire_ram_block1a_196portbdataout;
	wire  [0:0]   wire_ram_block1a_197portbdataout;
	wire  [0:0]   wire_ram_block1a_198portbdataout;
	wire  [0:0]   wire_ram_block1a_199portbdataout;
	wire  [0:0]   wire_ram_block1a_200portbdataout;
	wire  [0:0]   wire_ram_block1a_201portbdataout;
	wire  [0:0]   wire_ram_block1a_202portbdataout;
	wire  [0:0]   wire_ram_block1a_203portbdataout;
	wire  [0:0]   wire_ram_block1a_204portbdataout;
	wire  [0:0]   wire_ram_block1a_205portbdataout;
	wire  [0:0]   wire_ram_block1a_206portbdataout;
	wire  [0:0]   wire_ram_block1a_207portbdataout;
	wire  [0:0]   wire_ram_block1a_208portbdataout;
	wire  [0:0]   wire_ram_block1a_209portbdataout;
	wire  [0:0]   wire_ram_block1a_210portbdataout;
	wire  [0:0]   wire_ram_block1a_211portbdataout;
	wire  [0:0]   wire_ram_block1a_212portbdataout;
	wire  [0:0]   wire_ram_block1a_213portbdataout;
	wire  [0:0]   wire_ram_block1a_214portbdataout;
	wire  [0:0]   wire_ram_block1a_215portbdataout;
	wire  [0:0]   wire_ram_block1a_216portbdataout;
	wire  [0:0]   wire_ram_block1a_217portbdataout;
	wire  [0:0]   wire_ram_block1a_218portbdataout;
	wire  [0:0]   wire_ram_block1a_219portbdataout;
	wire  [0:0]   wire_ram_block1a_220portbdataout;
	wire  [0:0]   wire_ram_block1a_221portbdataout;
	wire  [0:0]   wire_ram_block1a_222portbdataout;
	wire  [0:0]   wire_ram_block1a_223portbdataout;
	wire  [0:0]   wire_ram_block1a_224portbdataout;
	wire  [0:0]   wire_ram_block1a_225portbdataout;
	wire  [0:0]   wire_ram_block1a_226portbdataout;
	wire  [0:0]   wire_ram_block1a_227portbdataout;
	wire  [0:0]   wire_ram_block1a_228portbdataout;
	wire  [0:0]   wire_ram_block1a_229portbdataout;
	wire  [0:0]   wire_ram_block1a_230portbdataout;
	wire  [0:0]   wire_ram_block1a_231portbdataout;
	wire  [0:0]   wire_ram_block1a_232portbdataout;
	wire  [0:0]   wire_ram_block1a_233portbdataout;
	wire  [0:0]   wire_ram_block1a_234portbdataout;
	wire  [0:0]   wire_ram_block1a_235portbdataout;
	wire  [0:0]   wire_ram_block1a_236portbdataout;
	wire  [0:0]   wire_ram_block1a_237portbdataout;
	wire  [0:0]   wire_ram_block1a_238portbdataout;
	wire  [0:0]   wire_ram_block1a_239portbdataout;
	wire  [0:0]   wire_ram_block1a_240portbdataout;
	wire  [0:0]   wire_ram_block1a_241portbdataout;
	wire  [0:0]   wire_ram_block1a_242portbdataout;
	wire  [0:0]   wire_ram_block1a_243portbdataout;
	wire  [0:0]   wire_ram_block1a_244portbdataout;
	wire  [0:0]   wire_ram_block1a_245portbdataout;
	wire  [0:0]   wire_ram_block1a_246portbdataout;
	wire  [0:0]   wire_ram_block1a_247portbdataout;
	wire  [0:0]   wire_ram_block1a_248portbdataout;
	wire  [0:0]   wire_ram_block1a_249portbdataout;
	wire  [0:0]   wire_ram_block1a_250portbdataout;
	wire  [0:0]   wire_ram_block1a_251portbdataout;
	wire  [0:0]   wire_ram_block1a_252portbdataout;
	wire  [0:0]   wire_ram_block1a_253portbdataout;
	wire  [0:0]   wire_ram_block1a_254portbdataout;
	wire  [0:0]   wire_ram_block1a_255portbdataout;
	wire  [4:0]  address_a_wire;
	wire  [4:0]  address_b_wire;

	stratixiv_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "none",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk1_core_clock_enable = "none",
		ram_block1a_0.clk1_input_clock_enable = "none",
		ram_block1a_0.clk1_output_clock_enable = "ena1",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_0.operation_mode = "dual_port",
		ram_block1a_0.port_a_address_width = 5,
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 31,
		ram_block1a_0.port_a_logical_ram_depth = 32,
		ram_block1a_0.port_a_logical_ram_width = 256,
		ram_block1a_0.port_b_address_clear = "none",
		ram_block1a_0.port_b_address_clock = "clock1",
		ram_block1a_0.port_b_address_width = 5,
		ram_block1a_0.port_b_data_out_clear = "none",
		ram_block1a_0.port_b_data_out_clock = "clock1",
		ram_block1a_0.port_b_data_width = 1,
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 31,
		ram_block1a_0.port_b_logical_ram_depth = 32,
		ram_block1a_0.port_b_logical_ram_width = 256,
		ram_block1a_0.port_b_read_enable_clock = "clock1",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_1portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "none",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk1_core_clock_enable = "none",
		ram_block1a_1.clk1_input_clock_enable = "none",
		ram_block1a_1.clk1_output_clock_enable = "ena1",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_1.operation_mode = "dual_port",
		ram_block1a_1.port_a_address_width = 5,
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 31,
		ram_block1a_1.port_a_logical_ram_depth = 32,
		ram_block1a_1.port_a_logical_ram_width = 256,
		ram_block1a_1.port_b_address_clear = "none",
		ram_block1a_1.port_b_address_clock = "clock1",
		ram_block1a_1.port_b_address_width = 5,
		ram_block1a_1.port_b_data_out_clear = "none",
		ram_block1a_1.port_b_data_out_clock = "clock1",
		ram_block1a_1.port_b_data_width = 1,
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 31,
		ram_block1a_1.port_b_logical_ram_depth = 32,
		ram_block1a_1.port_b_logical_ram_width = 256,
		ram_block1a_1.port_b_read_enable_clock = "clock1",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_2portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "none",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk1_core_clock_enable = "none",
		ram_block1a_2.clk1_input_clock_enable = "none",
		ram_block1a_2.clk1_output_clock_enable = "ena1",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_2.operation_mode = "dual_port",
		ram_block1a_2.port_a_address_width = 5,
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 31,
		ram_block1a_2.port_a_logical_ram_depth = 32,
		ram_block1a_2.port_a_logical_ram_width = 256,
		ram_block1a_2.port_b_address_clear = "none",
		ram_block1a_2.port_b_address_clock = "clock1",
		ram_block1a_2.port_b_address_width = 5,
		ram_block1a_2.port_b_data_out_clear = "none",
		ram_block1a_2.port_b_data_out_clock = "clock1",
		ram_block1a_2.port_b_data_width = 1,
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 31,
		ram_block1a_2.port_b_logical_ram_depth = 32,
		ram_block1a_2.port_b_logical_ram_width = 256,
		ram_block1a_2.port_b_read_enable_clock = "clock1",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_3portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "none",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk1_core_clock_enable = "none",
		ram_block1a_3.clk1_input_clock_enable = "none",
		ram_block1a_3.clk1_output_clock_enable = "ena1",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_3.operation_mode = "dual_port",
		ram_block1a_3.port_a_address_width = 5,
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 31,
		ram_block1a_3.port_a_logical_ram_depth = 32,
		ram_block1a_3.port_a_logical_ram_width = 256,
		ram_block1a_3.port_b_address_clear = "none",
		ram_block1a_3.port_b_address_clock = "clock1",
		ram_block1a_3.port_b_address_width = 5,
		ram_block1a_3.port_b_data_out_clear = "none",
		ram_block1a_3.port_b_data_out_clock = "clock1",
		ram_block1a_3.port_b_data_width = 1,
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 31,
		ram_block1a_3.port_b_logical_ram_depth = 32,
		ram_block1a_3.port_b_logical_ram_width = 256,
		ram_block1a_3.port_b_read_enable_clock = "clock1",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_4portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "none",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk1_core_clock_enable = "none",
		ram_block1a_4.clk1_input_clock_enable = "none",
		ram_block1a_4.clk1_output_clock_enable = "ena1",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_4.operation_mode = "dual_port",
		ram_block1a_4.port_a_address_width = 5,
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 31,
		ram_block1a_4.port_a_logical_ram_depth = 32,
		ram_block1a_4.port_a_logical_ram_width = 256,
		ram_block1a_4.port_b_address_clear = "none",
		ram_block1a_4.port_b_address_clock = "clock1",
		ram_block1a_4.port_b_address_width = 5,
		ram_block1a_4.port_b_data_out_clear = "none",
		ram_block1a_4.port_b_data_out_clock = "clock1",
		ram_block1a_4.port_b_data_width = 1,
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 31,
		ram_block1a_4.port_b_logical_ram_depth = 32,
		ram_block1a_4.port_b_logical_ram_width = 256,
		ram_block1a_4.port_b_read_enable_clock = "clock1",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_5portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "none",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk1_core_clock_enable = "none",
		ram_block1a_5.clk1_input_clock_enable = "none",
		ram_block1a_5.clk1_output_clock_enable = "ena1",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_5.operation_mode = "dual_port",
		ram_block1a_5.port_a_address_width = 5,
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 31,
		ram_block1a_5.port_a_logical_ram_depth = 32,
		ram_block1a_5.port_a_logical_ram_width = 256,
		ram_block1a_5.port_b_address_clear = "none",
		ram_block1a_5.port_b_address_clock = "clock1",
		ram_block1a_5.port_b_address_width = 5,
		ram_block1a_5.port_b_data_out_clear = "none",
		ram_block1a_5.port_b_data_out_clock = "clock1",
		ram_block1a_5.port_b_data_width = 1,
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 31,
		ram_block1a_5.port_b_logical_ram_depth = 32,
		ram_block1a_5.port_b_logical_ram_width = 256,
		ram_block1a_5.port_b_read_enable_clock = "clock1",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_6portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "none",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk1_core_clock_enable = "none",
		ram_block1a_6.clk1_input_clock_enable = "none",
		ram_block1a_6.clk1_output_clock_enable = "ena1",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_6.operation_mode = "dual_port",
		ram_block1a_6.port_a_address_width = 5,
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 31,
		ram_block1a_6.port_a_logical_ram_depth = 32,
		ram_block1a_6.port_a_logical_ram_width = 256,
		ram_block1a_6.port_b_address_clear = "none",
		ram_block1a_6.port_b_address_clock = "clock1",
		ram_block1a_6.port_b_address_width = 5,
		ram_block1a_6.port_b_data_out_clear = "none",
		ram_block1a_6.port_b_data_out_clock = "clock1",
		ram_block1a_6.port_b_data_width = 1,
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 31,
		ram_block1a_6.port_b_logical_ram_depth = 32,
		ram_block1a_6.port_b_logical_ram_width = 256,
		ram_block1a_6.port_b_read_enable_clock = "clock1",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_7portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "none",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk1_core_clock_enable = "none",
		ram_block1a_7.clk1_input_clock_enable = "none",
		ram_block1a_7.clk1_output_clock_enable = "ena1",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_7.operation_mode = "dual_port",
		ram_block1a_7.port_a_address_width = 5,
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 31,
		ram_block1a_7.port_a_logical_ram_depth = 32,
		ram_block1a_7.port_a_logical_ram_width = 256,
		ram_block1a_7.port_b_address_clear = "none",
		ram_block1a_7.port_b_address_clock = "clock1",
		ram_block1a_7.port_b_address_width = 5,
		ram_block1a_7.port_b_data_out_clear = "none",
		ram_block1a_7.port_b_data_out_clock = "clock1",
		ram_block1a_7.port_b_data_width = 1,
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 31,
		ram_block1a_7.port_b_logical_ram_depth = 32,
		ram_block1a_7.port_b_logical_ram_width = 256,
		ram_block1a_7.port_b_read_enable_clock = "clock1",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[8]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "none",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk1_core_clock_enable = "none",
		ram_block1a_8.clk1_input_clock_enable = "none",
		ram_block1a_8.clk1_output_clock_enable = "ena1",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_8.operation_mode = "dual_port",
		ram_block1a_8.port_a_address_width = 5,
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 31,
		ram_block1a_8.port_a_logical_ram_depth = 32,
		ram_block1a_8.port_a_logical_ram_width = 256,
		ram_block1a_8.port_b_address_clear = "none",
		ram_block1a_8.port_b_address_clock = "clock1",
		ram_block1a_8.port_b_address_width = 5,
		ram_block1a_8.port_b_data_out_clear = "none",
		ram_block1a_8.port_b_data_out_clock = "clock1",
		ram_block1a_8.port_b_data_width = 1,
		ram_block1a_8.port_b_first_address = 0,
		ram_block1a_8.port_b_first_bit_number = 8,
		ram_block1a_8.port_b_last_address = 31,
		ram_block1a_8.port_b_logical_ram_depth = 32,
		ram_block1a_8.port_b_logical_ram_width = 256,
		ram_block1a_8.port_b_read_enable_clock = "clock1",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[9]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_9portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "none",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk1_core_clock_enable = "none",
		ram_block1a_9.clk1_input_clock_enable = "none",
		ram_block1a_9.clk1_output_clock_enable = "ena1",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_9.operation_mode = "dual_port",
		ram_block1a_9.port_a_address_width = 5,
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 31,
		ram_block1a_9.port_a_logical_ram_depth = 32,
		ram_block1a_9.port_a_logical_ram_width = 256,
		ram_block1a_9.port_b_address_clear = "none",
		ram_block1a_9.port_b_address_clock = "clock1",
		ram_block1a_9.port_b_address_width = 5,
		ram_block1a_9.port_b_data_out_clear = "none",
		ram_block1a_9.port_b_data_out_clock = "clock1",
		ram_block1a_9.port_b_data_width = 1,
		ram_block1a_9.port_b_first_address = 0,
		ram_block1a_9.port_b_first_bit_number = 9,
		ram_block1a_9.port_b_last_address = 31,
		ram_block1a_9.port_b_logical_ram_depth = 32,
		ram_block1a_9.port_b_logical_ram_width = 256,
		ram_block1a_9.port_b_read_enable_clock = "clock1",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[10]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_10portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "none",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk1_core_clock_enable = "none",
		ram_block1a_10.clk1_input_clock_enable = "none",
		ram_block1a_10.clk1_output_clock_enable = "ena1",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_10.operation_mode = "dual_port",
		ram_block1a_10.port_a_address_width = 5,
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 31,
		ram_block1a_10.port_a_logical_ram_depth = 32,
		ram_block1a_10.port_a_logical_ram_width = 256,
		ram_block1a_10.port_b_address_clear = "none",
		ram_block1a_10.port_b_address_clock = "clock1",
		ram_block1a_10.port_b_address_width = 5,
		ram_block1a_10.port_b_data_out_clear = "none",
		ram_block1a_10.port_b_data_out_clock = "clock1",
		ram_block1a_10.port_b_data_width = 1,
		ram_block1a_10.port_b_first_address = 0,
		ram_block1a_10.port_b_first_bit_number = 10,
		ram_block1a_10.port_b_last_address = 31,
		ram_block1a_10.port_b_logical_ram_depth = 32,
		ram_block1a_10.port_b_logical_ram_width = 256,
		ram_block1a_10.port_b_read_enable_clock = "clock1",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[11]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_11portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "none",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk1_core_clock_enable = "none",
		ram_block1a_11.clk1_input_clock_enable = "none",
		ram_block1a_11.clk1_output_clock_enable = "ena1",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_11.operation_mode = "dual_port",
		ram_block1a_11.port_a_address_width = 5,
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 31,
		ram_block1a_11.port_a_logical_ram_depth = 32,
		ram_block1a_11.port_a_logical_ram_width = 256,
		ram_block1a_11.port_b_address_clear = "none",
		ram_block1a_11.port_b_address_clock = "clock1",
		ram_block1a_11.port_b_address_width = 5,
		ram_block1a_11.port_b_data_out_clear = "none",
		ram_block1a_11.port_b_data_out_clock = "clock1",
		ram_block1a_11.port_b_data_width = 1,
		ram_block1a_11.port_b_first_address = 0,
		ram_block1a_11.port_b_first_bit_number = 11,
		ram_block1a_11.port_b_last_address = 31,
		ram_block1a_11.port_b_logical_ram_depth = 32,
		ram_block1a_11.port_b_logical_ram_width = 256,
		ram_block1a_11.port_b_read_enable_clock = "clock1",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[12]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_12portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "none",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk1_core_clock_enable = "none",
		ram_block1a_12.clk1_input_clock_enable = "none",
		ram_block1a_12.clk1_output_clock_enable = "ena1",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_12.operation_mode = "dual_port",
		ram_block1a_12.port_a_address_width = 5,
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 31,
		ram_block1a_12.port_a_logical_ram_depth = 32,
		ram_block1a_12.port_a_logical_ram_width = 256,
		ram_block1a_12.port_b_address_clear = "none",
		ram_block1a_12.port_b_address_clock = "clock1",
		ram_block1a_12.port_b_address_width = 5,
		ram_block1a_12.port_b_data_out_clear = "none",
		ram_block1a_12.port_b_data_out_clock = "clock1",
		ram_block1a_12.port_b_data_width = 1,
		ram_block1a_12.port_b_first_address = 0,
		ram_block1a_12.port_b_first_bit_number = 12,
		ram_block1a_12.port_b_last_address = 31,
		ram_block1a_12.port_b_logical_ram_depth = 32,
		ram_block1a_12.port_b_logical_ram_width = 256,
		ram_block1a_12.port_b_read_enable_clock = "clock1",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[13]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_13portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "none",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk1_core_clock_enable = "none",
		ram_block1a_13.clk1_input_clock_enable = "none",
		ram_block1a_13.clk1_output_clock_enable = "ena1",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_13.operation_mode = "dual_port",
		ram_block1a_13.port_a_address_width = 5,
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 31,
		ram_block1a_13.port_a_logical_ram_depth = 32,
		ram_block1a_13.port_a_logical_ram_width = 256,
		ram_block1a_13.port_b_address_clear = "none",
		ram_block1a_13.port_b_address_clock = "clock1",
		ram_block1a_13.port_b_address_width = 5,
		ram_block1a_13.port_b_data_out_clear = "none",
		ram_block1a_13.port_b_data_out_clock = "clock1",
		ram_block1a_13.port_b_data_width = 1,
		ram_block1a_13.port_b_first_address = 0,
		ram_block1a_13.port_b_first_bit_number = 13,
		ram_block1a_13.port_b_last_address = 31,
		ram_block1a_13.port_b_logical_ram_depth = 32,
		ram_block1a_13.port_b_logical_ram_width = 256,
		ram_block1a_13.port_b_read_enable_clock = "clock1",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[14]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_14portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "none",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk1_core_clock_enable = "none",
		ram_block1a_14.clk1_input_clock_enable = "none",
		ram_block1a_14.clk1_output_clock_enable = "ena1",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_14.operation_mode = "dual_port",
		ram_block1a_14.port_a_address_width = 5,
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 31,
		ram_block1a_14.port_a_logical_ram_depth = 32,
		ram_block1a_14.port_a_logical_ram_width = 256,
		ram_block1a_14.port_b_address_clear = "none",
		ram_block1a_14.port_b_address_clock = "clock1",
		ram_block1a_14.port_b_address_width = 5,
		ram_block1a_14.port_b_data_out_clear = "none",
		ram_block1a_14.port_b_data_out_clock = "clock1",
		ram_block1a_14.port_b_data_width = 1,
		ram_block1a_14.port_b_first_address = 0,
		ram_block1a_14.port_b_first_bit_number = 14,
		ram_block1a_14.port_b_last_address = 31,
		ram_block1a_14.port_b_logical_ram_depth = 32,
		ram_block1a_14.port_b_logical_ram_width = 256,
		ram_block1a_14.port_b_read_enable_clock = "clock1",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[15]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_15portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "none",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk1_core_clock_enable = "none",
		ram_block1a_15.clk1_input_clock_enable = "none",
		ram_block1a_15.clk1_output_clock_enable = "ena1",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_15.operation_mode = "dual_port",
		ram_block1a_15.port_a_address_width = 5,
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 31,
		ram_block1a_15.port_a_logical_ram_depth = 32,
		ram_block1a_15.port_a_logical_ram_width = 256,
		ram_block1a_15.port_b_address_clear = "none",
		ram_block1a_15.port_b_address_clock = "clock1",
		ram_block1a_15.port_b_address_width = 5,
		ram_block1a_15.port_b_data_out_clear = "none",
		ram_block1a_15.port_b_data_out_clock = "clock1",
		ram_block1a_15.port_b_data_width = 1,
		ram_block1a_15.port_b_first_address = 0,
		ram_block1a_15.port_b_first_bit_number = 15,
		ram_block1a_15.port_b_last_address = 31,
		ram_block1a_15.port_b_logical_ram_depth = 32,
		ram_block1a_15.port_b_logical_ram_width = 256,
		ram_block1a_15.port_b_read_enable_clock = "clock1",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[16]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "none",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk1_core_clock_enable = "none",
		ram_block1a_16.clk1_input_clock_enable = "none",
		ram_block1a_16.clk1_output_clock_enable = "ena1",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_16.operation_mode = "dual_port",
		ram_block1a_16.port_a_address_width = 5,
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 31,
		ram_block1a_16.port_a_logical_ram_depth = 32,
		ram_block1a_16.port_a_logical_ram_width = 256,
		ram_block1a_16.port_b_address_clear = "none",
		ram_block1a_16.port_b_address_clock = "clock1",
		ram_block1a_16.port_b_address_width = 5,
		ram_block1a_16.port_b_data_out_clear = "none",
		ram_block1a_16.port_b_data_out_clock = "clock1",
		ram_block1a_16.port_b_data_width = 1,
		ram_block1a_16.port_b_first_address = 0,
		ram_block1a_16.port_b_first_bit_number = 16,
		ram_block1a_16.port_b_last_address = 31,
		ram_block1a_16.port_b_logical_ram_depth = 32,
		ram_block1a_16.port_b_logical_ram_width = 256,
		ram_block1a_16.port_b_read_enable_clock = "clock1",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[17]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_17portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "none",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk1_core_clock_enable = "none",
		ram_block1a_17.clk1_input_clock_enable = "none",
		ram_block1a_17.clk1_output_clock_enable = "ena1",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_17.operation_mode = "dual_port",
		ram_block1a_17.port_a_address_width = 5,
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 31,
		ram_block1a_17.port_a_logical_ram_depth = 32,
		ram_block1a_17.port_a_logical_ram_width = 256,
		ram_block1a_17.port_b_address_clear = "none",
		ram_block1a_17.port_b_address_clock = "clock1",
		ram_block1a_17.port_b_address_width = 5,
		ram_block1a_17.port_b_data_out_clear = "none",
		ram_block1a_17.port_b_data_out_clock = "clock1",
		ram_block1a_17.port_b_data_width = 1,
		ram_block1a_17.port_b_first_address = 0,
		ram_block1a_17.port_b_first_bit_number = 17,
		ram_block1a_17.port_b_last_address = 31,
		ram_block1a_17.port_b_logical_ram_depth = 32,
		ram_block1a_17.port_b_logical_ram_width = 256,
		ram_block1a_17.port_b_read_enable_clock = "clock1",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[18]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_18portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "none",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk1_core_clock_enable = "none",
		ram_block1a_18.clk1_input_clock_enable = "none",
		ram_block1a_18.clk1_output_clock_enable = "ena1",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_18.operation_mode = "dual_port",
		ram_block1a_18.port_a_address_width = 5,
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 31,
		ram_block1a_18.port_a_logical_ram_depth = 32,
		ram_block1a_18.port_a_logical_ram_width = 256,
		ram_block1a_18.port_b_address_clear = "none",
		ram_block1a_18.port_b_address_clock = "clock1",
		ram_block1a_18.port_b_address_width = 5,
		ram_block1a_18.port_b_data_out_clear = "none",
		ram_block1a_18.port_b_data_out_clock = "clock1",
		ram_block1a_18.port_b_data_width = 1,
		ram_block1a_18.port_b_first_address = 0,
		ram_block1a_18.port_b_first_bit_number = 18,
		ram_block1a_18.port_b_last_address = 31,
		ram_block1a_18.port_b_logical_ram_depth = 32,
		ram_block1a_18.port_b_logical_ram_width = 256,
		ram_block1a_18.port_b_read_enable_clock = "clock1",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[19]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_19portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "none",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk1_core_clock_enable = "none",
		ram_block1a_19.clk1_input_clock_enable = "none",
		ram_block1a_19.clk1_output_clock_enable = "ena1",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_19.operation_mode = "dual_port",
		ram_block1a_19.port_a_address_width = 5,
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 31,
		ram_block1a_19.port_a_logical_ram_depth = 32,
		ram_block1a_19.port_a_logical_ram_width = 256,
		ram_block1a_19.port_b_address_clear = "none",
		ram_block1a_19.port_b_address_clock = "clock1",
		ram_block1a_19.port_b_address_width = 5,
		ram_block1a_19.port_b_data_out_clear = "none",
		ram_block1a_19.port_b_data_out_clock = "clock1",
		ram_block1a_19.port_b_data_width = 1,
		ram_block1a_19.port_b_first_address = 0,
		ram_block1a_19.port_b_first_bit_number = 19,
		ram_block1a_19.port_b_last_address = 31,
		ram_block1a_19.port_b_logical_ram_depth = 32,
		ram_block1a_19.port_b_logical_ram_width = 256,
		ram_block1a_19.port_b_read_enable_clock = "clock1",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[20]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_20portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "none",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk1_core_clock_enable = "none",
		ram_block1a_20.clk1_input_clock_enable = "none",
		ram_block1a_20.clk1_output_clock_enable = "ena1",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_20.operation_mode = "dual_port",
		ram_block1a_20.port_a_address_width = 5,
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 31,
		ram_block1a_20.port_a_logical_ram_depth = 32,
		ram_block1a_20.port_a_logical_ram_width = 256,
		ram_block1a_20.port_b_address_clear = "none",
		ram_block1a_20.port_b_address_clock = "clock1",
		ram_block1a_20.port_b_address_width = 5,
		ram_block1a_20.port_b_data_out_clear = "none",
		ram_block1a_20.port_b_data_out_clock = "clock1",
		ram_block1a_20.port_b_data_width = 1,
		ram_block1a_20.port_b_first_address = 0,
		ram_block1a_20.port_b_first_bit_number = 20,
		ram_block1a_20.port_b_last_address = 31,
		ram_block1a_20.port_b_logical_ram_depth = 32,
		ram_block1a_20.port_b_logical_ram_width = 256,
		ram_block1a_20.port_b_read_enable_clock = "clock1",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[21]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_21portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "none",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk1_core_clock_enable = "none",
		ram_block1a_21.clk1_input_clock_enable = "none",
		ram_block1a_21.clk1_output_clock_enable = "ena1",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_21.operation_mode = "dual_port",
		ram_block1a_21.port_a_address_width = 5,
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 31,
		ram_block1a_21.port_a_logical_ram_depth = 32,
		ram_block1a_21.port_a_logical_ram_width = 256,
		ram_block1a_21.port_b_address_clear = "none",
		ram_block1a_21.port_b_address_clock = "clock1",
		ram_block1a_21.port_b_address_width = 5,
		ram_block1a_21.port_b_data_out_clear = "none",
		ram_block1a_21.port_b_data_out_clock = "clock1",
		ram_block1a_21.port_b_data_width = 1,
		ram_block1a_21.port_b_first_address = 0,
		ram_block1a_21.port_b_first_bit_number = 21,
		ram_block1a_21.port_b_last_address = 31,
		ram_block1a_21.port_b_logical_ram_depth = 32,
		ram_block1a_21.port_b_logical_ram_width = 256,
		ram_block1a_21.port_b_read_enable_clock = "clock1",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[22]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_22portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "none",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk1_core_clock_enable = "none",
		ram_block1a_22.clk1_input_clock_enable = "none",
		ram_block1a_22.clk1_output_clock_enable = "ena1",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_22.operation_mode = "dual_port",
		ram_block1a_22.port_a_address_width = 5,
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 31,
		ram_block1a_22.port_a_logical_ram_depth = 32,
		ram_block1a_22.port_a_logical_ram_width = 256,
		ram_block1a_22.port_b_address_clear = "none",
		ram_block1a_22.port_b_address_clock = "clock1",
		ram_block1a_22.port_b_address_width = 5,
		ram_block1a_22.port_b_data_out_clear = "none",
		ram_block1a_22.port_b_data_out_clock = "clock1",
		ram_block1a_22.port_b_data_width = 1,
		ram_block1a_22.port_b_first_address = 0,
		ram_block1a_22.port_b_first_bit_number = 22,
		ram_block1a_22.port_b_last_address = 31,
		ram_block1a_22.port_b_logical_ram_depth = 32,
		ram_block1a_22.port_b_logical_ram_width = 256,
		ram_block1a_22.port_b_read_enable_clock = "clock1",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[23]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_23portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "none",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk1_core_clock_enable = "none",
		ram_block1a_23.clk1_input_clock_enable = "none",
		ram_block1a_23.clk1_output_clock_enable = "ena1",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_23.operation_mode = "dual_port",
		ram_block1a_23.port_a_address_width = 5,
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 31,
		ram_block1a_23.port_a_logical_ram_depth = 32,
		ram_block1a_23.port_a_logical_ram_width = 256,
		ram_block1a_23.port_b_address_clear = "none",
		ram_block1a_23.port_b_address_clock = "clock1",
		ram_block1a_23.port_b_address_width = 5,
		ram_block1a_23.port_b_data_out_clear = "none",
		ram_block1a_23.port_b_data_out_clock = "clock1",
		ram_block1a_23.port_b_data_width = 1,
		ram_block1a_23.port_b_first_address = 0,
		ram_block1a_23.port_b_first_bit_number = 23,
		ram_block1a_23.port_b_last_address = 31,
		ram_block1a_23.port_b_logical_ram_depth = 32,
		ram_block1a_23.port_b_logical_ram_width = 256,
		ram_block1a_23.port_b_read_enable_clock = "clock1",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[24]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "none",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk1_core_clock_enable = "none",
		ram_block1a_24.clk1_input_clock_enable = "none",
		ram_block1a_24.clk1_output_clock_enable = "ena1",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_24.operation_mode = "dual_port",
		ram_block1a_24.port_a_address_width = 5,
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 0,
		ram_block1a_24.port_a_first_bit_number = 24,
		ram_block1a_24.port_a_last_address = 31,
		ram_block1a_24.port_a_logical_ram_depth = 32,
		ram_block1a_24.port_a_logical_ram_width = 256,
		ram_block1a_24.port_b_address_clear = "none",
		ram_block1a_24.port_b_address_clock = "clock1",
		ram_block1a_24.port_b_address_width = 5,
		ram_block1a_24.port_b_data_out_clear = "none",
		ram_block1a_24.port_b_data_out_clock = "clock1",
		ram_block1a_24.port_b_data_width = 1,
		ram_block1a_24.port_b_first_address = 0,
		ram_block1a_24.port_b_first_bit_number = 24,
		ram_block1a_24.port_b_last_address = 31,
		ram_block1a_24.port_b_logical_ram_depth = 32,
		ram_block1a_24.port_b_logical_ram_width = 256,
		ram_block1a_24.port_b_read_enable_clock = "clock1",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[25]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_25portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "none",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk1_core_clock_enable = "none",
		ram_block1a_25.clk1_input_clock_enable = "none",
		ram_block1a_25.clk1_output_clock_enable = "ena1",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_25.operation_mode = "dual_port",
		ram_block1a_25.port_a_address_width = 5,
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 0,
		ram_block1a_25.port_a_first_bit_number = 25,
		ram_block1a_25.port_a_last_address = 31,
		ram_block1a_25.port_a_logical_ram_depth = 32,
		ram_block1a_25.port_a_logical_ram_width = 256,
		ram_block1a_25.port_b_address_clear = "none",
		ram_block1a_25.port_b_address_clock = "clock1",
		ram_block1a_25.port_b_address_width = 5,
		ram_block1a_25.port_b_data_out_clear = "none",
		ram_block1a_25.port_b_data_out_clock = "clock1",
		ram_block1a_25.port_b_data_width = 1,
		ram_block1a_25.port_b_first_address = 0,
		ram_block1a_25.port_b_first_bit_number = 25,
		ram_block1a_25.port_b_last_address = 31,
		ram_block1a_25.port_b_logical_ram_depth = 32,
		ram_block1a_25.port_b_logical_ram_width = 256,
		ram_block1a_25.port_b_read_enable_clock = "clock1",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[26]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_26portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "none",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk1_core_clock_enable = "none",
		ram_block1a_26.clk1_input_clock_enable = "none",
		ram_block1a_26.clk1_output_clock_enable = "ena1",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_26.operation_mode = "dual_port",
		ram_block1a_26.port_a_address_width = 5,
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 0,
		ram_block1a_26.port_a_first_bit_number = 26,
		ram_block1a_26.port_a_last_address = 31,
		ram_block1a_26.port_a_logical_ram_depth = 32,
		ram_block1a_26.port_a_logical_ram_width = 256,
		ram_block1a_26.port_b_address_clear = "none",
		ram_block1a_26.port_b_address_clock = "clock1",
		ram_block1a_26.port_b_address_width = 5,
		ram_block1a_26.port_b_data_out_clear = "none",
		ram_block1a_26.port_b_data_out_clock = "clock1",
		ram_block1a_26.port_b_data_width = 1,
		ram_block1a_26.port_b_first_address = 0,
		ram_block1a_26.port_b_first_bit_number = 26,
		ram_block1a_26.port_b_last_address = 31,
		ram_block1a_26.port_b_logical_ram_depth = 32,
		ram_block1a_26.port_b_logical_ram_width = 256,
		ram_block1a_26.port_b_read_enable_clock = "clock1",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[27]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_27portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "none",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk1_core_clock_enable = "none",
		ram_block1a_27.clk1_input_clock_enable = "none",
		ram_block1a_27.clk1_output_clock_enable = "ena1",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_27.operation_mode = "dual_port",
		ram_block1a_27.port_a_address_width = 5,
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 0,
		ram_block1a_27.port_a_first_bit_number = 27,
		ram_block1a_27.port_a_last_address = 31,
		ram_block1a_27.port_a_logical_ram_depth = 32,
		ram_block1a_27.port_a_logical_ram_width = 256,
		ram_block1a_27.port_b_address_clear = "none",
		ram_block1a_27.port_b_address_clock = "clock1",
		ram_block1a_27.port_b_address_width = 5,
		ram_block1a_27.port_b_data_out_clear = "none",
		ram_block1a_27.port_b_data_out_clock = "clock1",
		ram_block1a_27.port_b_data_width = 1,
		ram_block1a_27.port_b_first_address = 0,
		ram_block1a_27.port_b_first_bit_number = 27,
		ram_block1a_27.port_b_last_address = 31,
		ram_block1a_27.port_b_logical_ram_depth = 32,
		ram_block1a_27.port_b_logical_ram_width = 256,
		ram_block1a_27.port_b_read_enable_clock = "clock1",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[28]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_28portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "none",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk1_core_clock_enable = "none",
		ram_block1a_28.clk1_input_clock_enable = "none",
		ram_block1a_28.clk1_output_clock_enable = "ena1",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_28.operation_mode = "dual_port",
		ram_block1a_28.port_a_address_width = 5,
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 0,
		ram_block1a_28.port_a_first_bit_number = 28,
		ram_block1a_28.port_a_last_address = 31,
		ram_block1a_28.port_a_logical_ram_depth = 32,
		ram_block1a_28.port_a_logical_ram_width = 256,
		ram_block1a_28.port_b_address_clear = "none",
		ram_block1a_28.port_b_address_clock = "clock1",
		ram_block1a_28.port_b_address_width = 5,
		ram_block1a_28.port_b_data_out_clear = "none",
		ram_block1a_28.port_b_data_out_clock = "clock1",
		ram_block1a_28.port_b_data_width = 1,
		ram_block1a_28.port_b_first_address = 0,
		ram_block1a_28.port_b_first_bit_number = 28,
		ram_block1a_28.port_b_last_address = 31,
		ram_block1a_28.port_b_logical_ram_depth = 32,
		ram_block1a_28.port_b_logical_ram_width = 256,
		ram_block1a_28.port_b_read_enable_clock = "clock1",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[29]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_29portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "none",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk1_core_clock_enable = "none",
		ram_block1a_29.clk1_input_clock_enable = "none",
		ram_block1a_29.clk1_output_clock_enable = "ena1",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_29.operation_mode = "dual_port",
		ram_block1a_29.port_a_address_width = 5,
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 0,
		ram_block1a_29.port_a_first_bit_number = 29,
		ram_block1a_29.port_a_last_address = 31,
		ram_block1a_29.port_a_logical_ram_depth = 32,
		ram_block1a_29.port_a_logical_ram_width = 256,
		ram_block1a_29.port_b_address_clear = "none",
		ram_block1a_29.port_b_address_clock = "clock1",
		ram_block1a_29.port_b_address_width = 5,
		ram_block1a_29.port_b_data_out_clear = "none",
		ram_block1a_29.port_b_data_out_clock = "clock1",
		ram_block1a_29.port_b_data_width = 1,
		ram_block1a_29.port_b_first_address = 0,
		ram_block1a_29.port_b_first_bit_number = 29,
		ram_block1a_29.port_b_last_address = 31,
		ram_block1a_29.port_b_logical_ram_depth = 32,
		ram_block1a_29.port_b_logical_ram_width = 256,
		ram_block1a_29.port_b_read_enable_clock = "clock1",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[30]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_30portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "none",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk1_core_clock_enable = "none",
		ram_block1a_30.clk1_input_clock_enable = "none",
		ram_block1a_30.clk1_output_clock_enable = "ena1",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_30.operation_mode = "dual_port",
		ram_block1a_30.port_a_address_width = 5,
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 0,
		ram_block1a_30.port_a_first_bit_number = 30,
		ram_block1a_30.port_a_last_address = 31,
		ram_block1a_30.port_a_logical_ram_depth = 32,
		ram_block1a_30.port_a_logical_ram_width = 256,
		ram_block1a_30.port_b_address_clear = "none",
		ram_block1a_30.port_b_address_clock = "clock1",
		ram_block1a_30.port_b_address_width = 5,
		ram_block1a_30.port_b_data_out_clear = "none",
		ram_block1a_30.port_b_data_out_clock = "clock1",
		ram_block1a_30.port_b_data_width = 1,
		ram_block1a_30.port_b_first_address = 0,
		ram_block1a_30.port_b_first_bit_number = 30,
		ram_block1a_30.port_b_last_address = 31,
		ram_block1a_30.port_b_logical_ram_depth = 32,
		ram_block1a_30.port_b_logical_ram_width = 256,
		ram_block1a_30.port_b_read_enable_clock = "clock1",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[31]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_31portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "none",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk1_core_clock_enable = "none",
		ram_block1a_31.clk1_input_clock_enable = "none",
		ram_block1a_31.clk1_output_clock_enable = "ena1",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_31.operation_mode = "dual_port",
		ram_block1a_31.port_a_address_width = 5,
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 0,
		ram_block1a_31.port_a_first_bit_number = 31,
		ram_block1a_31.port_a_last_address = 31,
		ram_block1a_31.port_a_logical_ram_depth = 32,
		ram_block1a_31.port_a_logical_ram_width = 256,
		ram_block1a_31.port_b_address_clear = "none",
		ram_block1a_31.port_b_address_clock = "clock1",
		ram_block1a_31.port_b_address_width = 5,
		ram_block1a_31.port_b_data_out_clear = "none",
		ram_block1a_31.port_b_data_out_clock = "clock1",
		ram_block1a_31.port_b_data_width = 1,
		ram_block1a_31.port_b_first_address = 0,
		ram_block1a_31.port_b_first_bit_number = 31,
		ram_block1a_31.port_b_last_address = 31,
		ram_block1a_31.port_b_logical_ram_depth = 32,
		ram_block1a_31.port_b_logical_ram_width = 256,
		ram_block1a_31.port_b_read_enable_clock = "clock1",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[32]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "none",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk1_core_clock_enable = "none",
		ram_block1a_32.clk1_input_clock_enable = "none",
		ram_block1a_32.clk1_output_clock_enable = "ena1",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_32.operation_mode = "dual_port",
		ram_block1a_32.port_a_address_width = 5,
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 0,
		ram_block1a_32.port_a_first_bit_number = 32,
		ram_block1a_32.port_a_last_address = 31,
		ram_block1a_32.port_a_logical_ram_depth = 32,
		ram_block1a_32.port_a_logical_ram_width = 256,
		ram_block1a_32.port_b_address_clear = "none",
		ram_block1a_32.port_b_address_clock = "clock1",
		ram_block1a_32.port_b_address_width = 5,
		ram_block1a_32.port_b_data_out_clear = "none",
		ram_block1a_32.port_b_data_out_clock = "clock1",
		ram_block1a_32.port_b_data_width = 1,
		ram_block1a_32.port_b_first_address = 0,
		ram_block1a_32.port_b_first_bit_number = 32,
		ram_block1a_32.port_b_last_address = 31,
		ram_block1a_32.port_b_logical_ram_depth = 32,
		ram_block1a_32.port_b_logical_ram_width = 256,
		ram_block1a_32.port_b_read_enable_clock = "clock1",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[33]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_33portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "none",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk1_core_clock_enable = "none",
		ram_block1a_33.clk1_input_clock_enable = "none",
		ram_block1a_33.clk1_output_clock_enable = "ena1",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_33.operation_mode = "dual_port",
		ram_block1a_33.port_a_address_width = 5,
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 0,
		ram_block1a_33.port_a_first_bit_number = 33,
		ram_block1a_33.port_a_last_address = 31,
		ram_block1a_33.port_a_logical_ram_depth = 32,
		ram_block1a_33.port_a_logical_ram_width = 256,
		ram_block1a_33.port_b_address_clear = "none",
		ram_block1a_33.port_b_address_clock = "clock1",
		ram_block1a_33.port_b_address_width = 5,
		ram_block1a_33.port_b_data_out_clear = "none",
		ram_block1a_33.port_b_data_out_clock = "clock1",
		ram_block1a_33.port_b_data_width = 1,
		ram_block1a_33.port_b_first_address = 0,
		ram_block1a_33.port_b_first_bit_number = 33,
		ram_block1a_33.port_b_last_address = 31,
		ram_block1a_33.port_b_logical_ram_depth = 32,
		ram_block1a_33.port_b_logical_ram_width = 256,
		ram_block1a_33.port_b_read_enable_clock = "clock1",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[34]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_34portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "none",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk1_core_clock_enable = "none",
		ram_block1a_34.clk1_input_clock_enable = "none",
		ram_block1a_34.clk1_output_clock_enable = "ena1",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_34.operation_mode = "dual_port",
		ram_block1a_34.port_a_address_width = 5,
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 0,
		ram_block1a_34.port_a_first_bit_number = 34,
		ram_block1a_34.port_a_last_address = 31,
		ram_block1a_34.port_a_logical_ram_depth = 32,
		ram_block1a_34.port_a_logical_ram_width = 256,
		ram_block1a_34.port_b_address_clear = "none",
		ram_block1a_34.port_b_address_clock = "clock1",
		ram_block1a_34.port_b_address_width = 5,
		ram_block1a_34.port_b_data_out_clear = "none",
		ram_block1a_34.port_b_data_out_clock = "clock1",
		ram_block1a_34.port_b_data_width = 1,
		ram_block1a_34.port_b_first_address = 0,
		ram_block1a_34.port_b_first_bit_number = 34,
		ram_block1a_34.port_b_last_address = 31,
		ram_block1a_34.port_b_logical_ram_depth = 32,
		ram_block1a_34.port_b_logical_ram_width = 256,
		ram_block1a_34.port_b_read_enable_clock = "clock1",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[35]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_35portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "none",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk1_core_clock_enable = "none",
		ram_block1a_35.clk1_input_clock_enable = "none",
		ram_block1a_35.clk1_output_clock_enable = "ena1",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_35.operation_mode = "dual_port",
		ram_block1a_35.port_a_address_width = 5,
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 0,
		ram_block1a_35.port_a_first_bit_number = 35,
		ram_block1a_35.port_a_last_address = 31,
		ram_block1a_35.port_a_logical_ram_depth = 32,
		ram_block1a_35.port_a_logical_ram_width = 256,
		ram_block1a_35.port_b_address_clear = "none",
		ram_block1a_35.port_b_address_clock = "clock1",
		ram_block1a_35.port_b_address_width = 5,
		ram_block1a_35.port_b_data_out_clear = "none",
		ram_block1a_35.port_b_data_out_clock = "clock1",
		ram_block1a_35.port_b_data_width = 1,
		ram_block1a_35.port_b_first_address = 0,
		ram_block1a_35.port_b_first_bit_number = 35,
		ram_block1a_35.port_b_last_address = 31,
		ram_block1a_35.port_b_logical_ram_depth = 32,
		ram_block1a_35.port_b_logical_ram_width = 256,
		ram_block1a_35.port_b_read_enable_clock = "clock1",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[36]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_36portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "none",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk1_core_clock_enable = "none",
		ram_block1a_36.clk1_input_clock_enable = "none",
		ram_block1a_36.clk1_output_clock_enable = "ena1",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_36.operation_mode = "dual_port",
		ram_block1a_36.port_a_address_width = 5,
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 0,
		ram_block1a_36.port_a_first_bit_number = 36,
		ram_block1a_36.port_a_last_address = 31,
		ram_block1a_36.port_a_logical_ram_depth = 32,
		ram_block1a_36.port_a_logical_ram_width = 256,
		ram_block1a_36.port_b_address_clear = "none",
		ram_block1a_36.port_b_address_clock = "clock1",
		ram_block1a_36.port_b_address_width = 5,
		ram_block1a_36.port_b_data_out_clear = "none",
		ram_block1a_36.port_b_data_out_clock = "clock1",
		ram_block1a_36.port_b_data_width = 1,
		ram_block1a_36.port_b_first_address = 0,
		ram_block1a_36.port_b_first_bit_number = 36,
		ram_block1a_36.port_b_last_address = 31,
		ram_block1a_36.port_b_logical_ram_depth = 32,
		ram_block1a_36.port_b_logical_ram_width = 256,
		ram_block1a_36.port_b_read_enable_clock = "clock1",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[37]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_37portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "none",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk1_core_clock_enable = "none",
		ram_block1a_37.clk1_input_clock_enable = "none",
		ram_block1a_37.clk1_output_clock_enable = "ena1",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_37.operation_mode = "dual_port",
		ram_block1a_37.port_a_address_width = 5,
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 0,
		ram_block1a_37.port_a_first_bit_number = 37,
		ram_block1a_37.port_a_last_address = 31,
		ram_block1a_37.port_a_logical_ram_depth = 32,
		ram_block1a_37.port_a_logical_ram_width = 256,
		ram_block1a_37.port_b_address_clear = "none",
		ram_block1a_37.port_b_address_clock = "clock1",
		ram_block1a_37.port_b_address_width = 5,
		ram_block1a_37.port_b_data_out_clear = "none",
		ram_block1a_37.port_b_data_out_clock = "clock1",
		ram_block1a_37.port_b_data_width = 1,
		ram_block1a_37.port_b_first_address = 0,
		ram_block1a_37.port_b_first_bit_number = 37,
		ram_block1a_37.port_b_last_address = 31,
		ram_block1a_37.port_b_logical_ram_depth = 32,
		ram_block1a_37.port_b_logical_ram_width = 256,
		ram_block1a_37.port_b_read_enable_clock = "clock1",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[38]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_38portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "none",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk1_core_clock_enable = "none",
		ram_block1a_38.clk1_input_clock_enable = "none",
		ram_block1a_38.clk1_output_clock_enable = "ena1",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_38.operation_mode = "dual_port",
		ram_block1a_38.port_a_address_width = 5,
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 0,
		ram_block1a_38.port_a_first_bit_number = 38,
		ram_block1a_38.port_a_last_address = 31,
		ram_block1a_38.port_a_logical_ram_depth = 32,
		ram_block1a_38.port_a_logical_ram_width = 256,
		ram_block1a_38.port_b_address_clear = "none",
		ram_block1a_38.port_b_address_clock = "clock1",
		ram_block1a_38.port_b_address_width = 5,
		ram_block1a_38.port_b_data_out_clear = "none",
		ram_block1a_38.port_b_data_out_clock = "clock1",
		ram_block1a_38.port_b_data_width = 1,
		ram_block1a_38.port_b_first_address = 0,
		ram_block1a_38.port_b_first_bit_number = 38,
		ram_block1a_38.port_b_last_address = 31,
		ram_block1a_38.port_b_logical_ram_depth = 32,
		ram_block1a_38.port_b_logical_ram_width = 256,
		ram_block1a_38.port_b_read_enable_clock = "clock1",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[39]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_39portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "none",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk1_core_clock_enable = "none",
		ram_block1a_39.clk1_input_clock_enable = "none",
		ram_block1a_39.clk1_output_clock_enable = "ena1",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_39.operation_mode = "dual_port",
		ram_block1a_39.port_a_address_width = 5,
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 0,
		ram_block1a_39.port_a_first_bit_number = 39,
		ram_block1a_39.port_a_last_address = 31,
		ram_block1a_39.port_a_logical_ram_depth = 32,
		ram_block1a_39.port_a_logical_ram_width = 256,
		ram_block1a_39.port_b_address_clear = "none",
		ram_block1a_39.port_b_address_clock = "clock1",
		ram_block1a_39.port_b_address_width = 5,
		ram_block1a_39.port_b_data_out_clear = "none",
		ram_block1a_39.port_b_data_out_clock = "clock1",
		ram_block1a_39.port_b_data_width = 1,
		ram_block1a_39.port_b_first_address = 0,
		ram_block1a_39.port_b_first_bit_number = 39,
		ram_block1a_39.port_b_last_address = 31,
		ram_block1a_39.port_b_logical_ram_depth = 32,
		ram_block1a_39.port_b_logical_ram_width = 256,
		ram_block1a_39.port_b_read_enable_clock = "clock1",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[40]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "none",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk1_core_clock_enable = "none",
		ram_block1a_40.clk1_input_clock_enable = "none",
		ram_block1a_40.clk1_output_clock_enable = "ena1",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_40.operation_mode = "dual_port",
		ram_block1a_40.port_a_address_width = 5,
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 0,
		ram_block1a_40.port_a_first_bit_number = 40,
		ram_block1a_40.port_a_last_address = 31,
		ram_block1a_40.port_a_logical_ram_depth = 32,
		ram_block1a_40.port_a_logical_ram_width = 256,
		ram_block1a_40.port_b_address_clear = "none",
		ram_block1a_40.port_b_address_clock = "clock1",
		ram_block1a_40.port_b_address_width = 5,
		ram_block1a_40.port_b_data_out_clear = "none",
		ram_block1a_40.port_b_data_out_clock = "clock1",
		ram_block1a_40.port_b_data_width = 1,
		ram_block1a_40.port_b_first_address = 0,
		ram_block1a_40.port_b_first_bit_number = 40,
		ram_block1a_40.port_b_last_address = 31,
		ram_block1a_40.port_b_logical_ram_depth = 32,
		ram_block1a_40.port_b_logical_ram_width = 256,
		ram_block1a_40.port_b_read_enable_clock = "clock1",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[41]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_41portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "none",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk1_core_clock_enable = "none",
		ram_block1a_41.clk1_input_clock_enable = "none",
		ram_block1a_41.clk1_output_clock_enable = "ena1",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_41.operation_mode = "dual_port",
		ram_block1a_41.port_a_address_width = 5,
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 0,
		ram_block1a_41.port_a_first_bit_number = 41,
		ram_block1a_41.port_a_last_address = 31,
		ram_block1a_41.port_a_logical_ram_depth = 32,
		ram_block1a_41.port_a_logical_ram_width = 256,
		ram_block1a_41.port_b_address_clear = "none",
		ram_block1a_41.port_b_address_clock = "clock1",
		ram_block1a_41.port_b_address_width = 5,
		ram_block1a_41.port_b_data_out_clear = "none",
		ram_block1a_41.port_b_data_out_clock = "clock1",
		ram_block1a_41.port_b_data_width = 1,
		ram_block1a_41.port_b_first_address = 0,
		ram_block1a_41.port_b_first_bit_number = 41,
		ram_block1a_41.port_b_last_address = 31,
		ram_block1a_41.port_b_logical_ram_depth = 32,
		ram_block1a_41.port_b_logical_ram_width = 256,
		ram_block1a_41.port_b_read_enable_clock = "clock1",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[42]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_42portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "none",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk1_core_clock_enable = "none",
		ram_block1a_42.clk1_input_clock_enable = "none",
		ram_block1a_42.clk1_output_clock_enable = "ena1",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_42.operation_mode = "dual_port",
		ram_block1a_42.port_a_address_width = 5,
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 0,
		ram_block1a_42.port_a_first_bit_number = 42,
		ram_block1a_42.port_a_last_address = 31,
		ram_block1a_42.port_a_logical_ram_depth = 32,
		ram_block1a_42.port_a_logical_ram_width = 256,
		ram_block1a_42.port_b_address_clear = "none",
		ram_block1a_42.port_b_address_clock = "clock1",
		ram_block1a_42.port_b_address_width = 5,
		ram_block1a_42.port_b_data_out_clear = "none",
		ram_block1a_42.port_b_data_out_clock = "clock1",
		ram_block1a_42.port_b_data_width = 1,
		ram_block1a_42.port_b_first_address = 0,
		ram_block1a_42.port_b_first_bit_number = 42,
		ram_block1a_42.port_b_last_address = 31,
		ram_block1a_42.port_b_logical_ram_depth = 32,
		ram_block1a_42.port_b_logical_ram_width = 256,
		ram_block1a_42.port_b_read_enable_clock = "clock1",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[43]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_43portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "none",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk1_core_clock_enable = "none",
		ram_block1a_43.clk1_input_clock_enable = "none",
		ram_block1a_43.clk1_output_clock_enable = "ena1",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_43.operation_mode = "dual_port",
		ram_block1a_43.port_a_address_width = 5,
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 0,
		ram_block1a_43.port_a_first_bit_number = 43,
		ram_block1a_43.port_a_last_address = 31,
		ram_block1a_43.port_a_logical_ram_depth = 32,
		ram_block1a_43.port_a_logical_ram_width = 256,
		ram_block1a_43.port_b_address_clear = "none",
		ram_block1a_43.port_b_address_clock = "clock1",
		ram_block1a_43.port_b_address_width = 5,
		ram_block1a_43.port_b_data_out_clear = "none",
		ram_block1a_43.port_b_data_out_clock = "clock1",
		ram_block1a_43.port_b_data_width = 1,
		ram_block1a_43.port_b_first_address = 0,
		ram_block1a_43.port_b_first_bit_number = 43,
		ram_block1a_43.port_b_last_address = 31,
		ram_block1a_43.port_b_logical_ram_depth = 32,
		ram_block1a_43.port_b_logical_ram_width = 256,
		ram_block1a_43.port_b_read_enable_clock = "clock1",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[44]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_44portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "none",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk1_core_clock_enable = "none",
		ram_block1a_44.clk1_input_clock_enable = "none",
		ram_block1a_44.clk1_output_clock_enable = "ena1",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_44.operation_mode = "dual_port",
		ram_block1a_44.port_a_address_width = 5,
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 0,
		ram_block1a_44.port_a_first_bit_number = 44,
		ram_block1a_44.port_a_last_address = 31,
		ram_block1a_44.port_a_logical_ram_depth = 32,
		ram_block1a_44.port_a_logical_ram_width = 256,
		ram_block1a_44.port_b_address_clear = "none",
		ram_block1a_44.port_b_address_clock = "clock1",
		ram_block1a_44.port_b_address_width = 5,
		ram_block1a_44.port_b_data_out_clear = "none",
		ram_block1a_44.port_b_data_out_clock = "clock1",
		ram_block1a_44.port_b_data_width = 1,
		ram_block1a_44.port_b_first_address = 0,
		ram_block1a_44.port_b_first_bit_number = 44,
		ram_block1a_44.port_b_last_address = 31,
		ram_block1a_44.port_b_logical_ram_depth = 32,
		ram_block1a_44.port_b_logical_ram_width = 256,
		ram_block1a_44.port_b_read_enable_clock = "clock1",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[45]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_45portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "none",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk1_core_clock_enable = "none",
		ram_block1a_45.clk1_input_clock_enable = "none",
		ram_block1a_45.clk1_output_clock_enable = "ena1",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_45.operation_mode = "dual_port",
		ram_block1a_45.port_a_address_width = 5,
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 0,
		ram_block1a_45.port_a_first_bit_number = 45,
		ram_block1a_45.port_a_last_address = 31,
		ram_block1a_45.port_a_logical_ram_depth = 32,
		ram_block1a_45.port_a_logical_ram_width = 256,
		ram_block1a_45.port_b_address_clear = "none",
		ram_block1a_45.port_b_address_clock = "clock1",
		ram_block1a_45.port_b_address_width = 5,
		ram_block1a_45.port_b_data_out_clear = "none",
		ram_block1a_45.port_b_data_out_clock = "clock1",
		ram_block1a_45.port_b_data_width = 1,
		ram_block1a_45.port_b_first_address = 0,
		ram_block1a_45.port_b_first_bit_number = 45,
		ram_block1a_45.port_b_last_address = 31,
		ram_block1a_45.port_b_logical_ram_depth = 32,
		ram_block1a_45.port_b_logical_ram_width = 256,
		ram_block1a_45.port_b_read_enable_clock = "clock1",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[46]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_46portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "none",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk1_core_clock_enable = "none",
		ram_block1a_46.clk1_input_clock_enable = "none",
		ram_block1a_46.clk1_output_clock_enable = "ena1",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_46.operation_mode = "dual_port",
		ram_block1a_46.port_a_address_width = 5,
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 0,
		ram_block1a_46.port_a_first_bit_number = 46,
		ram_block1a_46.port_a_last_address = 31,
		ram_block1a_46.port_a_logical_ram_depth = 32,
		ram_block1a_46.port_a_logical_ram_width = 256,
		ram_block1a_46.port_b_address_clear = "none",
		ram_block1a_46.port_b_address_clock = "clock1",
		ram_block1a_46.port_b_address_width = 5,
		ram_block1a_46.port_b_data_out_clear = "none",
		ram_block1a_46.port_b_data_out_clock = "clock1",
		ram_block1a_46.port_b_data_width = 1,
		ram_block1a_46.port_b_first_address = 0,
		ram_block1a_46.port_b_first_bit_number = 46,
		ram_block1a_46.port_b_last_address = 31,
		ram_block1a_46.port_b_logical_ram_depth = 32,
		ram_block1a_46.port_b_logical_ram_width = 256,
		ram_block1a_46.port_b_read_enable_clock = "clock1",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[47]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_47portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "none",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk1_core_clock_enable = "none",
		ram_block1a_47.clk1_input_clock_enable = "none",
		ram_block1a_47.clk1_output_clock_enable = "ena1",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_47.operation_mode = "dual_port",
		ram_block1a_47.port_a_address_width = 5,
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 0,
		ram_block1a_47.port_a_first_bit_number = 47,
		ram_block1a_47.port_a_last_address = 31,
		ram_block1a_47.port_a_logical_ram_depth = 32,
		ram_block1a_47.port_a_logical_ram_width = 256,
		ram_block1a_47.port_b_address_clear = "none",
		ram_block1a_47.port_b_address_clock = "clock1",
		ram_block1a_47.port_b_address_width = 5,
		ram_block1a_47.port_b_data_out_clear = "none",
		ram_block1a_47.port_b_data_out_clock = "clock1",
		ram_block1a_47.port_b_data_width = 1,
		ram_block1a_47.port_b_first_address = 0,
		ram_block1a_47.port_b_first_bit_number = 47,
		ram_block1a_47.port_b_last_address = 31,
		ram_block1a_47.port_b_logical_ram_depth = 32,
		ram_block1a_47.port_b_logical_ram_width = 256,
		ram_block1a_47.port_b_read_enable_clock = "clock1",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[48]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "none",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk1_core_clock_enable = "none",
		ram_block1a_48.clk1_input_clock_enable = "none",
		ram_block1a_48.clk1_output_clock_enable = "ena1",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_48.operation_mode = "dual_port",
		ram_block1a_48.port_a_address_width = 5,
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 0,
		ram_block1a_48.port_a_first_bit_number = 48,
		ram_block1a_48.port_a_last_address = 31,
		ram_block1a_48.port_a_logical_ram_depth = 32,
		ram_block1a_48.port_a_logical_ram_width = 256,
		ram_block1a_48.port_b_address_clear = "none",
		ram_block1a_48.port_b_address_clock = "clock1",
		ram_block1a_48.port_b_address_width = 5,
		ram_block1a_48.port_b_data_out_clear = "none",
		ram_block1a_48.port_b_data_out_clock = "clock1",
		ram_block1a_48.port_b_data_width = 1,
		ram_block1a_48.port_b_first_address = 0,
		ram_block1a_48.port_b_first_bit_number = 48,
		ram_block1a_48.port_b_last_address = 31,
		ram_block1a_48.port_b_logical_ram_depth = 32,
		ram_block1a_48.port_b_logical_ram_width = 256,
		ram_block1a_48.port_b_read_enable_clock = "clock1",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[49]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_49portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "none",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk1_core_clock_enable = "none",
		ram_block1a_49.clk1_input_clock_enable = "none",
		ram_block1a_49.clk1_output_clock_enable = "ena1",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_49.operation_mode = "dual_port",
		ram_block1a_49.port_a_address_width = 5,
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 0,
		ram_block1a_49.port_a_first_bit_number = 49,
		ram_block1a_49.port_a_last_address = 31,
		ram_block1a_49.port_a_logical_ram_depth = 32,
		ram_block1a_49.port_a_logical_ram_width = 256,
		ram_block1a_49.port_b_address_clear = "none",
		ram_block1a_49.port_b_address_clock = "clock1",
		ram_block1a_49.port_b_address_width = 5,
		ram_block1a_49.port_b_data_out_clear = "none",
		ram_block1a_49.port_b_data_out_clock = "clock1",
		ram_block1a_49.port_b_data_width = 1,
		ram_block1a_49.port_b_first_address = 0,
		ram_block1a_49.port_b_first_bit_number = 49,
		ram_block1a_49.port_b_last_address = 31,
		ram_block1a_49.port_b_logical_ram_depth = 32,
		ram_block1a_49.port_b_logical_ram_width = 256,
		ram_block1a_49.port_b_read_enable_clock = "clock1",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[50]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_50portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "none",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk1_core_clock_enable = "none",
		ram_block1a_50.clk1_input_clock_enable = "none",
		ram_block1a_50.clk1_output_clock_enable = "ena1",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_50.operation_mode = "dual_port",
		ram_block1a_50.port_a_address_width = 5,
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 0,
		ram_block1a_50.port_a_first_bit_number = 50,
		ram_block1a_50.port_a_last_address = 31,
		ram_block1a_50.port_a_logical_ram_depth = 32,
		ram_block1a_50.port_a_logical_ram_width = 256,
		ram_block1a_50.port_b_address_clear = "none",
		ram_block1a_50.port_b_address_clock = "clock1",
		ram_block1a_50.port_b_address_width = 5,
		ram_block1a_50.port_b_data_out_clear = "none",
		ram_block1a_50.port_b_data_out_clock = "clock1",
		ram_block1a_50.port_b_data_width = 1,
		ram_block1a_50.port_b_first_address = 0,
		ram_block1a_50.port_b_first_bit_number = 50,
		ram_block1a_50.port_b_last_address = 31,
		ram_block1a_50.port_b_logical_ram_depth = 32,
		ram_block1a_50.port_b_logical_ram_width = 256,
		ram_block1a_50.port_b_read_enable_clock = "clock1",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[51]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_51portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "none",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk1_core_clock_enable = "none",
		ram_block1a_51.clk1_input_clock_enable = "none",
		ram_block1a_51.clk1_output_clock_enable = "ena1",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_51.operation_mode = "dual_port",
		ram_block1a_51.port_a_address_width = 5,
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 0,
		ram_block1a_51.port_a_first_bit_number = 51,
		ram_block1a_51.port_a_last_address = 31,
		ram_block1a_51.port_a_logical_ram_depth = 32,
		ram_block1a_51.port_a_logical_ram_width = 256,
		ram_block1a_51.port_b_address_clear = "none",
		ram_block1a_51.port_b_address_clock = "clock1",
		ram_block1a_51.port_b_address_width = 5,
		ram_block1a_51.port_b_data_out_clear = "none",
		ram_block1a_51.port_b_data_out_clock = "clock1",
		ram_block1a_51.port_b_data_width = 1,
		ram_block1a_51.port_b_first_address = 0,
		ram_block1a_51.port_b_first_bit_number = 51,
		ram_block1a_51.port_b_last_address = 31,
		ram_block1a_51.port_b_logical_ram_depth = 32,
		ram_block1a_51.port_b_logical_ram_width = 256,
		ram_block1a_51.port_b_read_enable_clock = "clock1",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[52]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_52portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "none",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk1_core_clock_enable = "none",
		ram_block1a_52.clk1_input_clock_enable = "none",
		ram_block1a_52.clk1_output_clock_enable = "ena1",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_52.operation_mode = "dual_port",
		ram_block1a_52.port_a_address_width = 5,
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 0,
		ram_block1a_52.port_a_first_bit_number = 52,
		ram_block1a_52.port_a_last_address = 31,
		ram_block1a_52.port_a_logical_ram_depth = 32,
		ram_block1a_52.port_a_logical_ram_width = 256,
		ram_block1a_52.port_b_address_clear = "none",
		ram_block1a_52.port_b_address_clock = "clock1",
		ram_block1a_52.port_b_address_width = 5,
		ram_block1a_52.port_b_data_out_clear = "none",
		ram_block1a_52.port_b_data_out_clock = "clock1",
		ram_block1a_52.port_b_data_width = 1,
		ram_block1a_52.port_b_first_address = 0,
		ram_block1a_52.port_b_first_bit_number = 52,
		ram_block1a_52.port_b_last_address = 31,
		ram_block1a_52.port_b_logical_ram_depth = 32,
		ram_block1a_52.port_b_logical_ram_width = 256,
		ram_block1a_52.port_b_read_enable_clock = "clock1",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[53]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_53portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "none",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk1_core_clock_enable = "none",
		ram_block1a_53.clk1_input_clock_enable = "none",
		ram_block1a_53.clk1_output_clock_enable = "ena1",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_53.operation_mode = "dual_port",
		ram_block1a_53.port_a_address_width = 5,
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 0,
		ram_block1a_53.port_a_first_bit_number = 53,
		ram_block1a_53.port_a_last_address = 31,
		ram_block1a_53.port_a_logical_ram_depth = 32,
		ram_block1a_53.port_a_logical_ram_width = 256,
		ram_block1a_53.port_b_address_clear = "none",
		ram_block1a_53.port_b_address_clock = "clock1",
		ram_block1a_53.port_b_address_width = 5,
		ram_block1a_53.port_b_data_out_clear = "none",
		ram_block1a_53.port_b_data_out_clock = "clock1",
		ram_block1a_53.port_b_data_width = 1,
		ram_block1a_53.port_b_first_address = 0,
		ram_block1a_53.port_b_first_bit_number = 53,
		ram_block1a_53.port_b_last_address = 31,
		ram_block1a_53.port_b_logical_ram_depth = 32,
		ram_block1a_53.port_b_logical_ram_width = 256,
		ram_block1a_53.port_b_read_enable_clock = "clock1",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[54]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_54portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "none",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk1_core_clock_enable = "none",
		ram_block1a_54.clk1_input_clock_enable = "none",
		ram_block1a_54.clk1_output_clock_enable = "ena1",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_54.operation_mode = "dual_port",
		ram_block1a_54.port_a_address_width = 5,
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 0,
		ram_block1a_54.port_a_first_bit_number = 54,
		ram_block1a_54.port_a_last_address = 31,
		ram_block1a_54.port_a_logical_ram_depth = 32,
		ram_block1a_54.port_a_logical_ram_width = 256,
		ram_block1a_54.port_b_address_clear = "none",
		ram_block1a_54.port_b_address_clock = "clock1",
		ram_block1a_54.port_b_address_width = 5,
		ram_block1a_54.port_b_data_out_clear = "none",
		ram_block1a_54.port_b_data_out_clock = "clock1",
		ram_block1a_54.port_b_data_width = 1,
		ram_block1a_54.port_b_first_address = 0,
		ram_block1a_54.port_b_first_bit_number = 54,
		ram_block1a_54.port_b_last_address = 31,
		ram_block1a_54.port_b_logical_ram_depth = 32,
		ram_block1a_54.port_b_logical_ram_width = 256,
		ram_block1a_54.port_b_read_enable_clock = "clock1",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[55]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_55portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "none",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk1_core_clock_enable = "none",
		ram_block1a_55.clk1_input_clock_enable = "none",
		ram_block1a_55.clk1_output_clock_enable = "ena1",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_55.operation_mode = "dual_port",
		ram_block1a_55.port_a_address_width = 5,
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 0,
		ram_block1a_55.port_a_first_bit_number = 55,
		ram_block1a_55.port_a_last_address = 31,
		ram_block1a_55.port_a_logical_ram_depth = 32,
		ram_block1a_55.port_a_logical_ram_width = 256,
		ram_block1a_55.port_b_address_clear = "none",
		ram_block1a_55.port_b_address_clock = "clock1",
		ram_block1a_55.port_b_address_width = 5,
		ram_block1a_55.port_b_data_out_clear = "none",
		ram_block1a_55.port_b_data_out_clock = "clock1",
		ram_block1a_55.port_b_data_width = 1,
		ram_block1a_55.port_b_first_address = 0,
		ram_block1a_55.port_b_first_bit_number = 55,
		ram_block1a_55.port_b_last_address = 31,
		ram_block1a_55.port_b_logical_ram_depth = 32,
		ram_block1a_55.port_b_logical_ram_width = 256,
		ram_block1a_55.port_b_read_enable_clock = "clock1",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[56]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "none",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk1_core_clock_enable = "none",
		ram_block1a_56.clk1_input_clock_enable = "none",
		ram_block1a_56.clk1_output_clock_enable = "ena1",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_56.operation_mode = "dual_port",
		ram_block1a_56.port_a_address_width = 5,
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 0,
		ram_block1a_56.port_a_first_bit_number = 56,
		ram_block1a_56.port_a_last_address = 31,
		ram_block1a_56.port_a_logical_ram_depth = 32,
		ram_block1a_56.port_a_logical_ram_width = 256,
		ram_block1a_56.port_b_address_clear = "none",
		ram_block1a_56.port_b_address_clock = "clock1",
		ram_block1a_56.port_b_address_width = 5,
		ram_block1a_56.port_b_data_out_clear = "none",
		ram_block1a_56.port_b_data_out_clock = "clock1",
		ram_block1a_56.port_b_data_width = 1,
		ram_block1a_56.port_b_first_address = 0,
		ram_block1a_56.port_b_first_bit_number = 56,
		ram_block1a_56.port_b_last_address = 31,
		ram_block1a_56.port_b_logical_ram_depth = 32,
		ram_block1a_56.port_b_logical_ram_width = 256,
		ram_block1a_56.port_b_read_enable_clock = "clock1",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[57]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_57portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "none",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk1_core_clock_enable = "none",
		ram_block1a_57.clk1_input_clock_enable = "none",
		ram_block1a_57.clk1_output_clock_enable = "ena1",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_57.operation_mode = "dual_port",
		ram_block1a_57.port_a_address_width = 5,
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 0,
		ram_block1a_57.port_a_first_bit_number = 57,
		ram_block1a_57.port_a_last_address = 31,
		ram_block1a_57.port_a_logical_ram_depth = 32,
		ram_block1a_57.port_a_logical_ram_width = 256,
		ram_block1a_57.port_b_address_clear = "none",
		ram_block1a_57.port_b_address_clock = "clock1",
		ram_block1a_57.port_b_address_width = 5,
		ram_block1a_57.port_b_data_out_clear = "none",
		ram_block1a_57.port_b_data_out_clock = "clock1",
		ram_block1a_57.port_b_data_width = 1,
		ram_block1a_57.port_b_first_address = 0,
		ram_block1a_57.port_b_first_bit_number = 57,
		ram_block1a_57.port_b_last_address = 31,
		ram_block1a_57.port_b_logical_ram_depth = 32,
		ram_block1a_57.port_b_logical_ram_width = 256,
		ram_block1a_57.port_b_read_enable_clock = "clock1",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[58]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_58portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "none",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk1_core_clock_enable = "none",
		ram_block1a_58.clk1_input_clock_enable = "none",
		ram_block1a_58.clk1_output_clock_enable = "ena1",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_58.operation_mode = "dual_port",
		ram_block1a_58.port_a_address_width = 5,
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 0,
		ram_block1a_58.port_a_first_bit_number = 58,
		ram_block1a_58.port_a_last_address = 31,
		ram_block1a_58.port_a_logical_ram_depth = 32,
		ram_block1a_58.port_a_logical_ram_width = 256,
		ram_block1a_58.port_b_address_clear = "none",
		ram_block1a_58.port_b_address_clock = "clock1",
		ram_block1a_58.port_b_address_width = 5,
		ram_block1a_58.port_b_data_out_clear = "none",
		ram_block1a_58.port_b_data_out_clock = "clock1",
		ram_block1a_58.port_b_data_width = 1,
		ram_block1a_58.port_b_first_address = 0,
		ram_block1a_58.port_b_first_bit_number = 58,
		ram_block1a_58.port_b_last_address = 31,
		ram_block1a_58.port_b_logical_ram_depth = 32,
		ram_block1a_58.port_b_logical_ram_width = 256,
		ram_block1a_58.port_b_read_enable_clock = "clock1",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[59]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_59portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "none",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk1_core_clock_enable = "none",
		ram_block1a_59.clk1_input_clock_enable = "none",
		ram_block1a_59.clk1_output_clock_enable = "ena1",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_59.operation_mode = "dual_port",
		ram_block1a_59.port_a_address_width = 5,
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 0,
		ram_block1a_59.port_a_first_bit_number = 59,
		ram_block1a_59.port_a_last_address = 31,
		ram_block1a_59.port_a_logical_ram_depth = 32,
		ram_block1a_59.port_a_logical_ram_width = 256,
		ram_block1a_59.port_b_address_clear = "none",
		ram_block1a_59.port_b_address_clock = "clock1",
		ram_block1a_59.port_b_address_width = 5,
		ram_block1a_59.port_b_data_out_clear = "none",
		ram_block1a_59.port_b_data_out_clock = "clock1",
		ram_block1a_59.port_b_data_width = 1,
		ram_block1a_59.port_b_first_address = 0,
		ram_block1a_59.port_b_first_bit_number = 59,
		ram_block1a_59.port_b_last_address = 31,
		ram_block1a_59.port_b_logical_ram_depth = 32,
		ram_block1a_59.port_b_logical_ram_width = 256,
		ram_block1a_59.port_b_read_enable_clock = "clock1",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[60]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_60portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "none",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk1_core_clock_enable = "none",
		ram_block1a_60.clk1_input_clock_enable = "none",
		ram_block1a_60.clk1_output_clock_enable = "ena1",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_60.operation_mode = "dual_port",
		ram_block1a_60.port_a_address_width = 5,
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 0,
		ram_block1a_60.port_a_first_bit_number = 60,
		ram_block1a_60.port_a_last_address = 31,
		ram_block1a_60.port_a_logical_ram_depth = 32,
		ram_block1a_60.port_a_logical_ram_width = 256,
		ram_block1a_60.port_b_address_clear = "none",
		ram_block1a_60.port_b_address_clock = "clock1",
		ram_block1a_60.port_b_address_width = 5,
		ram_block1a_60.port_b_data_out_clear = "none",
		ram_block1a_60.port_b_data_out_clock = "clock1",
		ram_block1a_60.port_b_data_width = 1,
		ram_block1a_60.port_b_first_address = 0,
		ram_block1a_60.port_b_first_bit_number = 60,
		ram_block1a_60.port_b_last_address = 31,
		ram_block1a_60.port_b_logical_ram_depth = 32,
		ram_block1a_60.port_b_logical_ram_width = 256,
		ram_block1a_60.port_b_read_enable_clock = "clock1",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[61]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_61portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "none",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk1_core_clock_enable = "none",
		ram_block1a_61.clk1_input_clock_enable = "none",
		ram_block1a_61.clk1_output_clock_enable = "ena1",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_61.operation_mode = "dual_port",
		ram_block1a_61.port_a_address_width = 5,
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 0,
		ram_block1a_61.port_a_first_bit_number = 61,
		ram_block1a_61.port_a_last_address = 31,
		ram_block1a_61.port_a_logical_ram_depth = 32,
		ram_block1a_61.port_a_logical_ram_width = 256,
		ram_block1a_61.port_b_address_clear = "none",
		ram_block1a_61.port_b_address_clock = "clock1",
		ram_block1a_61.port_b_address_width = 5,
		ram_block1a_61.port_b_data_out_clear = "none",
		ram_block1a_61.port_b_data_out_clock = "clock1",
		ram_block1a_61.port_b_data_width = 1,
		ram_block1a_61.port_b_first_address = 0,
		ram_block1a_61.port_b_first_bit_number = 61,
		ram_block1a_61.port_b_last_address = 31,
		ram_block1a_61.port_b_logical_ram_depth = 32,
		ram_block1a_61.port_b_logical_ram_width = 256,
		ram_block1a_61.port_b_read_enable_clock = "clock1",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[62]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_62portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "none",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk1_core_clock_enable = "none",
		ram_block1a_62.clk1_input_clock_enable = "none",
		ram_block1a_62.clk1_output_clock_enable = "ena1",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_62.operation_mode = "dual_port",
		ram_block1a_62.port_a_address_width = 5,
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 0,
		ram_block1a_62.port_a_first_bit_number = 62,
		ram_block1a_62.port_a_last_address = 31,
		ram_block1a_62.port_a_logical_ram_depth = 32,
		ram_block1a_62.port_a_logical_ram_width = 256,
		ram_block1a_62.port_b_address_clear = "none",
		ram_block1a_62.port_b_address_clock = "clock1",
		ram_block1a_62.port_b_address_width = 5,
		ram_block1a_62.port_b_data_out_clear = "none",
		ram_block1a_62.port_b_data_out_clock = "clock1",
		ram_block1a_62.port_b_data_width = 1,
		ram_block1a_62.port_b_first_address = 0,
		ram_block1a_62.port_b_first_bit_number = 62,
		ram_block1a_62.port_b_last_address = 31,
		ram_block1a_62.port_b_logical_ram_depth = 32,
		ram_block1a_62.port_b_logical_ram_width = 256,
		ram_block1a_62.port_b_read_enable_clock = "clock1",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[63]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_63portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "none",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk1_core_clock_enable = "none",
		ram_block1a_63.clk1_input_clock_enable = "none",
		ram_block1a_63.clk1_output_clock_enable = "ena1",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_63.operation_mode = "dual_port",
		ram_block1a_63.port_a_address_width = 5,
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 0,
		ram_block1a_63.port_a_first_bit_number = 63,
		ram_block1a_63.port_a_last_address = 31,
		ram_block1a_63.port_a_logical_ram_depth = 32,
		ram_block1a_63.port_a_logical_ram_width = 256,
		ram_block1a_63.port_b_address_clear = "none",
		ram_block1a_63.port_b_address_clock = "clock1",
		ram_block1a_63.port_b_address_width = 5,
		ram_block1a_63.port_b_data_out_clear = "none",
		ram_block1a_63.port_b_data_out_clock = "clock1",
		ram_block1a_63.port_b_data_width = 1,
		ram_block1a_63.port_b_first_address = 0,
		ram_block1a_63.port_b_first_bit_number = 63,
		ram_block1a_63.port_b_last_address = 31,
		ram_block1a_63.port_b_logical_ram_depth = 32,
		ram_block1a_63.port_b_logical_ram_width = 256,
		ram_block1a_63.port_b_read_enable_clock = "clock1",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[64]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_64portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "none",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk1_core_clock_enable = "none",
		ram_block1a_64.clk1_input_clock_enable = "none",
		ram_block1a_64.clk1_output_clock_enable = "ena1",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_64.operation_mode = "dual_port",
		ram_block1a_64.port_a_address_width = 5,
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 0,
		ram_block1a_64.port_a_first_bit_number = 64,
		ram_block1a_64.port_a_last_address = 31,
		ram_block1a_64.port_a_logical_ram_depth = 32,
		ram_block1a_64.port_a_logical_ram_width = 256,
		ram_block1a_64.port_b_address_clear = "none",
		ram_block1a_64.port_b_address_clock = "clock1",
		ram_block1a_64.port_b_address_width = 5,
		ram_block1a_64.port_b_data_out_clear = "none",
		ram_block1a_64.port_b_data_out_clock = "clock1",
		ram_block1a_64.port_b_data_width = 1,
		ram_block1a_64.port_b_first_address = 0,
		ram_block1a_64.port_b_first_bit_number = 64,
		ram_block1a_64.port_b_last_address = 31,
		ram_block1a_64.port_b_logical_ram_depth = 32,
		ram_block1a_64.port_b_logical_ram_width = 256,
		ram_block1a_64.port_b_read_enable_clock = "clock1",
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[65]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_65portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "none",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk1_core_clock_enable = "none",
		ram_block1a_65.clk1_input_clock_enable = "none",
		ram_block1a_65.clk1_output_clock_enable = "ena1",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_65.operation_mode = "dual_port",
		ram_block1a_65.port_a_address_width = 5,
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 0,
		ram_block1a_65.port_a_first_bit_number = 65,
		ram_block1a_65.port_a_last_address = 31,
		ram_block1a_65.port_a_logical_ram_depth = 32,
		ram_block1a_65.port_a_logical_ram_width = 256,
		ram_block1a_65.port_b_address_clear = "none",
		ram_block1a_65.port_b_address_clock = "clock1",
		ram_block1a_65.port_b_address_width = 5,
		ram_block1a_65.port_b_data_out_clear = "none",
		ram_block1a_65.port_b_data_out_clock = "clock1",
		ram_block1a_65.port_b_data_width = 1,
		ram_block1a_65.port_b_first_address = 0,
		ram_block1a_65.port_b_first_bit_number = 65,
		ram_block1a_65.port_b_last_address = 31,
		ram_block1a_65.port_b_logical_ram_depth = 32,
		ram_block1a_65.port_b_logical_ram_width = 256,
		ram_block1a_65.port_b_read_enable_clock = "clock1",
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[66]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_66portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "none",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk1_core_clock_enable = "none",
		ram_block1a_66.clk1_input_clock_enable = "none",
		ram_block1a_66.clk1_output_clock_enable = "ena1",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_66.operation_mode = "dual_port",
		ram_block1a_66.port_a_address_width = 5,
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 0,
		ram_block1a_66.port_a_first_bit_number = 66,
		ram_block1a_66.port_a_last_address = 31,
		ram_block1a_66.port_a_logical_ram_depth = 32,
		ram_block1a_66.port_a_logical_ram_width = 256,
		ram_block1a_66.port_b_address_clear = "none",
		ram_block1a_66.port_b_address_clock = "clock1",
		ram_block1a_66.port_b_address_width = 5,
		ram_block1a_66.port_b_data_out_clear = "none",
		ram_block1a_66.port_b_data_out_clock = "clock1",
		ram_block1a_66.port_b_data_width = 1,
		ram_block1a_66.port_b_first_address = 0,
		ram_block1a_66.port_b_first_bit_number = 66,
		ram_block1a_66.port_b_last_address = 31,
		ram_block1a_66.port_b_logical_ram_depth = 32,
		ram_block1a_66.port_b_logical_ram_width = 256,
		ram_block1a_66.port_b_read_enable_clock = "clock1",
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[67]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_67portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "none",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk1_core_clock_enable = "none",
		ram_block1a_67.clk1_input_clock_enable = "none",
		ram_block1a_67.clk1_output_clock_enable = "ena1",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_67.operation_mode = "dual_port",
		ram_block1a_67.port_a_address_width = 5,
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 0,
		ram_block1a_67.port_a_first_bit_number = 67,
		ram_block1a_67.port_a_last_address = 31,
		ram_block1a_67.port_a_logical_ram_depth = 32,
		ram_block1a_67.port_a_logical_ram_width = 256,
		ram_block1a_67.port_b_address_clear = "none",
		ram_block1a_67.port_b_address_clock = "clock1",
		ram_block1a_67.port_b_address_width = 5,
		ram_block1a_67.port_b_data_out_clear = "none",
		ram_block1a_67.port_b_data_out_clock = "clock1",
		ram_block1a_67.port_b_data_width = 1,
		ram_block1a_67.port_b_first_address = 0,
		ram_block1a_67.port_b_first_bit_number = 67,
		ram_block1a_67.port_b_last_address = 31,
		ram_block1a_67.port_b_logical_ram_depth = 32,
		ram_block1a_67.port_b_logical_ram_width = 256,
		ram_block1a_67.port_b_read_enable_clock = "clock1",
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[68]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_68portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "none",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk1_core_clock_enable = "none",
		ram_block1a_68.clk1_input_clock_enable = "none",
		ram_block1a_68.clk1_output_clock_enable = "ena1",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_68.operation_mode = "dual_port",
		ram_block1a_68.port_a_address_width = 5,
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 0,
		ram_block1a_68.port_a_first_bit_number = 68,
		ram_block1a_68.port_a_last_address = 31,
		ram_block1a_68.port_a_logical_ram_depth = 32,
		ram_block1a_68.port_a_logical_ram_width = 256,
		ram_block1a_68.port_b_address_clear = "none",
		ram_block1a_68.port_b_address_clock = "clock1",
		ram_block1a_68.port_b_address_width = 5,
		ram_block1a_68.port_b_data_out_clear = "none",
		ram_block1a_68.port_b_data_out_clock = "clock1",
		ram_block1a_68.port_b_data_width = 1,
		ram_block1a_68.port_b_first_address = 0,
		ram_block1a_68.port_b_first_bit_number = 68,
		ram_block1a_68.port_b_last_address = 31,
		ram_block1a_68.port_b_logical_ram_depth = 32,
		ram_block1a_68.port_b_logical_ram_width = 256,
		ram_block1a_68.port_b_read_enable_clock = "clock1",
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[69]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_69portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "none",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk1_core_clock_enable = "none",
		ram_block1a_69.clk1_input_clock_enable = "none",
		ram_block1a_69.clk1_output_clock_enable = "ena1",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_69.operation_mode = "dual_port",
		ram_block1a_69.port_a_address_width = 5,
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 0,
		ram_block1a_69.port_a_first_bit_number = 69,
		ram_block1a_69.port_a_last_address = 31,
		ram_block1a_69.port_a_logical_ram_depth = 32,
		ram_block1a_69.port_a_logical_ram_width = 256,
		ram_block1a_69.port_b_address_clear = "none",
		ram_block1a_69.port_b_address_clock = "clock1",
		ram_block1a_69.port_b_address_width = 5,
		ram_block1a_69.port_b_data_out_clear = "none",
		ram_block1a_69.port_b_data_out_clock = "clock1",
		ram_block1a_69.port_b_data_width = 1,
		ram_block1a_69.port_b_first_address = 0,
		ram_block1a_69.port_b_first_bit_number = 69,
		ram_block1a_69.port_b_last_address = 31,
		ram_block1a_69.port_b_logical_ram_depth = 32,
		ram_block1a_69.port_b_logical_ram_width = 256,
		ram_block1a_69.port_b_read_enable_clock = "clock1",
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[70]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_70portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "none",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk1_core_clock_enable = "none",
		ram_block1a_70.clk1_input_clock_enable = "none",
		ram_block1a_70.clk1_output_clock_enable = "ena1",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_70.operation_mode = "dual_port",
		ram_block1a_70.port_a_address_width = 5,
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 0,
		ram_block1a_70.port_a_first_bit_number = 70,
		ram_block1a_70.port_a_last_address = 31,
		ram_block1a_70.port_a_logical_ram_depth = 32,
		ram_block1a_70.port_a_logical_ram_width = 256,
		ram_block1a_70.port_b_address_clear = "none",
		ram_block1a_70.port_b_address_clock = "clock1",
		ram_block1a_70.port_b_address_width = 5,
		ram_block1a_70.port_b_data_out_clear = "none",
		ram_block1a_70.port_b_data_out_clock = "clock1",
		ram_block1a_70.port_b_data_width = 1,
		ram_block1a_70.port_b_first_address = 0,
		ram_block1a_70.port_b_first_bit_number = 70,
		ram_block1a_70.port_b_last_address = 31,
		ram_block1a_70.port_b_logical_ram_depth = 32,
		ram_block1a_70.port_b_logical_ram_width = 256,
		ram_block1a_70.port_b_read_enable_clock = "clock1",
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[71]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_71portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "none",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk1_core_clock_enable = "none",
		ram_block1a_71.clk1_input_clock_enable = "none",
		ram_block1a_71.clk1_output_clock_enable = "ena1",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_71.operation_mode = "dual_port",
		ram_block1a_71.port_a_address_width = 5,
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 0,
		ram_block1a_71.port_a_first_bit_number = 71,
		ram_block1a_71.port_a_last_address = 31,
		ram_block1a_71.port_a_logical_ram_depth = 32,
		ram_block1a_71.port_a_logical_ram_width = 256,
		ram_block1a_71.port_b_address_clear = "none",
		ram_block1a_71.port_b_address_clock = "clock1",
		ram_block1a_71.port_b_address_width = 5,
		ram_block1a_71.port_b_data_out_clear = "none",
		ram_block1a_71.port_b_data_out_clock = "clock1",
		ram_block1a_71.port_b_data_width = 1,
		ram_block1a_71.port_b_first_address = 0,
		ram_block1a_71.port_b_first_bit_number = 71,
		ram_block1a_71.port_b_last_address = 31,
		ram_block1a_71.port_b_logical_ram_depth = 32,
		ram_block1a_71.port_b_logical_ram_width = 256,
		ram_block1a_71.port_b_read_enable_clock = "clock1",
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[72]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_72portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "none",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk1_core_clock_enable = "none",
		ram_block1a_72.clk1_input_clock_enable = "none",
		ram_block1a_72.clk1_output_clock_enable = "ena1",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_72.operation_mode = "dual_port",
		ram_block1a_72.port_a_address_width = 5,
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 0,
		ram_block1a_72.port_a_first_bit_number = 72,
		ram_block1a_72.port_a_last_address = 31,
		ram_block1a_72.port_a_logical_ram_depth = 32,
		ram_block1a_72.port_a_logical_ram_width = 256,
		ram_block1a_72.port_b_address_clear = "none",
		ram_block1a_72.port_b_address_clock = "clock1",
		ram_block1a_72.port_b_address_width = 5,
		ram_block1a_72.port_b_data_out_clear = "none",
		ram_block1a_72.port_b_data_out_clock = "clock1",
		ram_block1a_72.port_b_data_width = 1,
		ram_block1a_72.port_b_first_address = 0,
		ram_block1a_72.port_b_first_bit_number = 72,
		ram_block1a_72.port_b_last_address = 31,
		ram_block1a_72.port_b_logical_ram_depth = 32,
		ram_block1a_72.port_b_logical_ram_width = 256,
		ram_block1a_72.port_b_read_enable_clock = "clock1",
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[73]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_73portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "none",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk1_core_clock_enable = "none",
		ram_block1a_73.clk1_input_clock_enable = "none",
		ram_block1a_73.clk1_output_clock_enable = "ena1",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_73.operation_mode = "dual_port",
		ram_block1a_73.port_a_address_width = 5,
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 0,
		ram_block1a_73.port_a_first_bit_number = 73,
		ram_block1a_73.port_a_last_address = 31,
		ram_block1a_73.port_a_logical_ram_depth = 32,
		ram_block1a_73.port_a_logical_ram_width = 256,
		ram_block1a_73.port_b_address_clear = "none",
		ram_block1a_73.port_b_address_clock = "clock1",
		ram_block1a_73.port_b_address_width = 5,
		ram_block1a_73.port_b_data_out_clear = "none",
		ram_block1a_73.port_b_data_out_clock = "clock1",
		ram_block1a_73.port_b_data_width = 1,
		ram_block1a_73.port_b_first_address = 0,
		ram_block1a_73.port_b_first_bit_number = 73,
		ram_block1a_73.port_b_last_address = 31,
		ram_block1a_73.port_b_logical_ram_depth = 32,
		ram_block1a_73.port_b_logical_ram_width = 256,
		ram_block1a_73.port_b_read_enable_clock = "clock1",
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[74]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_74portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "none",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk1_core_clock_enable = "none",
		ram_block1a_74.clk1_input_clock_enable = "none",
		ram_block1a_74.clk1_output_clock_enable = "ena1",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_74.operation_mode = "dual_port",
		ram_block1a_74.port_a_address_width = 5,
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 0,
		ram_block1a_74.port_a_first_bit_number = 74,
		ram_block1a_74.port_a_last_address = 31,
		ram_block1a_74.port_a_logical_ram_depth = 32,
		ram_block1a_74.port_a_logical_ram_width = 256,
		ram_block1a_74.port_b_address_clear = "none",
		ram_block1a_74.port_b_address_clock = "clock1",
		ram_block1a_74.port_b_address_width = 5,
		ram_block1a_74.port_b_data_out_clear = "none",
		ram_block1a_74.port_b_data_out_clock = "clock1",
		ram_block1a_74.port_b_data_width = 1,
		ram_block1a_74.port_b_first_address = 0,
		ram_block1a_74.port_b_first_bit_number = 74,
		ram_block1a_74.port_b_last_address = 31,
		ram_block1a_74.port_b_logical_ram_depth = 32,
		ram_block1a_74.port_b_logical_ram_width = 256,
		ram_block1a_74.port_b_read_enable_clock = "clock1",
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[75]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_75portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "none",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk1_core_clock_enable = "none",
		ram_block1a_75.clk1_input_clock_enable = "none",
		ram_block1a_75.clk1_output_clock_enable = "ena1",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_75.operation_mode = "dual_port",
		ram_block1a_75.port_a_address_width = 5,
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 0,
		ram_block1a_75.port_a_first_bit_number = 75,
		ram_block1a_75.port_a_last_address = 31,
		ram_block1a_75.port_a_logical_ram_depth = 32,
		ram_block1a_75.port_a_logical_ram_width = 256,
		ram_block1a_75.port_b_address_clear = "none",
		ram_block1a_75.port_b_address_clock = "clock1",
		ram_block1a_75.port_b_address_width = 5,
		ram_block1a_75.port_b_data_out_clear = "none",
		ram_block1a_75.port_b_data_out_clock = "clock1",
		ram_block1a_75.port_b_data_width = 1,
		ram_block1a_75.port_b_first_address = 0,
		ram_block1a_75.port_b_first_bit_number = 75,
		ram_block1a_75.port_b_last_address = 31,
		ram_block1a_75.port_b_logical_ram_depth = 32,
		ram_block1a_75.port_b_logical_ram_width = 256,
		ram_block1a_75.port_b_read_enable_clock = "clock1",
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[76]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_76portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "none",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk1_core_clock_enable = "none",
		ram_block1a_76.clk1_input_clock_enable = "none",
		ram_block1a_76.clk1_output_clock_enable = "ena1",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_76.operation_mode = "dual_port",
		ram_block1a_76.port_a_address_width = 5,
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 0,
		ram_block1a_76.port_a_first_bit_number = 76,
		ram_block1a_76.port_a_last_address = 31,
		ram_block1a_76.port_a_logical_ram_depth = 32,
		ram_block1a_76.port_a_logical_ram_width = 256,
		ram_block1a_76.port_b_address_clear = "none",
		ram_block1a_76.port_b_address_clock = "clock1",
		ram_block1a_76.port_b_address_width = 5,
		ram_block1a_76.port_b_data_out_clear = "none",
		ram_block1a_76.port_b_data_out_clock = "clock1",
		ram_block1a_76.port_b_data_width = 1,
		ram_block1a_76.port_b_first_address = 0,
		ram_block1a_76.port_b_first_bit_number = 76,
		ram_block1a_76.port_b_last_address = 31,
		ram_block1a_76.port_b_logical_ram_depth = 32,
		ram_block1a_76.port_b_logical_ram_width = 256,
		ram_block1a_76.port_b_read_enable_clock = "clock1",
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[77]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_77portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "none",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk1_core_clock_enable = "none",
		ram_block1a_77.clk1_input_clock_enable = "none",
		ram_block1a_77.clk1_output_clock_enable = "ena1",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_77.operation_mode = "dual_port",
		ram_block1a_77.port_a_address_width = 5,
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 0,
		ram_block1a_77.port_a_first_bit_number = 77,
		ram_block1a_77.port_a_last_address = 31,
		ram_block1a_77.port_a_logical_ram_depth = 32,
		ram_block1a_77.port_a_logical_ram_width = 256,
		ram_block1a_77.port_b_address_clear = "none",
		ram_block1a_77.port_b_address_clock = "clock1",
		ram_block1a_77.port_b_address_width = 5,
		ram_block1a_77.port_b_data_out_clear = "none",
		ram_block1a_77.port_b_data_out_clock = "clock1",
		ram_block1a_77.port_b_data_width = 1,
		ram_block1a_77.port_b_first_address = 0,
		ram_block1a_77.port_b_first_bit_number = 77,
		ram_block1a_77.port_b_last_address = 31,
		ram_block1a_77.port_b_logical_ram_depth = 32,
		ram_block1a_77.port_b_logical_ram_width = 256,
		ram_block1a_77.port_b_read_enable_clock = "clock1",
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[78]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_78portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "none",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk1_core_clock_enable = "none",
		ram_block1a_78.clk1_input_clock_enable = "none",
		ram_block1a_78.clk1_output_clock_enable = "ena1",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_78.operation_mode = "dual_port",
		ram_block1a_78.port_a_address_width = 5,
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 0,
		ram_block1a_78.port_a_first_bit_number = 78,
		ram_block1a_78.port_a_last_address = 31,
		ram_block1a_78.port_a_logical_ram_depth = 32,
		ram_block1a_78.port_a_logical_ram_width = 256,
		ram_block1a_78.port_b_address_clear = "none",
		ram_block1a_78.port_b_address_clock = "clock1",
		ram_block1a_78.port_b_address_width = 5,
		ram_block1a_78.port_b_data_out_clear = "none",
		ram_block1a_78.port_b_data_out_clock = "clock1",
		ram_block1a_78.port_b_data_width = 1,
		ram_block1a_78.port_b_first_address = 0,
		ram_block1a_78.port_b_first_bit_number = 78,
		ram_block1a_78.port_b_last_address = 31,
		ram_block1a_78.port_b_logical_ram_depth = 32,
		ram_block1a_78.port_b_logical_ram_width = 256,
		ram_block1a_78.port_b_read_enable_clock = "clock1",
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[79]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_79portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "none",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk1_core_clock_enable = "none",
		ram_block1a_79.clk1_input_clock_enable = "none",
		ram_block1a_79.clk1_output_clock_enable = "ena1",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_79.operation_mode = "dual_port",
		ram_block1a_79.port_a_address_width = 5,
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 0,
		ram_block1a_79.port_a_first_bit_number = 79,
		ram_block1a_79.port_a_last_address = 31,
		ram_block1a_79.port_a_logical_ram_depth = 32,
		ram_block1a_79.port_a_logical_ram_width = 256,
		ram_block1a_79.port_b_address_clear = "none",
		ram_block1a_79.port_b_address_clock = "clock1",
		ram_block1a_79.port_b_address_width = 5,
		ram_block1a_79.port_b_data_out_clear = "none",
		ram_block1a_79.port_b_data_out_clock = "clock1",
		ram_block1a_79.port_b_data_width = 1,
		ram_block1a_79.port_b_first_address = 0,
		ram_block1a_79.port_b_first_bit_number = 79,
		ram_block1a_79.port_b_last_address = 31,
		ram_block1a_79.port_b_logical_ram_depth = 32,
		ram_block1a_79.port_b_logical_ram_width = 256,
		ram_block1a_79.port_b_read_enable_clock = "clock1",
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[80]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_80portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "none",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk1_core_clock_enable = "none",
		ram_block1a_80.clk1_input_clock_enable = "none",
		ram_block1a_80.clk1_output_clock_enable = "ena1",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_80.operation_mode = "dual_port",
		ram_block1a_80.port_a_address_width = 5,
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 0,
		ram_block1a_80.port_a_first_bit_number = 80,
		ram_block1a_80.port_a_last_address = 31,
		ram_block1a_80.port_a_logical_ram_depth = 32,
		ram_block1a_80.port_a_logical_ram_width = 256,
		ram_block1a_80.port_b_address_clear = "none",
		ram_block1a_80.port_b_address_clock = "clock1",
		ram_block1a_80.port_b_address_width = 5,
		ram_block1a_80.port_b_data_out_clear = "none",
		ram_block1a_80.port_b_data_out_clock = "clock1",
		ram_block1a_80.port_b_data_width = 1,
		ram_block1a_80.port_b_first_address = 0,
		ram_block1a_80.port_b_first_bit_number = 80,
		ram_block1a_80.port_b_last_address = 31,
		ram_block1a_80.port_b_logical_ram_depth = 32,
		ram_block1a_80.port_b_logical_ram_width = 256,
		ram_block1a_80.port_b_read_enable_clock = "clock1",
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[81]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_81portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "none",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk1_core_clock_enable = "none",
		ram_block1a_81.clk1_input_clock_enable = "none",
		ram_block1a_81.clk1_output_clock_enable = "ena1",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_81.operation_mode = "dual_port",
		ram_block1a_81.port_a_address_width = 5,
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 0,
		ram_block1a_81.port_a_first_bit_number = 81,
		ram_block1a_81.port_a_last_address = 31,
		ram_block1a_81.port_a_logical_ram_depth = 32,
		ram_block1a_81.port_a_logical_ram_width = 256,
		ram_block1a_81.port_b_address_clear = "none",
		ram_block1a_81.port_b_address_clock = "clock1",
		ram_block1a_81.port_b_address_width = 5,
		ram_block1a_81.port_b_data_out_clear = "none",
		ram_block1a_81.port_b_data_out_clock = "clock1",
		ram_block1a_81.port_b_data_width = 1,
		ram_block1a_81.port_b_first_address = 0,
		ram_block1a_81.port_b_first_bit_number = 81,
		ram_block1a_81.port_b_last_address = 31,
		ram_block1a_81.port_b_logical_ram_depth = 32,
		ram_block1a_81.port_b_logical_ram_width = 256,
		ram_block1a_81.port_b_read_enable_clock = "clock1",
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[82]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_82portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "none",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk1_core_clock_enable = "none",
		ram_block1a_82.clk1_input_clock_enable = "none",
		ram_block1a_82.clk1_output_clock_enable = "ena1",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_82.operation_mode = "dual_port",
		ram_block1a_82.port_a_address_width = 5,
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 0,
		ram_block1a_82.port_a_first_bit_number = 82,
		ram_block1a_82.port_a_last_address = 31,
		ram_block1a_82.port_a_logical_ram_depth = 32,
		ram_block1a_82.port_a_logical_ram_width = 256,
		ram_block1a_82.port_b_address_clear = "none",
		ram_block1a_82.port_b_address_clock = "clock1",
		ram_block1a_82.port_b_address_width = 5,
		ram_block1a_82.port_b_data_out_clear = "none",
		ram_block1a_82.port_b_data_out_clock = "clock1",
		ram_block1a_82.port_b_data_width = 1,
		ram_block1a_82.port_b_first_address = 0,
		ram_block1a_82.port_b_first_bit_number = 82,
		ram_block1a_82.port_b_last_address = 31,
		ram_block1a_82.port_b_logical_ram_depth = 32,
		ram_block1a_82.port_b_logical_ram_width = 256,
		ram_block1a_82.port_b_read_enable_clock = "clock1",
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[83]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_83portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "none",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk1_core_clock_enable = "none",
		ram_block1a_83.clk1_input_clock_enable = "none",
		ram_block1a_83.clk1_output_clock_enable = "ena1",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_83.operation_mode = "dual_port",
		ram_block1a_83.port_a_address_width = 5,
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 0,
		ram_block1a_83.port_a_first_bit_number = 83,
		ram_block1a_83.port_a_last_address = 31,
		ram_block1a_83.port_a_logical_ram_depth = 32,
		ram_block1a_83.port_a_logical_ram_width = 256,
		ram_block1a_83.port_b_address_clear = "none",
		ram_block1a_83.port_b_address_clock = "clock1",
		ram_block1a_83.port_b_address_width = 5,
		ram_block1a_83.port_b_data_out_clear = "none",
		ram_block1a_83.port_b_data_out_clock = "clock1",
		ram_block1a_83.port_b_data_width = 1,
		ram_block1a_83.port_b_first_address = 0,
		ram_block1a_83.port_b_first_bit_number = 83,
		ram_block1a_83.port_b_last_address = 31,
		ram_block1a_83.port_b_logical_ram_depth = 32,
		ram_block1a_83.port_b_logical_ram_width = 256,
		ram_block1a_83.port_b_read_enable_clock = "clock1",
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[84]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_84portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "none",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk1_core_clock_enable = "none",
		ram_block1a_84.clk1_input_clock_enable = "none",
		ram_block1a_84.clk1_output_clock_enable = "ena1",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_84.operation_mode = "dual_port",
		ram_block1a_84.port_a_address_width = 5,
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 0,
		ram_block1a_84.port_a_first_bit_number = 84,
		ram_block1a_84.port_a_last_address = 31,
		ram_block1a_84.port_a_logical_ram_depth = 32,
		ram_block1a_84.port_a_logical_ram_width = 256,
		ram_block1a_84.port_b_address_clear = "none",
		ram_block1a_84.port_b_address_clock = "clock1",
		ram_block1a_84.port_b_address_width = 5,
		ram_block1a_84.port_b_data_out_clear = "none",
		ram_block1a_84.port_b_data_out_clock = "clock1",
		ram_block1a_84.port_b_data_width = 1,
		ram_block1a_84.port_b_first_address = 0,
		ram_block1a_84.port_b_first_bit_number = 84,
		ram_block1a_84.port_b_last_address = 31,
		ram_block1a_84.port_b_logical_ram_depth = 32,
		ram_block1a_84.port_b_logical_ram_width = 256,
		ram_block1a_84.port_b_read_enable_clock = "clock1",
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[85]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_85portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "none",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk1_core_clock_enable = "none",
		ram_block1a_85.clk1_input_clock_enable = "none",
		ram_block1a_85.clk1_output_clock_enable = "ena1",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_85.operation_mode = "dual_port",
		ram_block1a_85.port_a_address_width = 5,
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 0,
		ram_block1a_85.port_a_first_bit_number = 85,
		ram_block1a_85.port_a_last_address = 31,
		ram_block1a_85.port_a_logical_ram_depth = 32,
		ram_block1a_85.port_a_logical_ram_width = 256,
		ram_block1a_85.port_b_address_clear = "none",
		ram_block1a_85.port_b_address_clock = "clock1",
		ram_block1a_85.port_b_address_width = 5,
		ram_block1a_85.port_b_data_out_clear = "none",
		ram_block1a_85.port_b_data_out_clock = "clock1",
		ram_block1a_85.port_b_data_width = 1,
		ram_block1a_85.port_b_first_address = 0,
		ram_block1a_85.port_b_first_bit_number = 85,
		ram_block1a_85.port_b_last_address = 31,
		ram_block1a_85.port_b_logical_ram_depth = 32,
		ram_block1a_85.port_b_logical_ram_width = 256,
		ram_block1a_85.port_b_read_enable_clock = "clock1",
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[86]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_86portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "none",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk1_core_clock_enable = "none",
		ram_block1a_86.clk1_input_clock_enable = "none",
		ram_block1a_86.clk1_output_clock_enable = "ena1",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_86.operation_mode = "dual_port",
		ram_block1a_86.port_a_address_width = 5,
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 0,
		ram_block1a_86.port_a_first_bit_number = 86,
		ram_block1a_86.port_a_last_address = 31,
		ram_block1a_86.port_a_logical_ram_depth = 32,
		ram_block1a_86.port_a_logical_ram_width = 256,
		ram_block1a_86.port_b_address_clear = "none",
		ram_block1a_86.port_b_address_clock = "clock1",
		ram_block1a_86.port_b_address_width = 5,
		ram_block1a_86.port_b_data_out_clear = "none",
		ram_block1a_86.port_b_data_out_clock = "clock1",
		ram_block1a_86.port_b_data_width = 1,
		ram_block1a_86.port_b_first_address = 0,
		ram_block1a_86.port_b_first_bit_number = 86,
		ram_block1a_86.port_b_last_address = 31,
		ram_block1a_86.port_b_logical_ram_depth = 32,
		ram_block1a_86.port_b_logical_ram_width = 256,
		ram_block1a_86.port_b_read_enable_clock = "clock1",
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[87]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_87portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "none",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk1_core_clock_enable = "none",
		ram_block1a_87.clk1_input_clock_enable = "none",
		ram_block1a_87.clk1_output_clock_enable = "ena1",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_87.operation_mode = "dual_port",
		ram_block1a_87.port_a_address_width = 5,
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 0,
		ram_block1a_87.port_a_first_bit_number = 87,
		ram_block1a_87.port_a_last_address = 31,
		ram_block1a_87.port_a_logical_ram_depth = 32,
		ram_block1a_87.port_a_logical_ram_width = 256,
		ram_block1a_87.port_b_address_clear = "none",
		ram_block1a_87.port_b_address_clock = "clock1",
		ram_block1a_87.port_b_address_width = 5,
		ram_block1a_87.port_b_data_out_clear = "none",
		ram_block1a_87.port_b_data_out_clock = "clock1",
		ram_block1a_87.port_b_data_width = 1,
		ram_block1a_87.port_b_first_address = 0,
		ram_block1a_87.port_b_first_bit_number = 87,
		ram_block1a_87.port_b_last_address = 31,
		ram_block1a_87.port_b_logical_ram_depth = 32,
		ram_block1a_87.port_b_logical_ram_width = 256,
		ram_block1a_87.port_b_read_enable_clock = "clock1",
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[88]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_88portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "none",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk1_core_clock_enable = "none",
		ram_block1a_88.clk1_input_clock_enable = "none",
		ram_block1a_88.clk1_output_clock_enable = "ena1",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_88.operation_mode = "dual_port",
		ram_block1a_88.port_a_address_width = 5,
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 0,
		ram_block1a_88.port_a_first_bit_number = 88,
		ram_block1a_88.port_a_last_address = 31,
		ram_block1a_88.port_a_logical_ram_depth = 32,
		ram_block1a_88.port_a_logical_ram_width = 256,
		ram_block1a_88.port_b_address_clear = "none",
		ram_block1a_88.port_b_address_clock = "clock1",
		ram_block1a_88.port_b_address_width = 5,
		ram_block1a_88.port_b_data_out_clear = "none",
		ram_block1a_88.port_b_data_out_clock = "clock1",
		ram_block1a_88.port_b_data_width = 1,
		ram_block1a_88.port_b_first_address = 0,
		ram_block1a_88.port_b_first_bit_number = 88,
		ram_block1a_88.port_b_last_address = 31,
		ram_block1a_88.port_b_logical_ram_depth = 32,
		ram_block1a_88.port_b_logical_ram_width = 256,
		ram_block1a_88.port_b_read_enable_clock = "clock1",
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[89]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_89portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "none",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk1_core_clock_enable = "none",
		ram_block1a_89.clk1_input_clock_enable = "none",
		ram_block1a_89.clk1_output_clock_enable = "ena1",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_89.operation_mode = "dual_port",
		ram_block1a_89.port_a_address_width = 5,
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 0,
		ram_block1a_89.port_a_first_bit_number = 89,
		ram_block1a_89.port_a_last_address = 31,
		ram_block1a_89.port_a_logical_ram_depth = 32,
		ram_block1a_89.port_a_logical_ram_width = 256,
		ram_block1a_89.port_b_address_clear = "none",
		ram_block1a_89.port_b_address_clock = "clock1",
		ram_block1a_89.port_b_address_width = 5,
		ram_block1a_89.port_b_data_out_clear = "none",
		ram_block1a_89.port_b_data_out_clock = "clock1",
		ram_block1a_89.port_b_data_width = 1,
		ram_block1a_89.port_b_first_address = 0,
		ram_block1a_89.port_b_first_bit_number = 89,
		ram_block1a_89.port_b_last_address = 31,
		ram_block1a_89.port_b_logical_ram_depth = 32,
		ram_block1a_89.port_b_logical_ram_width = 256,
		ram_block1a_89.port_b_read_enable_clock = "clock1",
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[90]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_90portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "none",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk1_core_clock_enable = "none",
		ram_block1a_90.clk1_input_clock_enable = "none",
		ram_block1a_90.clk1_output_clock_enable = "ena1",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_90.operation_mode = "dual_port",
		ram_block1a_90.port_a_address_width = 5,
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 0,
		ram_block1a_90.port_a_first_bit_number = 90,
		ram_block1a_90.port_a_last_address = 31,
		ram_block1a_90.port_a_logical_ram_depth = 32,
		ram_block1a_90.port_a_logical_ram_width = 256,
		ram_block1a_90.port_b_address_clear = "none",
		ram_block1a_90.port_b_address_clock = "clock1",
		ram_block1a_90.port_b_address_width = 5,
		ram_block1a_90.port_b_data_out_clear = "none",
		ram_block1a_90.port_b_data_out_clock = "clock1",
		ram_block1a_90.port_b_data_width = 1,
		ram_block1a_90.port_b_first_address = 0,
		ram_block1a_90.port_b_first_bit_number = 90,
		ram_block1a_90.port_b_last_address = 31,
		ram_block1a_90.port_b_logical_ram_depth = 32,
		ram_block1a_90.port_b_logical_ram_width = 256,
		ram_block1a_90.port_b_read_enable_clock = "clock1",
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[91]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_91portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "none",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk1_core_clock_enable = "none",
		ram_block1a_91.clk1_input_clock_enable = "none",
		ram_block1a_91.clk1_output_clock_enable = "ena1",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_91.operation_mode = "dual_port",
		ram_block1a_91.port_a_address_width = 5,
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 0,
		ram_block1a_91.port_a_first_bit_number = 91,
		ram_block1a_91.port_a_last_address = 31,
		ram_block1a_91.port_a_logical_ram_depth = 32,
		ram_block1a_91.port_a_logical_ram_width = 256,
		ram_block1a_91.port_b_address_clear = "none",
		ram_block1a_91.port_b_address_clock = "clock1",
		ram_block1a_91.port_b_address_width = 5,
		ram_block1a_91.port_b_data_out_clear = "none",
		ram_block1a_91.port_b_data_out_clock = "clock1",
		ram_block1a_91.port_b_data_width = 1,
		ram_block1a_91.port_b_first_address = 0,
		ram_block1a_91.port_b_first_bit_number = 91,
		ram_block1a_91.port_b_last_address = 31,
		ram_block1a_91.port_b_logical_ram_depth = 32,
		ram_block1a_91.port_b_logical_ram_width = 256,
		ram_block1a_91.port_b_read_enable_clock = "clock1",
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[92]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_92portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "none",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk1_core_clock_enable = "none",
		ram_block1a_92.clk1_input_clock_enable = "none",
		ram_block1a_92.clk1_output_clock_enable = "ena1",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_92.operation_mode = "dual_port",
		ram_block1a_92.port_a_address_width = 5,
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 0,
		ram_block1a_92.port_a_first_bit_number = 92,
		ram_block1a_92.port_a_last_address = 31,
		ram_block1a_92.port_a_logical_ram_depth = 32,
		ram_block1a_92.port_a_logical_ram_width = 256,
		ram_block1a_92.port_b_address_clear = "none",
		ram_block1a_92.port_b_address_clock = "clock1",
		ram_block1a_92.port_b_address_width = 5,
		ram_block1a_92.port_b_data_out_clear = "none",
		ram_block1a_92.port_b_data_out_clock = "clock1",
		ram_block1a_92.port_b_data_width = 1,
		ram_block1a_92.port_b_first_address = 0,
		ram_block1a_92.port_b_first_bit_number = 92,
		ram_block1a_92.port_b_last_address = 31,
		ram_block1a_92.port_b_logical_ram_depth = 32,
		ram_block1a_92.port_b_logical_ram_width = 256,
		ram_block1a_92.port_b_read_enable_clock = "clock1",
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[93]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_93portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "none",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk1_core_clock_enable = "none",
		ram_block1a_93.clk1_input_clock_enable = "none",
		ram_block1a_93.clk1_output_clock_enable = "ena1",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_93.operation_mode = "dual_port",
		ram_block1a_93.port_a_address_width = 5,
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 0,
		ram_block1a_93.port_a_first_bit_number = 93,
		ram_block1a_93.port_a_last_address = 31,
		ram_block1a_93.port_a_logical_ram_depth = 32,
		ram_block1a_93.port_a_logical_ram_width = 256,
		ram_block1a_93.port_b_address_clear = "none",
		ram_block1a_93.port_b_address_clock = "clock1",
		ram_block1a_93.port_b_address_width = 5,
		ram_block1a_93.port_b_data_out_clear = "none",
		ram_block1a_93.port_b_data_out_clock = "clock1",
		ram_block1a_93.port_b_data_width = 1,
		ram_block1a_93.port_b_first_address = 0,
		ram_block1a_93.port_b_first_bit_number = 93,
		ram_block1a_93.port_b_last_address = 31,
		ram_block1a_93.port_b_logical_ram_depth = 32,
		ram_block1a_93.port_b_logical_ram_width = 256,
		ram_block1a_93.port_b_read_enable_clock = "clock1",
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[94]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_94portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "none",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk1_core_clock_enable = "none",
		ram_block1a_94.clk1_input_clock_enable = "none",
		ram_block1a_94.clk1_output_clock_enable = "ena1",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_94.operation_mode = "dual_port",
		ram_block1a_94.port_a_address_width = 5,
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 0,
		ram_block1a_94.port_a_first_bit_number = 94,
		ram_block1a_94.port_a_last_address = 31,
		ram_block1a_94.port_a_logical_ram_depth = 32,
		ram_block1a_94.port_a_logical_ram_width = 256,
		ram_block1a_94.port_b_address_clear = "none",
		ram_block1a_94.port_b_address_clock = "clock1",
		ram_block1a_94.port_b_address_width = 5,
		ram_block1a_94.port_b_data_out_clear = "none",
		ram_block1a_94.port_b_data_out_clock = "clock1",
		ram_block1a_94.port_b_data_width = 1,
		ram_block1a_94.port_b_first_address = 0,
		ram_block1a_94.port_b_first_bit_number = 94,
		ram_block1a_94.port_b_last_address = 31,
		ram_block1a_94.port_b_logical_ram_depth = 32,
		ram_block1a_94.port_b_logical_ram_width = 256,
		ram_block1a_94.port_b_read_enable_clock = "clock1",
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[95]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_95portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "none",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk1_core_clock_enable = "none",
		ram_block1a_95.clk1_input_clock_enable = "none",
		ram_block1a_95.clk1_output_clock_enable = "ena1",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_95.operation_mode = "dual_port",
		ram_block1a_95.port_a_address_width = 5,
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 0,
		ram_block1a_95.port_a_first_bit_number = 95,
		ram_block1a_95.port_a_last_address = 31,
		ram_block1a_95.port_a_logical_ram_depth = 32,
		ram_block1a_95.port_a_logical_ram_width = 256,
		ram_block1a_95.port_b_address_clear = "none",
		ram_block1a_95.port_b_address_clock = "clock1",
		ram_block1a_95.port_b_address_width = 5,
		ram_block1a_95.port_b_data_out_clear = "none",
		ram_block1a_95.port_b_data_out_clock = "clock1",
		ram_block1a_95.port_b_data_width = 1,
		ram_block1a_95.port_b_first_address = 0,
		ram_block1a_95.port_b_first_bit_number = 95,
		ram_block1a_95.port_b_last_address = 31,
		ram_block1a_95.port_b_logical_ram_depth = 32,
		ram_block1a_95.port_b_logical_ram_width = 256,
		ram_block1a_95.port_b_read_enable_clock = "clock1",
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[96]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_96portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "none",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk1_core_clock_enable = "none",
		ram_block1a_96.clk1_input_clock_enable = "none",
		ram_block1a_96.clk1_output_clock_enable = "ena1",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_96.operation_mode = "dual_port",
		ram_block1a_96.port_a_address_width = 5,
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 0,
		ram_block1a_96.port_a_first_bit_number = 96,
		ram_block1a_96.port_a_last_address = 31,
		ram_block1a_96.port_a_logical_ram_depth = 32,
		ram_block1a_96.port_a_logical_ram_width = 256,
		ram_block1a_96.port_b_address_clear = "none",
		ram_block1a_96.port_b_address_clock = "clock1",
		ram_block1a_96.port_b_address_width = 5,
		ram_block1a_96.port_b_data_out_clear = "none",
		ram_block1a_96.port_b_data_out_clock = "clock1",
		ram_block1a_96.port_b_data_width = 1,
		ram_block1a_96.port_b_first_address = 0,
		ram_block1a_96.port_b_first_bit_number = 96,
		ram_block1a_96.port_b_last_address = 31,
		ram_block1a_96.port_b_logical_ram_depth = 32,
		ram_block1a_96.port_b_logical_ram_width = 256,
		ram_block1a_96.port_b_read_enable_clock = "clock1",
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[97]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_97portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "none",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk1_core_clock_enable = "none",
		ram_block1a_97.clk1_input_clock_enable = "none",
		ram_block1a_97.clk1_output_clock_enable = "ena1",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_97.operation_mode = "dual_port",
		ram_block1a_97.port_a_address_width = 5,
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 0,
		ram_block1a_97.port_a_first_bit_number = 97,
		ram_block1a_97.port_a_last_address = 31,
		ram_block1a_97.port_a_logical_ram_depth = 32,
		ram_block1a_97.port_a_logical_ram_width = 256,
		ram_block1a_97.port_b_address_clear = "none",
		ram_block1a_97.port_b_address_clock = "clock1",
		ram_block1a_97.port_b_address_width = 5,
		ram_block1a_97.port_b_data_out_clear = "none",
		ram_block1a_97.port_b_data_out_clock = "clock1",
		ram_block1a_97.port_b_data_width = 1,
		ram_block1a_97.port_b_first_address = 0,
		ram_block1a_97.port_b_first_bit_number = 97,
		ram_block1a_97.port_b_last_address = 31,
		ram_block1a_97.port_b_logical_ram_depth = 32,
		ram_block1a_97.port_b_logical_ram_width = 256,
		ram_block1a_97.port_b_read_enable_clock = "clock1",
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[98]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_98portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "none",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk1_core_clock_enable = "none",
		ram_block1a_98.clk1_input_clock_enable = "none",
		ram_block1a_98.clk1_output_clock_enable = "ena1",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_98.operation_mode = "dual_port",
		ram_block1a_98.port_a_address_width = 5,
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 0,
		ram_block1a_98.port_a_first_bit_number = 98,
		ram_block1a_98.port_a_last_address = 31,
		ram_block1a_98.port_a_logical_ram_depth = 32,
		ram_block1a_98.port_a_logical_ram_width = 256,
		ram_block1a_98.port_b_address_clear = "none",
		ram_block1a_98.port_b_address_clock = "clock1",
		ram_block1a_98.port_b_address_width = 5,
		ram_block1a_98.port_b_data_out_clear = "none",
		ram_block1a_98.port_b_data_out_clock = "clock1",
		ram_block1a_98.port_b_data_width = 1,
		ram_block1a_98.port_b_first_address = 0,
		ram_block1a_98.port_b_first_bit_number = 98,
		ram_block1a_98.port_b_last_address = 31,
		ram_block1a_98.port_b_logical_ram_depth = 32,
		ram_block1a_98.port_b_logical_ram_width = 256,
		ram_block1a_98.port_b_read_enable_clock = "clock1",
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[99]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_99portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "none",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk1_core_clock_enable = "none",
		ram_block1a_99.clk1_input_clock_enable = "none",
		ram_block1a_99.clk1_output_clock_enable = "ena1",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_99.operation_mode = "dual_port",
		ram_block1a_99.port_a_address_width = 5,
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 0,
		ram_block1a_99.port_a_first_bit_number = 99,
		ram_block1a_99.port_a_last_address = 31,
		ram_block1a_99.port_a_logical_ram_depth = 32,
		ram_block1a_99.port_a_logical_ram_width = 256,
		ram_block1a_99.port_b_address_clear = "none",
		ram_block1a_99.port_b_address_clock = "clock1",
		ram_block1a_99.port_b_address_width = 5,
		ram_block1a_99.port_b_data_out_clear = "none",
		ram_block1a_99.port_b_data_out_clock = "clock1",
		ram_block1a_99.port_b_data_width = 1,
		ram_block1a_99.port_b_first_address = 0,
		ram_block1a_99.port_b_first_bit_number = 99,
		ram_block1a_99.port_b_last_address = 31,
		ram_block1a_99.port_b_logical_ram_depth = 32,
		ram_block1a_99.port_b_logical_ram_width = 256,
		ram_block1a_99.port_b_read_enable_clock = "clock1",
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[100]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_100portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "none",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk1_core_clock_enable = "none",
		ram_block1a_100.clk1_input_clock_enable = "none",
		ram_block1a_100.clk1_output_clock_enable = "ena1",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_100.operation_mode = "dual_port",
		ram_block1a_100.port_a_address_width = 5,
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 0,
		ram_block1a_100.port_a_first_bit_number = 100,
		ram_block1a_100.port_a_last_address = 31,
		ram_block1a_100.port_a_logical_ram_depth = 32,
		ram_block1a_100.port_a_logical_ram_width = 256,
		ram_block1a_100.port_b_address_clear = "none",
		ram_block1a_100.port_b_address_clock = "clock1",
		ram_block1a_100.port_b_address_width = 5,
		ram_block1a_100.port_b_data_out_clear = "none",
		ram_block1a_100.port_b_data_out_clock = "clock1",
		ram_block1a_100.port_b_data_width = 1,
		ram_block1a_100.port_b_first_address = 0,
		ram_block1a_100.port_b_first_bit_number = 100,
		ram_block1a_100.port_b_last_address = 31,
		ram_block1a_100.port_b_logical_ram_depth = 32,
		ram_block1a_100.port_b_logical_ram_width = 256,
		ram_block1a_100.port_b_read_enable_clock = "clock1",
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[101]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_101portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "none",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk1_core_clock_enable = "none",
		ram_block1a_101.clk1_input_clock_enable = "none",
		ram_block1a_101.clk1_output_clock_enable = "ena1",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_101.operation_mode = "dual_port",
		ram_block1a_101.port_a_address_width = 5,
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 0,
		ram_block1a_101.port_a_first_bit_number = 101,
		ram_block1a_101.port_a_last_address = 31,
		ram_block1a_101.port_a_logical_ram_depth = 32,
		ram_block1a_101.port_a_logical_ram_width = 256,
		ram_block1a_101.port_b_address_clear = "none",
		ram_block1a_101.port_b_address_clock = "clock1",
		ram_block1a_101.port_b_address_width = 5,
		ram_block1a_101.port_b_data_out_clear = "none",
		ram_block1a_101.port_b_data_out_clock = "clock1",
		ram_block1a_101.port_b_data_width = 1,
		ram_block1a_101.port_b_first_address = 0,
		ram_block1a_101.port_b_first_bit_number = 101,
		ram_block1a_101.port_b_last_address = 31,
		ram_block1a_101.port_b_logical_ram_depth = 32,
		ram_block1a_101.port_b_logical_ram_width = 256,
		ram_block1a_101.port_b_read_enable_clock = "clock1",
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[102]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_102portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "none",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk1_core_clock_enable = "none",
		ram_block1a_102.clk1_input_clock_enable = "none",
		ram_block1a_102.clk1_output_clock_enable = "ena1",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_102.operation_mode = "dual_port",
		ram_block1a_102.port_a_address_width = 5,
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 0,
		ram_block1a_102.port_a_first_bit_number = 102,
		ram_block1a_102.port_a_last_address = 31,
		ram_block1a_102.port_a_logical_ram_depth = 32,
		ram_block1a_102.port_a_logical_ram_width = 256,
		ram_block1a_102.port_b_address_clear = "none",
		ram_block1a_102.port_b_address_clock = "clock1",
		ram_block1a_102.port_b_address_width = 5,
		ram_block1a_102.port_b_data_out_clear = "none",
		ram_block1a_102.port_b_data_out_clock = "clock1",
		ram_block1a_102.port_b_data_width = 1,
		ram_block1a_102.port_b_first_address = 0,
		ram_block1a_102.port_b_first_bit_number = 102,
		ram_block1a_102.port_b_last_address = 31,
		ram_block1a_102.port_b_logical_ram_depth = 32,
		ram_block1a_102.port_b_logical_ram_width = 256,
		ram_block1a_102.port_b_read_enable_clock = "clock1",
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[103]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_103portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "none",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk1_core_clock_enable = "none",
		ram_block1a_103.clk1_input_clock_enable = "none",
		ram_block1a_103.clk1_output_clock_enable = "ena1",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_103.operation_mode = "dual_port",
		ram_block1a_103.port_a_address_width = 5,
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 0,
		ram_block1a_103.port_a_first_bit_number = 103,
		ram_block1a_103.port_a_last_address = 31,
		ram_block1a_103.port_a_logical_ram_depth = 32,
		ram_block1a_103.port_a_logical_ram_width = 256,
		ram_block1a_103.port_b_address_clear = "none",
		ram_block1a_103.port_b_address_clock = "clock1",
		ram_block1a_103.port_b_address_width = 5,
		ram_block1a_103.port_b_data_out_clear = "none",
		ram_block1a_103.port_b_data_out_clock = "clock1",
		ram_block1a_103.port_b_data_width = 1,
		ram_block1a_103.port_b_first_address = 0,
		ram_block1a_103.port_b_first_bit_number = 103,
		ram_block1a_103.port_b_last_address = 31,
		ram_block1a_103.port_b_logical_ram_depth = 32,
		ram_block1a_103.port_b_logical_ram_width = 256,
		ram_block1a_103.port_b_read_enable_clock = "clock1",
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[104]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_104portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "none",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk1_core_clock_enable = "none",
		ram_block1a_104.clk1_input_clock_enable = "none",
		ram_block1a_104.clk1_output_clock_enable = "ena1",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_104.operation_mode = "dual_port",
		ram_block1a_104.port_a_address_width = 5,
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 0,
		ram_block1a_104.port_a_first_bit_number = 104,
		ram_block1a_104.port_a_last_address = 31,
		ram_block1a_104.port_a_logical_ram_depth = 32,
		ram_block1a_104.port_a_logical_ram_width = 256,
		ram_block1a_104.port_b_address_clear = "none",
		ram_block1a_104.port_b_address_clock = "clock1",
		ram_block1a_104.port_b_address_width = 5,
		ram_block1a_104.port_b_data_out_clear = "none",
		ram_block1a_104.port_b_data_out_clock = "clock1",
		ram_block1a_104.port_b_data_width = 1,
		ram_block1a_104.port_b_first_address = 0,
		ram_block1a_104.port_b_first_bit_number = 104,
		ram_block1a_104.port_b_last_address = 31,
		ram_block1a_104.port_b_logical_ram_depth = 32,
		ram_block1a_104.port_b_logical_ram_width = 256,
		ram_block1a_104.port_b_read_enable_clock = "clock1",
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[105]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_105portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "none",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk1_core_clock_enable = "none",
		ram_block1a_105.clk1_input_clock_enable = "none",
		ram_block1a_105.clk1_output_clock_enable = "ena1",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_105.operation_mode = "dual_port",
		ram_block1a_105.port_a_address_width = 5,
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 0,
		ram_block1a_105.port_a_first_bit_number = 105,
		ram_block1a_105.port_a_last_address = 31,
		ram_block1a_105.port_a_logical_ram_depth = 32,
		ram_block1a_105.port_a_logical_ram_width = 256,
		ram_block1a_105.port_b_address_clear = "none",
		ram_block1a_105.port_b_address_clock = "clock1",
		ram_block1a_105.port_b_address_width = 5,
		ram_block1a_105.port_b_data_out_clear = "none",
		ram_block1a_105.port_b_data_out_clock = "clock1",
		ram_block1a_105.port_b_data_width = 1,
		ram_block1a_105.port_b_first_address = 0,
		ram_block1a_105.port_b_first_bit_number = 105,
		ram_block1a_105.port_b_last_address = 31,
		ram_block1a_105.port_b_logical_ram_depth = 32,
		ram_block1a_105.port_b_logical_ram_width = 256,
		ram_block1a_105.port_b_read_enable_clock = "clock1",
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[106]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_106portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "none",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk1_core_clock_enable = "none",
		ram_block1a_106.clk1_input_clock_enable = "none",
		ram_block1a_106.clk1_output_clock_enable = "ena1",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_106.operation_mode = "dual_port",
		ram_block1a_106.port_a_address_width = 5,
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 0,
		ram_block1a_106.port_a_first_bit_number = 106,
		ram_block1a_106.port_a_last_address = 31,
		ram_block1a_106.port_a_logical_ram_depth = 32,
		ram_block1a_106.port_a_logical_ram_width = 256,
		ram_block1a_106.port_b_address_clear = "none",
		ram_block1a_106.port_b_address_clock = "clock1",
		ram_block1a_106.port_b_address_width = 5,
		ram_block1a_106.port_b_data_out_clear = "none",
		ram_block1a_106.port_b_data_out_clock = "clock1",
		ram_block1a_106.port_b_data_width = 1,
		ram_block1a_106.port_b_first_address = 0,
		ram_block1a_106.port_b_first_bit_number = 106,
		ram_block1a_106.port_b_last_address = 31,
		ram_block1a_106.port_b_logical_ram_depth = 32,
		ram_block1a_106.port_b_logical_ram_width = 256,
		ram_block1a_106.port_b_read_enable_clock = "clock1",
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[107]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_107portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "none",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk1_core_clock_enable = "none",
		ram_block1a_107.clk1_input_clock_enable = "none",
		ram_block1a_107.clk1_output_clock_enable = "ena1",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_107.operation_mode = "dual_port",
		ram_block1a_107.port_a_address_width = 5,
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 0,
		ram_block1a_107.port_a_first_bit_number = 107,
		ram_block1a_107.port_a_last_address = 31,
		ram_block1a_107.port_a_logical_ram_depth = 32,
		ram_block1a_107.port_a_logical_ram_width = 256,
		ram_block1a_107.port_b_address_clear = "none",
		ram_block1a_107.port_b_address_clock = "clock1",
		ram_block1a_107.port_b_address_width = 5,
		ram_block1a_107.port_b_data_out_clear = "none",
		ram_block1a_107.port_b_data_out_clock = "clock1",
		ram_block1a_107.port_b_data_width = 1,
		ram_block1a_107.port_b_first_address = 0,
		ram_block1a_107.port_b_first_bit_number = 107,
		ram_block1a_107.port_b_last_address = 31,
		ram_block1a_107.port_b_logical_ram_depth = 32,
		ram_block1a_107.port_b_logical_ram_width = 256,
		ram_block1a_107.port_b_read_enable_clock = "clock1",
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[108]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_108portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "none",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk1_core_clock_enable = "none",
		ram_block1a_108.clk1_input_clock_enable = "none",
		ram_block1a_108.clk1_output_clock_enable = "ena1",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_108.operation_mode = "dual_port",
		ram_block1a_108.port_a_address_width = 5,
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 0,
		ram_block1a_108.port_a_first_bit_number = 108,
		ram_block1a_108.port_a_last_address = 31,
		ram_block1a_108.port_a_logical_ram_depth = 32,
		ram_block1a_108.port_a_logical_ram_width = 256,
		ram_block1a_108.port_b_address_clear = "none",
		ram_block1a_108.port_b_address_clock = "clock1",
		ram_block1a_108.port_b_address_width = 5,
		ram_block1a_108.port_b_data_out_clear = "none",
		ram_block1a_108.port_b_data_out_clock = "clock1",
		ram_block1a_108.port_b_data_width = 1,
		ram_block1a_108.port_b_first_address = 0,
		ram_block1a_108.port_b_first_bit_number = 108,
		ram_block1a_108.port_b_last_address = 31,
		ram_block1a_108.port_b_logical_ram_depth = 32,
		ram_block1a_108.port_b_logical_ram_width = 256,
		ram_block1a_108.port_b_read_enable_clock = "clock1",
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[109]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_109portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "none",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk1_core_clock_enable = "none",
		ram_block1a_109.clk1_input_clock_enable = "none",
		ram_block1a_109.clk1_output_clock_enable = "ena1",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_109.operation_mode = "dual_port",
		ram_block1a_109.port_a_address_width = 5,
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 0,
		ram_block1a_109.port_a_first_bit_number = 109,
		ram_block1a_109.port_a_last_address = 31,
		ram_block1a_109.port_a_logical_ram_depth = 32,
		ram_block1a_109.port_a_logical_ram_width = 256,
		ram_block1a_109.port_b_address_clear = "none",
		ram_block1a_109.port_b_address_clock = "clock1",
		ram_block1a_109.port_b_address_width = 5,
		ram_block1a_109.port_b_data_out_clear = "none",
		ram_block1a_109.port_b_data_out_clock = "clock1",
		ram_block1a_109.port_b_data_width = 1,
		ram_block1a_109.port_b_first_address = 0,
		ram_block1a_109.port_b_first_bit_number = 109,
		ram_block1a_109.port_b_last_address = 31,
		ram_block1a_109.port_b_logical_ram_depth = 32,
		ram_block1a_109.port_b_logical_ram_width = 256,
		ram_block1a_109.port_b_read_enable_clock = "clock1",
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[110]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_110portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "none",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk1_core_clock_enable = "none",
		ram_block1a_110.clk1_input_clock_enable = "none",
		ram_block1a_110.clk1_output_clock_enable = "ena1",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_110.operation_mode = "dual_port",
		ram_block1a_110.port_a_address_width = 5,
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 0,
		ram_block1a_110.port_a_first_bit_number = 110,
		ram_block1a_110.port_a_last_address = 31,
		ram_block1a_110.port_a_logical_ram_depth = 32,
		ram_block1a_110.port_a_logical_ram_width = 256,
		ram_block1a_110.port_b_address_clear = "none",
		ram_block1a_110.port_b_address_clock = "clock1",
		ram_block1a_110.port_b_address_width = 5,
		ram_block1a_110.port_b_data_out_clear = "none",
		ram_block1a_110.port_b_data_out_clock = "clock1",
		ram_block1a_110.port_b_data_width = 1,
		ram_block1a_110.port_b_first_address = 0,
		ram_block1a_110.port_b_first_bit_number = 110,
		ram_block1a_110.port_b_last_address = 31,
		ram_block1a_110.port_b_logical_ram_depth = 32,
		ram_block1a_110.port_b_logical_ram_width = 256,
		ram_block1a_110.port_b_read_enable_clock = "clock1",
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[111]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_111portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "none",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk1_core_clock_enable = "none",
		ram_block1a_111.clk1_input_clock_enable = "none",
		ram_block1a_111.clk1_output_clock_enable = "ena1",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_111.operation_mode = "dual_port",
		ram_block1a_111.port_a_address_width = 5,
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 0,
		ram_block1a_111.port_a_first_bit_number = 111,
		ram_block1a_111.port_a_last_address = 31,
		ram_block1a_111.port_a_logical_ram_depth = 32,
		ram_block1a_111.port_a_logical_ram_width = 256,
		ram_block1a_111.port_b_address_clear = "none",
		ram_block1a_111.port_b_address_clock = "clock1",
		ram_block1a_111.port_b_address_width = 5,
		ram_block1a_111.port_b_data_out_clear = "none",
		ram_block1a_111.port_b_data_out_clock = "clock1",
		ram_block1a_111.port_b_data_width = 1,
		ram_block1a_111.port_b_first_address = 0,
		ram_block1a_111.port_b_first_bit_number = 111,
		ram_block1a_111.port_b_last_address = 31,
		ram_block1a_111.port_b_logical_ram_depth = 32,
		ram_block1a_111.port_b_logical_ram_width = 256,
		ram_block1a_111.port_b_read_enable_clock = "clock1",
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[112]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_112portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "none",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk1_core_clock_enable = "none",
		ram_block1a_112.clk1_input_clock_enable = "none",
		ram_block1a_112.clk1_output_clock_enable = "ena1",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_112.operation_mode = "dual_port",
		ram_block1a_112.port_a_address_width = 5,
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 0,
		ram_block1a_112.port_a_first_bit_number = 112,
		ram_block1a_112.port_a_last_address = 31,
		ram_block1a_112.port_a_logical_ram_depth = 32,
		ram_block1a_112.port_a_logical_ram_width = 256,
		ram_block1a_112.port_b_address_clear = "none",
		ram_block1a_112.port_b_address_clock = "clock1",
		ram_block1a_112.port_b_address_width = 5,
		ram_block1a_112.port_b_data_out_clear = "none",
		ram_block1a_112.port_b_data_out_clock = "clock1",
		ram_block1a_112.port_b_data_width = 1,
		ram_block1a_112.port_b_first_address = 0,
		ram_block1a_112.port_b_first_bit_number = 112,
		ram_block1a_112.port_b_last_address = 31,
		ram_block1a_112.port_b_logical_ram_depth = 32,
		ram_block1a_112.port_b_logical_ram_width = 256,
		ram_block1a_112.port_b_read_enable_clock = "clock1",
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[113]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_113portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "none",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk1_core_clock_enable = "none",
		ram_block1a_113.clk1_input_clock_enable = "none",
		ram_block1a_113.clk1_output_clock_enable = "ena1",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_113.operation_mode = "dual_port",
		ram_block1a_113.port_a_address_width = 5,
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 0,
		ram_block1a_113.port_a_first_bit_number = 113,
		ram_block1a_113.port_a_last_address = 31,
		ram_block1a_113.port_a_logical_ram_depth = 32,
		ram_block1a_113.port_a_logical_ram_width = 256,
		ram_block1a_113.port_b_address_clear = "none",
		ram_block1a_113.port_b_address_clock = "clock1",
		ram_block1a_113.port_b_address_width = 5,
		ram_block1a_113.port_b_data_out_clear = "none",
		ram_block1a_113.port_b_data_out_clock = "clock1",
		ram_block1a_113.port_b_data_width = 1,
		ram_block1a_113.port_b_first_address = 0,
		ram_block1a_113.port_b_first_bit_number = 113,
		ram_block1a_113.port_b_last_address = 31,
		ram_block1a_113.port_b_logical_ram_depth = 32,
		ram_block1a_113.port_b_logical_ram_width = 256,
		ram_block1a_113.port_b_read_enable_clock = "clock1",
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[114]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_114portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "none",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk1_core_clock_enable = "none",
		ram_block1a_114.clk1_input_clock_enable = "none",
		ram_block1a_114.clk1_output_clock_enable = "ena1",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_114.operation_mode = "dual_port",
		ram_block1a_114.port_a_address_width = 5,
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 0,
		ram_block1a_114.port_a_first_bit_number = 114,
		ram_block1a_114.port_a_last_address = 31,
		ram_block1a_114.port_a_logical_ram_depth = 32,
		ram_block1a_114.port_a_logical_ram_width = 256,
		ram_block1a_114.port_b_address_clear = "none",
		ram_block1a_114.port_b_address_clock = "clock1",
		ram_block1a_114.port_b_address_width = 5,
		ram_block1a_114.port_b_data_out_clear = "none",
		ram_block1a_114.port_b_data_out_clock = "clock1",
		ram_block1a_114.port_b_data_width = 1,
		ram_block1a_114.port_b_first_address = 0,
		ram_block1a_114.port_b_first_bit_number = 114,
		ram_block1a_114.port_b_last_address = 31,
		ram_block1a_114.port_b_logical_ram_depth = 32,
		ram_block1a_114.port_b_logical_ram_width = 256,
		ram_block1a_114.port_b_read_enable_clock = "clock1",
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[115]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_115portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "none",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk1_core_clock_enable = "none",
		ram_block1a_115.clk1_input_clock_enable = "none",
		ram_block1a_115.clk1_output_clock_enable = "ena1",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_115.operation_mode = "dual_port",
		ram_block1a_115.port_a_address_width = 5,
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 0,
		ram_block1a_115.port_a_first_bit_number = 115,
		ram_block1a_115.port_a_last_address = 31,
		ram_block1a_115.port_a_logical_ram_depth = 32,
		ram_block1a_115.port_a_logical_ram_width = 256,
		ram_block1a_115.port_b_address_clear = "none",
		ram_block1a_115.port_b_address_clock = "clock1",
		ram_block1a_115.port_b_address_width = 5,
		ram_block1a_115.port_b_data_out_clear = "none",
		ram_block1a_115.port_b_data_out_clock = "clock1",
		ram_block1a_115.port_b_data_width = 1,
		ram_block1a_115.port_b_first_address = 0,
		ram_block1a_115.port_b_first_bit_number = 115,
		ram_block1a_115.port_b_last_address = 31,
		ram_block1a_115.port_b_logical_ram_depth = 32,
		ram_block1a_115.port_b_logical_ram_width = 256,
		ram_block1a_115.port_b_read_enable_clock = "clock1",
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[116]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_116portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "none",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk1_core_clock_enable = "none",
		ram_block1a_116.clk1_input_clock_enable = "none",
		ram_block1a_116.clk1_output_clock_enable = "ena1",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_116.operation_mode = "dual_port",
		ram_block1a_116.port_a_address_width = 5,
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 0,
		ram_block1a_116.port_a_first_bit_number = 116,
		ram_block1a_116.port_a_last_address = 31,
		ram_block1a_116.port_a_logical_ram_depth = 32,
		ram_block1a_116.port_a_logical_ram_width = 256,
		ram_block1a_116.port_b_address_clear = "none",
		ram_block1a_116.port_b_address_clock = "clock1",
		ram_block1a_116.port_b_address_width = 5,
		ram_block1a_116.port_b_data_out_clear = "none",
		ram_block1a_116.port_b_data_out_clock = "clock1",
		ram_block1a_116.port_b_data_width = 1,
		ram_block1a_116.port_b_first_address = 0,
		ram_block1a_116.port_b_first_bit_number = 116,
		ram_block1a_116.port_b_last_address = 31,
		ram_block1a_116.port_b_logical_ram_depth = 32,
		ram_block1a_116.port_b_logical_ram_width = 256,
		ram_block1a_116.port_b_read_enable_clock = "clock1",
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[117]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_117portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "none",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk1_core_clock_enable = "none",
		ram_block1a_117.clk1_input_clock_enable = "none",
		ram_block1a_117.clk1_output_clock_enable = "ena1",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_117.operation_mode = "dual_port",
		ram_block1a_117.port_a_address_width = 5,
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 0,
		ram_block1a_117.port_a_first_bit_number = 117,
		ram_block1a_117.port_a_last_address = 31,
		ram_block1a_117.port_a_logical_ram_depth = 32,
		ram_block1a_117.port_a_logical_ram_width = 256,
		ram_block1a_117.port_b_address_clear = "none",
		ram_block1a_117.port_b_address_clock = "clock1",
		ram_block1a_117.port_b_address_width = 5,
		ram_block1a_117.port_b_data_out_clear = "none",
		ram_block1a_117.port_b_data_out_clock = "clock1",
		ram_block1a_117.port_b_data_width = 1,
		ram_block1a_117.port_b_first_address = 0,
		ram_block1a_117.port_b_first_bit_number = 117,
		ram_block1a_117.port_b_last_address = 31,
		ram_block1a_117.port_b_logical_ram_depth = 32,
		ram_block1a_117.port_b_logical_ram_width = 256,
		ram_block1a_117.port_b_read_enable_clock = "clock1",
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[118]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_118portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "none",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk1_core_clock_enable = "none",
		ram_block1a_118.clk1_input_clock_enable = "none",
		ram_block1a_118.clk1_output_clock_enable = "ena1",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_118.operation_mode = "dual_port",
		ram_block1a_118.port_a_address_width = 5,
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 0,
		ram_block1a_118.port_a_first_bit_number = 118,
		ram_block1a_118.port_a_last_address = 31,
		ram_block1a_118.port_a_logical_ram_depth = 32,
		ram_block1a_118.port_a_logical_ram_width = 256,
		ram_block1a_118.port_b_address_clear = "none",
		ram_block1a_118.port_b_address_clock = "clock1",
		ram_block1a_118.port_b_address_width = 5,
		ram_block1a_118.port_b_data_out_clear = "none",
		ram_block1a_118.port_b_data_out_clock = "clock1",
		ram_block1a_118.port_b_data_width = 1,
		ram_block1a_118.port_b_first_address = 0,
		ram_block1a_118.port_b_first_bit_number = 118,
		ram_block1a_118.port_b_last_address = 31,
		ram_block1a_118.port_b_logical_ram_depth = 32,
		ram_block1a_118.port_b_logical_ram_width = 256,
		ram_block1a_118.port_b_read_enable_clock = "clock1",
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[119]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_119portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "none",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk1_core_clock_enable = "none",
		ram_block1a_119.clk1_input_clock_enable = "none",
		ram_block1a_119.clk1_output_clock_enable = "ena1",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_119.operation_mode = "dual_port",
		ram_block1a_119.port_a_address_width = 5,
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 0,
		ram_block1a_119.port_a_first_bit_number = 119,
		ram_block1a_119.port_a_last_address = 31,
		ram_block1a_119.port_a_logical_ram_depth = 32,
		ram_block1a_119.port_a_logical_ram_width = 256,
		ram_block1a_119.port_b_address_clear = "none",
		ram_block1a_119.port_b_address_clock = "clock1",
		ram_block1a_119.port_b_address_width = 5,
		ram_block1a_119.port_b_data_out_clear = "none",
		ram_block1a_119.port_b_data_out_clock = "clock1",
		ram_block1a_119.port_b_data_width = 1,
		ram_block1a_119.port_b_first_address = 0,
		ram_block1a_119.port_b_first_bit_number = 119,
		ram_block1a_119.port_b_last_address = 31,
		ram_block1a_119.port_b_logical_ram_depth = 32,
		ram_block1a_119.port_b_logical_ram_width = 256,
		ram_block1a_119.port_b_read_enable_clock = "clock1",
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[120]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_120portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "none",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk1_core_clock_enable = "none",
		ram_block1a_120.clk1_input_clock_enable = "none",
		ram_block1a_120.clk1_output_clock_enable = "ena1",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_120.operation_mode = "dual_port",
		ram_block1a_120.port_a_address_width = 5,
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 0,
		ram_block1a_120.port_a_first_bit_number = 120,
		ram_block1a_120.port_a_last_address = 31,
		ram_block1a_120.port_a_logical_ram_depth = 32,
		ram_block1a_120.port_a_logical_ram_width = 256,
		ram_block1a_120.port_b_address_clear = "none",
		ram_block1a_120.port_b_address_clock = "clock1",
		ram_block1a_120.port_b_address_width = 5,
		ram_block1a_120.port_b_data_out_clear = "none",
		ram_block1a_120.port_b_data_out_clock = "clock1",
		ram_block1a_120.port_b_data_width = 1,
		ram_block1a_120.port_b_first_address = 0,
		ram_block1a_120.port_b_first_bit_number = 120,
		ram_block1a_120.port_b_last_address = 31,
		ram_block1a_120.port_b_logical_ram_depth = 32,
		ram_block1a_120.port_b_logical_ram_width = 256,
		ram_block1a_120.port_b_read_enable_clock = "clock1",
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[121]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_121portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "none",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk1_core_clock_enable = "none",
		ram_block1a_121.clk1_input_clock_enable = "none",
		ram_block1a_121.clk1_output_clock_enable = "ena1",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_121.operation_mode = "dual_port",
		ram_block1a_121.port_a_address_width = 5,
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 0,
		ram_block1a_121.port_a_first_bit_number = 121,
		ram_block1a_121.port_a_last_address = 31,
		ram_block1a_121.port_a_logical_ram_depth = 32,
		ram_block1a_121.port_a_logical_ram_width = 256,
		ram_block1a_121.port_b_address_clear = "none",
		ram_block1a_121.port_b_address_clock = "clock1",
		ram_block1a_121.port_b_address_width = 5,
		ram_block1a_121.port_b_data_out_clear = "none",
		ram_block1a_121.port_b_data_out_clock = "clock1",
		ram_block1a_121.port_b_data_width = 1,
		ram_block1a_121.port_b_first_address = 0,
		ram_block1a_121.port_b_first_bit_number = 121,
		ram_block1a_121.port_b_last_address = 31,
		ram_block1a_121.port_b_logical_ram_depth = 32,
		ram_block1a_121.port_b_logical_ram_width = 256,
		ram_block1a_121.port_b_read_enable_clock = "clock1",
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[122]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_122portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "none",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk1_core_clock_enable = "none",
		ram_block1a_122.clk1_input_clock_enable = "none",
		ram_block1a_122.clk1_output_clock_enable = "ena1",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_122.operation_mode = "dual_port",
		ram_block1a_122.port_a_address_width = 5,
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 0,
		ram_block1a_122.port_a_first_bit_number = 122,
		ram_block1a_122.port_a_last_address = 31,
		ram_block1a_122.port_a_logical_ram_depth = 32,
		ram_block1a_122.port_a_logical_ram_width = 256,
		ram_block1a_122.port_b_address_clear = "none",
		ram_block1a_122.port_b_address_clock = "clock1",
		ram_block1a_122.port_b_address_width = 5,
		ram_block1a_122.port_b_data_out_clear = "none",
		ram_block1a_122.port_b_data_out_clock = "clock1",
		ram_block1a_122.port_b_data_width = 1,
		ram_block1a_122.port_b_first_address = 0,
		ram_block1a_122.port_b_first_bit_number = 122,
		ram_block1a_122.port_b_last_address = 31,
		ram_block1a_122.port_b_logical_ram_depth = 32,
		ram_block1a_122.port_b_logical_ram_width = 256,
		ram_block1a_122.port_b_read_enable_clock = "clock1",
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[123]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_123portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "none",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk1_core_clock_enable = "none",
		ram_block1a_123.clk1_input_clock_enable = "none",
		ram_block1a_123.clk1_output_clock_enable = "ena1",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_123.operation_mode = "dual_port",
		ram_block1a_123.port_a_address_width = 5,
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 0,
		ram_block1a_123.port_a_first_bit_number = 123,
		ram_block1a_123.port_a_last_address = 31,
		ram_block1a_123.port_a_logical_ram_depth = 32,
		ram_block1a_123.port_a_logical_ram_width = 256,
		ram_block1a_123.port_b_address_clear = "none",
		ram_block1a_123.port_b_address_clock = "clock1",
		ram_block1a_123.port_b_address_width = 5,
		ram_block1a_123.port_b_data_out_clear = "none",
		ram_block1a_123.port_b_data_out_clock = "clock1",
		ram_block1a_123.port_b_data_width = 1,
		ram_block1a_123.port_b_first_address = 0,
		ram_block1a_123.port_b_first_bit_number = 123,
		ram_block1a_123.port_b_last_address = 31,
		ram_block1a_123.port_b_logical_ram_depth = 32,
		ram_block1a_123.port_b_logical_ram_width = 256,
		ram_block1a_123.port_b_read_enable_clock = "clock1",
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[124]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_124portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "none",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk1_core_clock_enable = "none",
		ram_block1a_124.clk1_input_clock_enable = "none",
		ram_block1a_124.clk1_output_clock_enable = "ena1",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_124.operation_mode = "dual_port",
		ram_block1a_124.port_a_address_width = 5,
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 0,
		ram_block1a_124.port_a_first_bit_number = 124,
		ram_block1a_124.port_a_last_address = 31,
		ram_block1a_124.port_a_logical_ram_depth = 32,
		ram_block1a_124.port_a_logical_ram_width = 256,
		ram_block1a_124.port_b_address_clear = "none",
		ram_block1a_124.port_b_address_clock = "clock1",
		ram_block1a_124.port_b_address_width = 5,
		ram_block1a_124.port_b_data_out_clear = "none",
		ram_block1a_124.port_b_data_out_clock = "clock1",
		ram_block1a_124.port_b_data_width = 1,
		ram_block1a_124.port_b_first_address = 0,
		ram_block1a_124.port_b_first_bit_number = 124,
		ram_block1a_124.port_b_last_address = 31,
		ram_block1a_124.port_b_logical_ram_depth = 32,
		ram_block1a_124.port_b_logical_ram_width = 256,
		ram_block1a_124.port_b_read_enable_clock = "clock1",
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[125]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_125portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "none",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk1_core_clock_enable = "none",
		ram_block1a_125.clk1_input_clock_enable = "none",
		ram_block1a_125.clk1_output_clock_enable = "ena1",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_125.operation_mode = "dual_port",
		ram_block1a_125.port_a_address_width = 5,
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 0,
		ram_block1a_125.port_a_first_bit_number = 125,
		ram_block1a_125.port_a_last_address = 31,
		ram_block1a_125.port_a_logical_ram_depth = 32,
		ram_block1a_125.port_a_logical_ram_width = 256,
		ram_block1a_125.port_b_address_clear = "none",
		ram_block1a_125.port_b_address_clock = "clock1",
		ram_block1a_125.port_b_address_width = 5,
		ram_block1a_125.port_b_data_out_clear = "none",
		ram_block1a_125.port_b_data_out_clock = "clock1",
		ram_block1a_125.port_b_data_width = 1,
		ram_block1a_125.port_b_first_address = 0,
		ram_block1a_125.port_b_first_bit_number = 125,
		ram_block1a_125.port_b_last_address = 31,
		ram_block1a_125.port_b_logical_ram_depth = 32,
		ram_block1a_125.port_b_logical_ram_width = 256,
		ram_block1a_125.port_b_read_enable_clock = "clock1",
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[126]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_126portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "none",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk1_core_clock_enable = "none",
		ram_block1a_126.clk1_input_clock_enable = "none",
		ram_block1a_126.clk1_output_clock_enable = "ena1",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_126.operation_mode = "dual_port",
		ram_block1a_126.port_a_address_width = 5,
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 0,
		ram_block1a_126.port_a_first_bit_number = 126,
		ram_block1a_126.port_a_last_address = 31,
		ram_block1a_126.port_a_logical_ram_depth = 32,
		ram_block1a_126.port_a_logical_ram_width = 256,
		ram_block1a_126.port_b_address_clear = "none",
		ram_block1a_126.port_b_address_clock = "clock1",
		ram_block1a_126.port_b_address_width = 5,
		ram_block1a_126.port_b_data_out_clear = "none",
		ram_block1a_126.port_b_data_out_clock = "clock1",
		ram_block1a_126.port_b_data_width = 1,
		ram_block1a_126.port_b_first_address = 0,
		ram_block1a_126.port_b_first_bit_number = 126,
		ram_block1a_126.port_b_last_address = 31,
		ram_block1a_126.port_b_logical_ram_depth = 32,
		ram_block1a_126.port_b_logical_ram_width = 256,
		ram_block1a_126.port_b_read_enable_clock = "clock1",
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[127]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_127portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "none",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk1_core_clock_enable = "none",
		ram_block1a_127.clk1_input_clock_enable = "none",
		ram_block1a_127.clk1_output_clock_enable = "ena1",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_127.operation_mode = "dual_port",
		ram_block1a_127.port_a_address_width = 5,
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 0,
		ram_block1a_127.port_a_first_bit_number = 127,
		ram_block1a_127.port_a_last_address = 31,
		ram_block1a_127.port_a_logical_ram_depth = 32,
		ram_block1a_127.port_a_logical_ram_width = 256,
		ram_block1a_127.port_b_address_clear = "none",
		ram_block1a_127.port_b_address_clock = "clock1",
		ram_block1a_127.port_b_address_width = 5,
		ram_block1a_127.port_b_data_out_clear = "none",
		ram_block1a_127.port_b_data_out_clock = "clock1",
		ram_block1a_127.port_b_data_width = 1,
		ram_block1a_127.port_b_first_address = 0,
		ram_block1a_127.port_b_first_bit_number = 127,
		ram_block1a_127.port_b_last_address = 31,
		ram_block1a_127.port_b_logical_ram_depth = 32,
		ram_block1a_127.port_b_logical_ram_width = 256,
		ram_block1a_127.port_b_read_enable_clock = "clock1",
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[128]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_128portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "none",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.clk1_core_clock_enable = "none",
		ram_block1a_128.clk1_input_clock_enable = "none",
		ram_block1a_128.clk1_output_clock_enable = "ena1",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_128.operation_mode = "dual_port",
		ram_block1a_128.port_a_address_width = 5,
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 0,
		ram_block1a_128.port_a_first_bit_number = 128,
		ram_block1a_128.port_a_last_address = 31,
		ram_block1a_128.port_a_logical_ram_depth = 32,
		ram_block1a_128.port_a_logical_ram_width = 256,
		ram_block1a_128.port_b_address_clear = "none",
		ram_block1a_128.port_b_address_clock = "clock1",
		ram_block1a_128.port_b_address_width = 5,
		ram_block1a_128.port_b_data_out_clear = "none",
		ram_block1a_128.port_b_data_out_clock = "clock1",
		ram_block1a_128.port_b_data_width = 1,
		ram_block1a_128.port_b_first_address = 0,
		ram_block1a_128.port_b_first_bit_number = 128,
		ram_block1a_128.port_b_last_address = 31,
		ram_block1a_128.port_b_logical_ram_depth = 32,
		ram_block1a_128.port_b_logical_ram_width = 256,
		ram_block1a_128.port_b_read_enable_clock = "clock1",
		ram_block1a_128.ram_block_type = "AUTO",
		ram_block1a_128.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[129]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_129portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "none",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.clk1_core_clock_enable = "none",
		ram_block1a_129.clk1_input_clock_enable = "none",
		ram_block1a_129.clk1_output_clock_enable = "ena1",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_129.operation_mode = "dual_port",
		ram_block1a_129.port_a_address_width = 5,
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 0,
		ram_block1a_129.port_a_first_bit_number = 129,
		ram_block1a_129.port_a_last_address = 31,
		ram_block1a_129.port_a_logical_ram_depth = 32,
		ram_block1a_129.port_a_logical_ram_width = 256,
		ram_block1a_129.port_b_address_clear = "none",
		ram_block1a_129.port_b_address_clock = "clock1",
		ram_block1a_129.port_b_address_width = 5,
		ram_block1a_129.port_b_data_out_clear = "none",
		ram_block1a_129.port_b_data_out_clock = "clock1",
		ram_block1a_129.port_b_data_width = 1,
		ram_block1a_129.port_b_first_address = 0,
		ram_block1a_129.port_b_first_bit_number = 129,
		ram_block1a_129.port_b_last_address = 31,
		ram_block1a_129.port_b_logical_ram_depth = 32,
		ram_block1a_129.port_b_logical_ram_width = 256,
		ram_block1a_129.port_b_read_enable_clock = "clock1",
		ram_block1a_129.ram_block_type = "AUTO",
		ram_block1a_129.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[130]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_130portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "none",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.clk1_core_clock_enable = "none",
		ram_block1a_130.clk1_input_clock_enable = "none",
		ram_block1a_130.clk1_output_clock_enable = "ena1",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_130.operation_mode = "dual_port",
		ram_block1a_130.port_a_address_width = 5,
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 0,
		ram_block1a_130.port_a_first_bit_number = 130,
		ram_block1a_130.port_a_last_address = 31,
		ram_block1a_130.port_a_logical_ram_depth = 32,
		ram_block1a_130.port_a_logical_ram_width = 256,
		ram_block1a_130.port_b_address_clear = "none",
		ram_block1a_130.port_b_address_clock = "clock1",
		ram_block1a_130.port_b_address_width = 5,
		ram_block1a_130.port_b_data_out_clear = "none",
		ram_block1a_130.port_b_data_out_clock = "clock1",
		ram_block1a_130.port_b_data_width = 1,
		ram_block1a_130.port_b_first_address = 0,
		ram_block1a_130.port_b_first_bit_number = 130,
		ram_block1a_130.port_b_last_address = 31,
		ram_block1a_130.port_b_logical_ram_depth = 32,
		ram_block1a_130.port_b_logical_ram_width = 256,
		ram_block1a_130.port_b_read_enable_clock = "clock1",
		ram_block1a_130.ram_block_type = "AUTO",
		ram_block1a_130.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[131]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_131portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "none",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.clk1_core_clock_enable = "none",
		ram_block1a_131.clk1_input_clock_enable = "none",
		ram_block1a_131.clk1_output_clock_enable = "ena1",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_131.operation_mode = "dual_port",
		ram_block1a_131.port_a_address_width = 5,
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 0,
		ram_block1a_131.port_a_first_bit_number = 131,
		ram_block1a_131.port_a_last_address = 31,
		ram_block1a_131.port_a_logical_ram_depth = 32,
		ram_block1a_131.port_a_logical_ram_width = 256,
		ram_block1a_131.port_b_address_clear = "none",
		ram_block1a_131.port_b_address_clock = "clock1",
		ram_block1a_131.port_b_address_width = 5,
		ram_block1a_131.port_b_data_out_clear = "none",
		ram_block1a_131.port_b_data_out_clock = "clock1",
		ram_block1a_131.port_b_data_width = 1,
		ram_block1a_131.port_b_first_address = 0,
		ram_block1a_131.port_b_first_bit_number = 131,
		ram_block1a_131.port_b_last_address = 31,
		ram_block1a_131.port_b_logical_ram_depth = 32,
		ram_block1a_131.port_b_logical_ram_width = 256,
		ram_block1a_131.port_b_read_enable_clock = "clock1",
		ram_block1a_131.ram_block_type = "AUTO",
		ram_block1a_131.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[132]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_132portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "none",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.clk1_core_clock_enable = "none",
		ram_block1a_132.clk1_input_clock_enable = "none",
		ram_block1a_132.clk1_output_clock_enable = "ena1",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_132.operation_mode = "dual_port",
		ram_block1a_132.port_a_address_width = 5,
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 0,
		ram_block1a_132.port_a_first_bit_number = 132,
		ram_block1a_132.port_a_last_address = 31,
		ram_block1a_132.port_a_logical_ram_depth = 32,
		ram_block1a_132.port_a_logical_ram_width = 256,
		ram_block1a_132.port_b_address_clear = "none",
		ram_block1a_132.port_b_address_clock = "clock1",
		ram_block1a_132.port_b_address_width = 5,
		ram_block1a_132.port_b_data_out_clear = "none",
		ram_block1a_132.port_b_data_out_clock = "clock1",
		ram_block1a_132.port_b_data_width = 1,
		ram_block1a_132.port_b_first_address = 0,
		ram_block1a_132.port_b_first_bit_number = 132,
		ram_block1a_132.port_b_last_address = 31,
		ram_block1a_132.port_b_logical_ram_depth = 32,
		ram_block1a_132.port_b_logical_ram_width = 256,
		ram_block1a_132.port_b_read_enable_clock = "clock1",
		ram_block1a_132.ram_block_type = "AUTO",
		ram_block1a_132.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[133]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_133portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "none",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.clk1_core_clock_enable = "none",
		ram_block1a_133.clk1_input_clock_enable = "none",
		ram_block1a_133.clk1_output_clock_enable = "ena1",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_133.operation_mode = "dual_port",
		ram_block1a_133.port_a_address_width = 5,
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 0,
		ram_block1a_133.port_a_first_bit_number = 133,
		ram_block1a_133.port_a_last_address = 31,
		ram_block1a_133.port_a_logical_ram_depth = 32,
		ram_block1a_133.port_a_logical_ram_width = 256,
		ram_block1a_133.port_b_address_clear = "none",
		ram_block1a_133.port_b_address_clock = "clock1",
		ram_block1a_133.port_b_address_width = 5,
		ram_block1a_133.port_b_data_out_clear = "none",
		ram_block1a_133.port_b_data_out_clock = "clock1",
		ram_block1a_133.port_b_data_width = 1,
		ram_block1a_133.port_b_first_address = 0,
		ram_block1a_133.port_b_first_bit_number = 133,
		ram_block1a_133.port_b_last_address = 31,
		ram_block1a_133.port_b_logical_ram_depth = 32,
		ram_block1a_133.port_b_logical_ram_width = 256,
		ram_block1a_133.port_b_read_enable_clock = "clock1",
		ram_block1a_133.ram_block_type = "AUTO",
		ram_block1a_133.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[134]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_134portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "none",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.clk1_core_clock_enable = "none",
		ram_block1a_134.clk1_input_clock_enable = "none",
		ram_block1a_134.clk1_output_clock_enable = "ena1",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_134.operation_mode = "dual_port",
		ram_block1a_134.port_a_address_width = 5,
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 0,
		ram_block1a_134.port_a_first_bit_number = 134,
		ram_block1a_134.port_a_last_address = 31,
		ram_block1a_134.port_a_logical_ram_depth = 32,
		ram_block1a_134.port_a_logical_ram_width = 256,
		ram_block1a_134.port_b_address_clear = "none",
		ram_block1a_134.port_b_address_clock = "clock1",
		ram_block1a_134.port_b_address_width = 5,
		ram_block1a_134.port_b_data_out_clear = "none",
		ram_block1a_134.port_b_data_out_clock = "clock1",
		ram_block1a_134.port_b_data_width = 1,
		ram_block1a_134.port_b_first_address = 0,
		ram_block1a_134.port_b_first_bit_number = 134,
		ram_block1a_134.port_b_last_address = 31,
		ram_block1a_134.port_b_logical_ram_depth = 32,
		ram_block1a_134.port_b_logical_ram_width = 256,
		ram_block1a_134.port_b_read_enable_clock = "clock1",
		ram_block1a_134.ram_block_type = "AUTO",
		ram_block1a_134.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[135]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_135portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "none",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.clk1_core_clock_enable = "none",
		ram_block1a_135.clk1_input_clock_enable = "none",
		ram_block1a_135.clk1_output_clock_enable = "ena1",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_135.operation_mode = "dual_port",
		ram_block1a_135.port_a_address_width = 5,
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 0,
		ram_block1a_135.port_a_first_bit_number = 135,
		ram_block1a_135.port_a_last_address = 31,
		ram_block1a_135.port_a_logical_ram_depth = 32,
		ram_block1a_135.port_a_logical_ram_width = 256,
		ram_block1a_135.port_b_address_clear = "none",
		ram_block1a_135.port_b_address_clock = "clock1",
		ram_block1a_135.port_b_address_width = 5,
		ram_block1a_135.port_b_data_out_clear = "none",
		ram_block1a_135.port_b_data_out_clock = "clock1",
		ram_block1a_135.port_b_data_width = 1,
		ram_block1a_135.port_b_first_address = 0,
		ram_block1a_135.port_b_first_bit_number = 135,
		ram_block1a_135.port_b_last_address = 31,
		ram_block1a_135.port_b_logical_ram_depth = 32,
		ram_block1a_135.port_b_logical_ram_width = 256,
		ram_block1a_135.port_b_read_enable_clock = "clock1",
		ram_block1a_135.ram_block_type = "AUTO",
		ram_block1a_135.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[136]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_136portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "none",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.clk1_core_clock_enable = "none",
		ram_block1a_136.clk1_input_clock_enable = "none",
		ram_block1a_136.clk1_output_clock_enable = "ena1",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_136.operation_mode = "dual_port",
		ram_block1a_136.port_a_address_width = 5,
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 0,
		ram_block1a_136.port_a_first_bit_number = 136,
		ram_block1a_136.port_a_last_address = 31,
		ram_block1a_136.port_a_logical_ram_depth = 32,
		ram_block1a_136.port_a_logical_ram_width = 256,
		ram_block1a_136.port_b_address_clear = "none",
		ram_block1a_136.port_b_address_clock = "clock1",
		ram_block1a_136.port_b_address_width = 5,
		ram_block1a_136.port_b_data_out_clear = "none",
		ram_block1a_136.port_b_data_out_clock = "clock1",
		ram_block1a_136.port_b_data_width = 1,
		ram_block1a_136.port_b_first_address = 0,
		ram_block1a_136.port_b_first_bit_number = 136,
		ram_block1a_136.port_b_last_address = 31,
		ram_block1a_136.port_b_logical_ram_depth = 32,
		ram_block1a_136.port_b_logical_ram_width = 256,
		ram_block1a_136.port_b_read_enable_clock = "clock1",
		ram_block1a_136.ram_block_type = "AUTO",
		ram_block1a_136.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[137]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_137portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "none",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.clk1_core_clock_enable = "none",
		ram_block1a_137.clk1_input_clock_enable = "none",
		ram_block1a_137.clk1_output_clock_enable = "ena1",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_137.operation_mode = "dual_port",
		ram_block1a_137.port_a_address_width = 5,
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 0,
		ram_block1a_137.port_a_first_bit_number = 137,
		ram_block1a_137.port_a_last_address = 31,
		ram_block1a_137.port_a_logical_ram_depth = 32,
		ram_block1a_137.port_a_logical_ram_width = 256,
		ram_block1a_137.port_b_address_clear = "none",
		ram_block1a_137.port_b_address_clock = "clock1",
		ram_block1a_137.port_b_address_width = 5,
		ram_block1a_137.port_b_data_out_clear = "none",
		ram_block1a_137.port_b_data_out_clock = "clock1",
		ram_block1a_137.port_b_data_width = 1,
		ram_block1a_137.port_b_first_address = 0,
		ram_block1a_137.port_b_first_bit_number = 137,
		ram_block1a_137.port_b_last_address = 31,
		ram_block1a_137.port_b_logical_ram_depth = 32,
		ram_block1a_137.port_b_logical_ram_width = 256,
		ram_block1a_137.port_b_read_enable_clock = "clock1",
		ram_block1a_137.ram_block_type = "AUTO",
		ram_block1a_137.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[138]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_138portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "none",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.clk1_core_clock_enable = "none",
		ram_block1a_138.clk1_input_clock_enable = "none",
		ram_block1a_138.clk1_output_clock_enable = "ena1",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_138.operation_mode = "dual_port",
		ram_block1a_138.port_a_address_width = 5,
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 0,
		ram_block1a_138.port_a_first_bit_number = 138,
		ram_block1a_138.port_a_last_address = 31,
		ram_block1a_138.port_a_logical_ram_depth = 32,
		ram_block1a_138.port_a_logical_ram_width = 256,
		ram_block1a_138.port_b_address_clear = "none",
		ram_block1a_138.port_b_address_clock = "clock1",
		ram_block1a_138.port_b_address_width = 5,
		ram_block1a_138.port_b_data_out_clear = "none",
		ram_block1a_138.port_b_data_out_clock = "clock1",
		ram_block1a_138.port_b_data_width = 1,
		ram_block1a_138.port_b_first_address = 0,
		ram_block1a_138.port_b_first_bit_number = 138,
		ram_block1a_138.port_b_last_address = 31,
		ram_block1a_138.port_b_logical_ram_depth = 32,
		ram_block1a_138.port_b_logical_ram_width = 256,
		ram_block1a_138.port_b_read_enable_clock = "clock1",
		ram_block1a_138.ram_block_type = "AUTO",
		ram_block1a_138.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[139]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_139portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "none",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.clk1_core_clock_enable = "none",
		ram_block1a_139.clk1_input_clock_enable = "none",
		ram_block1a_139.clk1_output_clock_enable = "ena1",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_139.operation_mode = "dual_port",
		ram_block1a_139.port_a_address_width = 5,
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 0,
		ram_block1a_139.port_a_first_bit_number = 139,
		ram_block1a_139.port_a_last_address = 31,
		ram_block1a_139.port_a_logical_ram_depth = 32,
		ram_block1a_139.port_a_logical_ram_width = 256,
		ram_block1a_139.port_b_address_clear = "none",
		ram_block1a_139.port_b_address_clock = "clock1",
		ram_block1a_139.port_b_address_width = 5,
		ram_block1a_139.port_b_data_out_clear = "none",
		ram_block1a_139.port_b_data_out_clock = "clock1",
		ram_block1a_139.port_b_data_width = 1,
		ram_block1a_139.port_b_first_address = 0,
		ram_block1a_139.port_b_first_bit_number = 139,
		ram_block1a_139.port_b_last_address = 31,
		ram_block1a_139.port_b_logical_ram_depth = 32,
		ram_block1a_139.port_b_logical_ram_width = 256,
		ram_block1a_139.port_b_read_enable_clock = "clock1",
		ram_block1a_139.ram_block_type = "AUTO",
		ram_block1a_139.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[140]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_140portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "none",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.clk1_core_clock_enable = "none",
		ram_block1a_140.clk1_input_clock_enable = "none",
		ram_block1a_140.clk1_output_clock_enable = "ena1",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_140.operation_mode = "dual_port",
		ram_block1a_140.port_a_address_width = 5,
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 0,
		ram_block1a_140.port_a_first_bit_number = 140,
		ram_block1a_140.port_a_last_address = 31,
		ram_block1a_140.port_a_logical_ram_depth = 32,
		ram_block1a_140.port_a_logical_ram_width = 256,
		ram_block1a_140.port_b_address_clear = "none",
		ram_block1a_140.port_b_address_clock = "clock1",
		ram_block1a_140.port_b_address_width = 5,
		ram_block1a_140.port_b_data_out_clear = "none",
		ram_block1a_140.port_b_data_out_clock = "clock1",
		ram_block1a_140.port_b_data_width = 1,
		ram_block1a_140.port_b_first_address = 0,
		ram_block1a_140.port_b_first_bit_number = 140,
		ram_block1a_140.port_b_last_address = 31,
		ram_block1a_140.port_b_logical_ram_depth = 32,
		ram_block1a_140.port_b_logical_ram_width = 256,
		ram_block1a_140.port_b_read_enable_clock = "clock1",
		ram_block1a_140.ram_block_type = "AUTO",
		ram_block1a_140.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[141]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_141portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "none",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.clk1_core_clock_enable = "none",
		ram_block1a_141.clk1_input_clock_enable = "none",
		ram_block1a_141.clk1_output_clock_enable = "ena1",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_141.operation_mode = "dual_port",
		ram_block1a_141.port_a_address_width = 5,
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 0,
		ram_block1a_141.port_a_first_bit_number = 141,
		ram_block1a_141.port_a_last_address = 31,
		ram_block1a_141.port_a_logical_ram_depth = 32,
		ram_block1a_141.port_a_logical_ram_width = 256,
		ram_block1a_141.port_b_address_clear = "none",
		ram_block1a_141.port_b_address_clock = "clock1",
		ram_block1a_141.port_b_address_width = 5,
		ram_block1a_141.port_b_data_out_clear = "none",
		ram_block1a_141.port_b_data_out_clock = "clock1",
		ram_block1a_141.port_b_data_width = 1,
		ram_block1a_141.port_b_first_address = 0,
		ram_block1a_141.port_b_first_bit_number = 141,
		ram_block1a_141.port_b_last_address = 31,
		ram_block1a_141.port_b_logical_ram_depth = 32,
		ram_block1a_141.port_b_logical_ram_width = 256,
		ram_block1a_141.port_b_read_enable_clock = "clock1",
		ram_block1a_141.ram_block_type = "AUTO",
		ram_block1a_141.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[142]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_142portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "none",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.clk1_core_clock_enable = "none",
		ram_block1a_142.clk1_input_clock_enable = "none",
		ram_block1a_142.clk1_output_clock_enable = "ena1",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_142.operation_mode = "dual_port",
		ram_block1a_142.port_a_address_width = 5,
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 0,
		ram_block1a_142.port_a_first_bit_number = 142,
		ram_block1a_142.port_a_last_address = 31,
		ram_block1a_142.port_a_logical_ram_depth = 32,
		ram_block1a_142.port_a_logical_ram_width = 256,
		ram_block1a_142.port_b_address_clear = "none",
		ram_block1a_142.port_b_address_clock = "clock1",
		ram_block1a_142.port_b_address_width = 5,
		ram_block1a_142.port_b_data_out_clear = "none",
		ram_block1a_142.port_b_data_out_clock = "clock1",
		ram_block1a_142.port_b_data_width = 1,
		ram_block1a_142.port_b_first_address = 0,
		ram_block1a_142.port_b_first_bit_number = 142,
		ram_block1a_142.port_b_last_address = 31,
		ram_block1a_142.port_b_logical_ram_depth = 32,
		ram_block1a_142.port_b_logical_ram_width = 256,
		ram_block1a_142.port_b_read_enable_clock = "clock1",
		ram_block1a_142.ram_block_type = "AUTO",
		ram_block1a_142.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[143]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_143portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "none",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.clk1_core_clock_enable = "none",
		ram_block1a_143.clk1_input_clock_enable = "none",
		ram_block1a_143.clk1_output_clock_enable = "ena1",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_143.operation_mode = "dual_port",
		ram_block1a_143.port_a_address_width = 5,
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 0,
		ram_block1a_143.port_a_first_bit_number = 143,
		ram_block1a_143.port_a_last_address = 31,
		ram_block1a_143.port_a_logical_ram_depth = 32,
		ram_block1a_143.port_a_logical_ram_width = 256,
		ram_block1a_143.port_b_address_clear = "none",
		ram_block1a_143.port_b_address_clock = "clock1",
		ram_block1a_143.port_b_address_width = 5,
		ram_block1a_143.port_b_data_out_clear = "none",
		ram_block1a_143.port_b_data_out_clock = "clock1",
		ram_block1a_143.port_b_data_width = 1,
		ram_block1a_143.port_b_first_address = 0,
		ram_block1a_143.port_b_first_bit_number = 143,
		ram_block1a_143.port_b_last_address = 31,
		ram_block1a_143.port_b_logical_ram_depth = 32,
		ram_block1a_143.port_b_logical_ram_width = 256,
		ram_block1a_143.port_b_read_enable_clock = "clock1",
		ram_block1a_143.ram_block_type = "AUTO",
		ram_block1a_143.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[144]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_144portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "none",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.clk1_core_clock_enable = "none",
		ram_block1a_144.clk1_input_clock_enable = "none",
		ram_block1a_144.clk1_output_clock_enable = "ena1",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_144.operation_mode = "dual_port",
		ram_block1a_144.port_a_address_width = 5,
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 0,
		ram_block1a_144.port_a_first_bit_number = 144,
		ram_block1a_144.port_a_last_address = 31,
		ram_block1a_144.port_a_logical_ram_depth = 32,
		ram_block1a_144.port_a_logical_ram_width = 256,
		ram_block1a_144.port_b_address_clear = "none",
		ram_block1a_144.port_b_address_clock = "clock1",
		ram_block1a_144.port_b_address_width = 5,
		ram_block1a_144.port_b_data_out_clear = "none",
		ram_block1a_144.port_b_data_out_clock = "clock1",
		ram_block1a_144.port_b_data_width = 1,
		ram_block1a_144.port_b_first_address = 0,
		ram_block1a_144.port_b_first_bit_number = 144,
		ram_block1a_144.port_b_last_address = 31,
		ram_block1a_144.port_b_logical_ram_depth = 32,
		ram_block1a_144.port_b_logical_ram_width = 256,
		ram_block1a_144.port_b_read_enable_clock = "clock1",
		ram_block1a_144.ram_block_type = "AUTO",
		ram_block1a_144.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[145]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_145portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "none",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.clk1_core_clock_enable = "none",
		ram_block1a_145.clk1_input_clock_enable = "none",
		ram_block1a_145.clk1_output_clock_enable = "ena1",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_145.operation_mode = "dual_port",
		ram_block1a_145.port_a_address_width = 5,
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 0,
		ram_block1a_145.port_a_first_bit_number = 145,
		ram_block1a_145.port_a_last_address = 31,
		ram_block1a_145.port_a_logical_ram_depth = 32,
		ram_block1a_145.port_a_logical_ram_width = 256,
		ram_block1a_145.port_b_address_clear = "none",
		ram_block1a_145.port_b_address_clock = "clock1",
		ram_block1a_145.port_b_address_width = 5,
		ram_block1a_145.port_b_data_out_clear = "none",
		ram_block1a_145.port_b_data_out_clock = "clock1",
		ram_block1a_145.port_b_data_width = 1,
		ram_block1a_145.port_b_first_address = 0,
		ram_block1a_145.port_b_first_bit_number = 145,
		ram_block1a_145.port_b_last_address = 31,
		ram_block1a_145.port_b_logical_ram_depth = 32,
		ram_block1a_145.port_b_logical_ram_width = 256,
		ram_block1a_145.port_b_read_enable_clock = "clock1",
		ram_block1a_145.ram_block_type = "AUTO",
		ram_block1a_145.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[146]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_146portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "none",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.clk1_core_clock_enable = "none",
		ram_block1a_146.clk1_input_clock_enable = "none",
		ram_block1a_146.clk1_output_clock_enable = "ena1",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_146.operation_mode = "dual_port",
		ram_block1a_146.port_a_address_width = 5,
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 0,
		ram_block1a_146.port_a_first_bit_number = 146,
		ram_block1a_146.port_a_last_address = 31,
		ram_block1a_146.port_a_logical_ram_depth = 32,
		ram_block1a_146.port_a_logical_ram_width = 256,
		ram_block1a_146.port_b_address_clear = "none",
		ram_block1a_146.port_b_address_clock = "clock1",
		ram_block1a_146.port_b_address_width = 5,
		ram_block1a_146.port_b_data_out_clear = "none",
		ram_block1a_146.port_b_data_out_clock = "clock1",
		ram_block1a_146.port_b_data_width = 1,
		ram_block1a_146.port_b_first_address = 0,
		ram_block1a_146.port_b_first_bit_number = 146,
		ram_block1a_146.port_b_last_address = 31,
		ram_block1a_146.port_b_logical_ram_depth = 32,
		ram_block1a_146.port_b_logical_ram_width = 256,
		ram_block1a_146.port_b_read_enable_clock = "clock1",
		ram_block1a_146.ram_block_type = "AUTO",
		ram_block1a_146.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[147]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_147portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "none",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.clk1_core_clock_enable = "none",
		ram_block1a_147.clk1_input_clock_enable = "none",
		ram_block1a_147.clk1_output_clock_enable = "ena1",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_147.operation_mode = "dual_port",
		ram_block1a_147.port_a_address_width = 5,
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 0,
		ram_block1a_147.port_a_first_bit_number = 147,
		ram_block1a_147.port_a_last_address = 31,
		ram_block1a_147.port_a_logical_ram_depth = 32,
		ram_block1a_147.port_a_logical_ram_width = 256,
		ram_block1a_147.port_b_address_clear = "none",
		ram_block1a_147.port_b_address_clock = "clock1",
		ram_block1a_147.port_b_address_width = 5,
		ram_block1a_147.port_b_data_out_clear = "none",
		ram_block1a_147.port_b_data_out_clock = "clock1",
		ram_block1a_147.port_b_data_width = 1,
		ram_block1a_147.port_b_first_address = 0,
		ram_block1a_147.port_b_first_bit_number = 147,
		ram_block1a_147.port_b_last_address = 31,
		ram_block1a_147.port_b_logical_ram_depth = 32,
		ram_block1a_147.port_b_logical_ram_width = 256,
		ram_block1a_147.port_b_read_enable_clock = "clock1",
		ram_block1a_147.ram_block_type = "AUTO",
		ram_block1a_147.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[148]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_148portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "none",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.clk1_core_clock_enable = "none",
		ram_block1a_148.clk1_input_clock_enable = "none",
		ram_block1a_148.clk1_output_clock_enable = "ena1",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_148.operation_mode = "dual_port",
		ram_block1a_148.port_a_address_width = 5,
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 0,
		ram_block1a_148.port_a_first_bit_number = 148,
		ram_block1a_148.port_a_last_address = 31,
		ram_block1a_148.port_a_logical_ram_depth = 32,
		ram_block1a_148.port_a_logical_ram_width = 256,
		ram_block1a_148.port_b_address_clear = "none",
		ram_block1a_148.port_b_address_clock = "clock1",
		ram_block1a_148.port_b_address_width = 5,
		ram_block1a_148.port_b_data_out_clear = "none",
		ram_block1a_148.port_b_data_out_clock = "clock1",
		ram_block1a_148.port_b_data_width = 1,
		ram_block1a_148.port_b_first_address = 0,
		ram_block1a_148.port_b_first_bit_number = 148,
		ram_block1a_148.port_b_last_address = 31,
		ram_block1a_148.port_b_logical_ram_depth = 32,
		ram_block1a_148.port_b_logical_ram_width = 256,
		ram_block1a_148.port_b_read_enable_clock = "clock1",
		ram_block1a_148.ram_block_type = "AUTO",
		ram_block1a_148.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[149]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_149portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "none",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.clk1_core_clock_enable = "none",
		ram_block1a_149.clk1_input_clock_enable = "none",
		ram_block1a_149.clk1_output_clock_enable = "ena1",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_149.operation_mode = "dual_port",
		ram_block1a_149.port_a_address_width = 5,
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 0,
		ram_block1a_149.port_a_first_bit_number = 149,
		ram_block1a_149.port_a_last_address = 31,
		ram_block1a_149.port_a_logical_ram_depth = 32,
		ram_block1a_149.port_a_logical_ram_width = 256,
		ram_block1a_149.port_b_address_clear = "none",
		ram_block1a_149.port_b_address_clock = "clock1",
		ram_block1a_149.port_b_address_width = 5,
		ram_block1a_149.port_b_data_out_clear = "none",
		ram_block1a_149.port_b_data_out_clock = "clock1",
		ram_block1a_149.port_b_data_width = 1,
		ram_block1a_149.port_b_first_address = 0,
		ram_block1a_149.port_b_first_bit_number = 149,
		ram_block1a_149.port_b_last_address = 31,
		ram_block1a_149.port_b_logical_ram_depth = 32,
		ram_block1a_149.port_b_logical_ram_width = 256,
		ram_block1a_149.port_b_read_enable_clock = "clock1",
		ram_block1a_149.ram_block_type = "AUTO",
		ram_block1a_149.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[150]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_150portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "none",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.clk1_core_clock_enable = "none",
		ram_block1a_150.clk1_input_clock_enable = "none",
		ram_block1a_150.clk1_output_clock_enable = "ena1",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_150.operation_mode = "dual_port",
		ram_block1a_150.port_a_address_width = 5,
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 0,
		ram_block1a_150.port_a_first_bit_number = 150,
		ram_block1a_150.port_a_last_address = 31,
		ram_block1a_150.port_a_logical_ram_depth = 32,
		ram_block1a_150.port_a_logical_ram_width = 256,
		ram_block1a_150.port_b_address_clear = "none",
		ram_block1a_150.port_b_address_clock = "clock1",
		ram_block1a_150.port_b_address_width = 5,
		ram_block1a_150.port_b_data_out_clear = "none",
		ram_block1a_150.port_b_data_out_clock = "clock1",
		ram_block1a_150.port_b_data_width = 1,
		ram_block1a_150.port_b_first_address = 0,
		ram_block1a_150.port_b_first_bit_number = 150,
		ram_block1a_150.port_b_last_address = 31,
		ram_block1a_150.port_b_logical_ram_depth = 32,
		ram_block1a_150.port_b_logical_ram_width = 256,
		ram_block1a_150.port_b_read_enable_clock = "clock1",
		ram_block1a_150.ram_block_type = "AUTO",
		ram_block1a_150.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[151]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_151portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "none",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.clk1_core_clock_enable = "none",
		ram_block1a_151.clk1_input_clock_enable = "none",
		ram_block1a_151.clk1_output_clock_enable = "ena1",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_151.operation_mode = "dual_port",
		ram_block1a_151.port_a_address_width = 5,
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 0,
		ram_block1a_151.port_a_first_bit_number = 151,
		ram_block1a_151.port_a_last_address = 31,
		ram_block1a_151.port_a_logical_ram_depth = 32,
		ram_block1a_151.port_a_logical_ram_width = 256,
		ram_block1a_151.port_b_address_clear = "none",
		ram_block1a_151.port_b_address_clock = "clock1",
		ram_block1a_151.port_b_address_width = 5,
		ram_block1a_151.port_b_data_out_clear = "none",
		ram_block1a_151.port_b_data_out_clock = "clock1",
		ram_block1a_151.port_b_data_width = 1,
		ram_block1a_151.port_b_first_address = 0,
		ram_block1a_151.port_b_first_bit_number = 151,
		ram_block1a_151.port_b_last_address = 31,
		ram_block1a_151.port_b_logical_ram_depth = 32,
		ram_block1a_151.port_b_logical_ram_width = 256,
		ram_block1a_151.port_b_read_enable_clock = "clock1",
		ram_block1a_151.ram_block_type = "AUTO",
		ram_block1a_151.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[152]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_152portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "none",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.clk1_core_clock_enable = "none",
		ram_block1a_152.clk1_input_clock_enable = "none",
		ram_block1a_152.clk1_output_clock_enable = "ena1",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_152.operation_mode = "dual_port",
		ram_block1a_152.port_a_address_width = 5,
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 0,
		ram_block1a_152.port_a_first_bit_number = 152,
		ram_block1a_152.port_a_last_address = 31,
		ram_block1a_152.port_a_logical_ram_depth = 32,
		ram_block1a_152.port_a_logical_ram_width = 256,
		ram_block1a_152.port_b_address_clear = "none",
		ram_block1a_152.port_b_address_clock = "clock1",
		ram_block1a_152.port_b_address_width = 5,
		ram_block1a_152.port_b_data_out_clear = "none",
		ram_block1a_152.port_b_data_out_clock = "clock1",
		ram_block1a_152.port_b_data_width = 1,
		ram_block1a_152.port_b_first_address = 0,
		ram_block1a_152.port_b_first_bit_number = 152,
		ram_block1a_152.port_b_last_address = 31,
		ram_block1a_152.port_b_logical_ram_depth = 32,
		ram_block1a_152.port_b_logical_ram_width = 256,
		ram_block1a_152.port_b_read_enable_clock = "clock1",
		ram_block1a_152.ram_block_type = "AUTO",
		ram_block1a_152.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[153]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_153portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "none",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.clk1_core_clock_enable = "none",
		ram_block1a_153.clk1_input_clock_enable = "none",
		ram_block1a_153.clk1_output_clock_enable = "ena1",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_153.operation_mode = "dual_port",
		ram_block1a_153.port_a_address_width = 5,
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 0,
		ram_block1a_153.port_a_first_bit_number = 153,
		ram_block1a_153.port_a_last_address = 31,
		ram_block1a_153.port_a_logical_ram_depth = 32,
		ram_block1a_153.port_a_logical_ram_width = 256,
		ram_block1a_153.port_b_address_clear = "none",
		ram_block1a_153.port_b_address_clock = "clock1",
		ram_block1a_153.port_b_address_width = 5,
		ram_block1a_153.port_b_data_out_clear = "none",
		ram_block1a_153.port_b_data_out_clock = "clock1",
		ram_block1a_153.port_b_data_width = 1,
		ram_block1a_153.port_b_first_address = 0,
		ram_block1a_153.port_b_first_bit_number = 153,
		ram_block1a_153.port_b_last_address = 31,
		ram_block1a_153.port_b_logical_ram_depth = 32,
		ram_block1a_153.port_b_logical_ram_width = 256,
		ram_block1a_153.port_b_read_enable_clock = "clock1",
		ram_block1a_153.ram_block_type = "AUTO",
		ram_block1a_153.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[154]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_154portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "none",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.clk1_core_clock_enable = "none",
		ram_block1a_154.clk1_input_clock_enable = "none",
		ram_block1a_154.clk1_output_clock_enable = "ena1",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_154.operation_mode = "dual_port",
		ram_block1a_154.port_a_address_width = 5,
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 0,
		ram_block1a_154.port_a_first_bit_number = 154,
		ram_block1a_154.port_a_last_address = 31,
		ram_block1a_154.port_a_logical_ram_depth = 32,
		ram_block1a_154.port_a_logical_ram_width = 256,
		ram_block1a_154.port_b_address_clear = "none",
		ram_block1a_154.port_b_address_clock = "clock1",
		ram_block1a_154.port_b_address_width = 5,
		ram_block1a_154.port_b_data_out_clear = "none",
		ram_block1a_154.port_b_data_out_clock = "clock1",
		ram_block1a_154.port_b_data_width = 1,
		ram_block1a_154.port_b_first_address = 0,
		ram_block1a_154.port_b_first_bit_number = 154,
		ram_block1a_154.port_b_last_address = 31,
		ram_block1a_154.port_b_logical_ram_depth = 32,
		ram_block1a_154.port_b_logical_ram_width = 256,
		ram_block1a_154.port_b_read_enable_clock = "clock1",
		ram_block1a_154.ram_block_type = "AUTO",
		ram_block1a_154.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[155]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_155portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "none",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.clk1_core_clock_enable = "none",
		ram_block1a_155.clk1_input_clock_enable = "none",
		ram_block1a_155.clk1_output_clock_enable = "ena1",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_155.operation_mode = "dual_port",
		ram_block1a_155.port_a_address_width = 5,
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 0,
		ram_block1a_155.port_a_first_bit_number = 155,
		ram_block1a_155.port_a_last_address = 31,
		ram_block1a_155.port_a_logical_ram_depth = 32,
		ram_block1a_155.port_a_logical_ram_width = 256,
		ram_block1a_155.port_b_address_clear = "none",
		ram_block1a_155.port_b_address_clock = "clock1",
		ram_block1a_155.port_b_address_width = 5,
		ram_block1a_155.port_b_data_out_clear = "none",
		ram_block1a_155.port_b_data_out_clock = "clock1",
		ram_block1a_155.port_b_data_width = 1,
		ram_block1a_155.port_b_first_address = 0,
		ram_block1a_155.port_b_first_bit_number = 155,
		ram_block1a_155.port_b_last_address = 31,
		ram_block1a_155.port_b_logical_ram_depth = 32,
		ram_block1a_155.port_b_logical_ram_width = 256,
		ram_block1a_155.port_b_read_enable_clock = "clock1",
		ram_block1a_155.ram_block_type = "AUTO",
		ram_block1a_155.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[156]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_156portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "none",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.clk1_core_clock_enable = "none",
		ram_block1a_156.clk1_input_clock_enable = "none",
		ram_block1a_156.clk1_output_clock_enable = "ena1",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_156.operation_mode = "dual_port",
		ram_block1a_156.port_a_address_width = 5,
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 0,
		ram_block1a_156.port_a_first_bit_number = 156,
		ram_block1a_156.port_a_last_address = 31,
		ram_block1a_156.port_a_logical_ram_depth = 32,
		ram_block1a_156.port_a_logical_ram_width = 256,
		ram_block1a_156.port_b_address_clear = "none",
		ram_block1a_156.port_b_address_clock = "clock1",
		ram_block1a_156.port_b_address_width = 5,
		ram_block1a_156.port_b_data_out_clear = "none",
		ram_block1a_156.port_b_data_out_clock = "clock1",
		ram_block1a_156.port_b_data_width = 1,
		ram_block1a_156.port_b_first_address = 0,
		ram_block1a_156.port_b_first_bit_number = 156,
		ram_block1a_156.port_b_last_address = 31,
		ram_block1a_156.port_b_logical_ram_depth = 32,
		ram_block1a_156.port_b_logical_ram_width = 256,
		ram_block1a_156.port_b_read_enable_clock = "clock1",
		ram_block1a_156.ram_block_type = "AUTO",
		ram_block1a_156.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[157]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_157portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "none",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.clk1_core_clock_enable = "none",
		ram_block1a_157.clk1_input_clock_enable = "none",
		ram_block1a_157.clk1_output_clock_enable = "ena1",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_157.operation_mode = "dual_port",
		ram_block1a_157.port_a_address_width = 5,
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 0,
		ram_block1a_157.port_a_first_bit_number = 157,
		ram_block1a_157.port_a_last_address = 31,
		ram_block1a_157.port_a_logical_ram_depth = 32,
		ram_block1a_157.port_a_logical_ram_width = 256,
		ram_block1a_157.port_b_address_clear = "none",
		ram_block1a_157.port_b_address_clock = "clock1",
		ram_block1a_157.port_b_address_width = 5,
		ram_block1a_157.port_b_data_out_clear = "none",
		ram_block1a_157.port_b_data_out_clock = "clock1",
		ram_block1a_157.port_b_data_width = 1,
		ram_block1a_157.port_b_first_address = 0,
		ram_block1a_157.port_b_first_bit_number = 157,
		ram_block1a_157.port_b_last_address = 31,
		ram_block1a_157.port_b_logical_ram_depth = 32,
		ram_block1a_157.port_b_logical_ram_width = 256,
		ram_block1a_157.port_b_read_enable_clock = "clock1",
		ram_block1a_157.ram_block_type = "AUTO",
		ram_block1a_157.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[158]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_158portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "none",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.clk1_core_clock_enable = "none",
		ram_block1a_158.clk1_input_clock_enable = "none",
		ram_block1a_158.clk1_output_clock_enable = "ena1",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_158.operation_mode = "dual_port",
		ram_block1a_158.port_a_address_width = 5,
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 0,
		ram_block1a_158.port_a_first_bit_number = 158,
		ram_block1a_158.port_a_last_address = 31,
		ram_block1a_158.port_a_logical_ram_depth = 32,
		ram_block1a_158.port_a_logical_ram_width = 256,
		ram_block1a_158.port_b_address_clear = "none",
		ram_block1a_158.port_b_address_clock = "clock1",
		ram_block1a_158.port_b_address_width = 5,
		ram_block1a_158.port_b_data_out_clear = "none",
		ram_block1a_158.port_b_data_out_clock = "clock1",
		ram_block1a_158.port_b_data_width = 1,
		ram_block1a_158.port_b_first_address = 0,
		ram_block1a_158.port_b_first_bit_number = 158,
		ram_block1a_158.port_b_last_address = 31,
		ram_block1a_158.port_b_logical_ram_depth = 32,
		ram_block1a_158.port_b_logical_ram_width = 256,
		ram_block1a_158.port_b_read_enable_clock = "clock1",
		ram_block1a_158.ram_block_type = "AUTO",
		ram_block1a_158.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[159]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_159portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "none",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.clk1_core_clock_enable = "none",
		ram_block1a_159.clk1_input_clock_enable = "none",
		ram_block1a_159.clk1_output_clock_enable = "ena1",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_159.operation_mode = "dual_port",
		ram_block1a_159.port_a_address_width = 5,
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 0,
		ram_block1a_159.port_a_first_bit_number = 159,
		ram_block1a_159.port_a_last_address = 31,
		ram_block1a_159.port_a_logical_ram_depth = 32,
		ram_block1a_159.port_a_logical_ram_width = 256,
		ram_block1a_159.port_b_address_clear = "none",
		ram_block1a_159.port_b_address_clock = "clock1",
		ram_block1a_159.port_b_address_width = 5,
		ram_block1a_159.port_b_data_out_clear = "none",
		ram_block1a_159.port_b_data_out_clock = "clock1",
		ram_block1a_159.port_b_data_width = 1,
		ram_block1a_159.port_b_first_address = 0,
		ram_block1a_159.port_b_first_bit_number = 159,
		ram_block1a_159.port_b_last_address = 31,
		ram_block1a_159.port_b_logical_ram_depth = 32,
		ram_block1a_159.port_b_logical_ram_width = 256,
		ram_block1a_159.port_b_read_enable_clock = "clock1",
		ram_block1a_159.ram_block_type = "AUTO",
		ram_block1a_159.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[160]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_160portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "none",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.clk1_core_clock_enable = "none",
		ram_block1a_160.clk1_input_clock_enable = "none",
		ram_block1a_160.clk1_output_clock_enable = "ena1",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_160.operation_mode = "dual_port",
		ram_block1a_160.port_a_address_width = 5,
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 0,
		ram_block1a_160.port_a_first_bit_number = 160,
		ram_block1a_160.port_a_last_address = 31,
		ram_block1a_160.port_a_logical_ram_depth = 32,
		ram_block1a_160.port_a_logical_ram_width = 256,
		ram_block1a_160.port_b_address_clear = "none",
		ram_block1a_160.port_b_address_clock = "clock1",
		ram_block1a_160.port_b_address_width = 5,
		ram_block1a_160.port_b_data_out_clear = "none",
		ram_block1a_160.port_b_data_out_clock = "clock1",
		ram_block1a_160.port_b_data_width = 1,
		ram_block1a_160.port_b_first_address = 0,
		ram_block1a_160.port_b_first_bit_number = 160,
		ram_block1a_160.port_b_last_address = 31,
		ram_block1a_160.port_b_logical_ram_depth = 32,
		ram_block1a_160.port_b_logical_ram_width = 256,
		ram_block1a_160.port_b_read_enable_clock = "clock1",
		ram_block1a_160.ram_block_type = "AUTO",
		ram_block1a_160.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[161]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_161portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "none",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.clk1_core_clock_enable = "none",
		ram_block1a_161.clk1_input_clock_enable = "none",
		ram_block1a_161.clk1_output_clock_enable = "ena1",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_161.operation_mode = "dual_port",
		ram_block1a_161.port_a_address_width = 5,
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 0,
		ram_block1a_161.port_a_first_bit_number = 161,
		ram_block1a_161.port_a_last_address = 31,
		ram_block1a_161.port_a_logical_ram_depth = 32,
		ram_block1a_161.port_a_logical_ram_width = 256,
		ram_block1a_161.port_b_address_clear = "none",
		ram_block1a_161.port_b_address_clock = "clock1",
		ram_block1a_161.port_b_address_width = 5,
		ram_block1a_161.port_b_data_out_clear = "none",
		ram_block1a_161.port_b_data_out_clock = "clock1",
		ram_block1a_161.port_b_data_width = 1,
		ram_block1a_161.port_b_first_address = 0,
		ram_block1a_161.port_b_first_bit_number = 161,
		ram_block1a_161.port_b_last_address = 31,
		ram_block1a_161.port_b_logical_ram_depth = 32,
		ram_block1a_161.port_b_logical_ram_width = 256,
		ram_block1a_161.port_b_read_enable_clock = "clock1",
		ram_block1a_161.ram_block_type = "AUTO",
		ram_block1a_161.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[162]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_162portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "none",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.clk1_core_clock_enable = "none",
		ram_block1a_162.clk1_input_clock_enable = "none",
		ram_block1a_162.clk1_output_clock_enable = "ena1",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_162.operation_mode = "dual_port",
		ram_block1a_162.port_a_address_width = 5,
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 0,
		ram_block1a_162.port_a_first_bit_number = 162,
		ram_block1a_162.port_a_last_address = 31,
		ram_block1a_162.port_a_logical_ram_depth = 32,
		ram_block1a_162.port_a_logical_ram_width = 256,
		ram_block1a_162.port_b_address_clear = "none",
		ram_block1a_162.port_b_address_clock = "clock1",
		ram_block1a_162.port_b_address_width = 5,
		ram_block1a_162.port_b_data_out_clear = "none",
		ram_block1a_162.port_b_data_out_clock = "clock1",
		ram_block1a_162.port_b_data_width = 1,
		ram_block1a_162.port_b_first_address = 0,
		ram_block1a_162.port_b_first_bit_number = 162,
		ram_block1a_162.port_b_last_address = 31,
		ram_block1a_162.port_b_logical_ram_depth = 32,
		ram_block1a_162.port_b_logical_ram_width = 256,
		ram_block1a_162.port_b_read_enable_clock = "clock1",
		ram_block1a_162.ram_block_type = "AUTO",
		ram_block1a_162.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[163]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_163portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "none",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.clk1_core_clock_enable = "none",
		ram_block1a_163.clk1_input_clock_enable = "none",
		ram_block1a_163.clk1_output_clock_enable = "ena1",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_163.operation_mode = "dual_port",
		ram_block1a_163.port_a_address_width = 5,
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 0,
		ram_block1a_163.port_a_first_bit_number = 163,
		ram_block1a_163.port_a_last_address = 31,
		ram_block1a_163.port_a_logical_ram_depth = 32,
		ram_block1a_163.port_a_logical_ram_width = 256,
		ram_block1a_163.port_b_address_clear = "none",
		ram_block1a_163.port_b_address_clock = "clock1",
		ram_block1a_163.port_b_address_width = 5,
		ram_block1a_163.port_b_data_out_clear = "none",
		ram_block1a_163.port_b_data_out_clock = "clock1",
		ram_block1a_163.port_b_data_width = 1,
		ram_block1a_163.port_b_first_address = 0,
		ram_block1a_163.port_b_first_bit_number = 163,
		ram_block1a_163.port_b_last_address = 31,
		ram_block1a_163.port_b_logical_ram_depth = 32,
		ram_block1a_163.port_b_logical_ram_width = 256,
		ram_block1a_163.port_b_read_enable_clock = "clock1",
		ram_block1a_163.ram_block_type = "AUTO",
		ram_block1a_163.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[164]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_164portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "none",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.clk1_core_clock_enable = "none",
		ram_block1a_164.clk1_input_clock_enable = "none",
		ram_block1a_164.clk1_output_clock_enable = "ena1",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_164.operation_mode = "dual_port",
		ram_block1a_164.port_a_address_width = 5,
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 0,
		ram_block1a_164.port_a_first_bit_number = 164,
		ram_block1a_164.port_a_last_address = 31,
		ram_block1a_164.port_a_logical_ram_depth = 32,
		ram_block1a_164.port_a_logical_ram_width = 256,
		ram_block1a_164.port_b_address_clear = "none",
		ram_block1a_164.port_b_address_clock = "clock1",
		ram_block1a_164.port_b_address_width = 5,
		ram_block1a_164.port_b_data_out_clear = "none",
		ram_block1a_164.port_b_data_out_clock = "clock1",
		ram_block1a_164.port_b_data_width = 1,
		ram_block1a_164.port_b_first_address = 0,
		ram_block1a_164.port_b_first_bit_number = 164,
		ram_block1a_164.port_b_last_address = 31,
		ram_block1a_164.port_b_logical_ram_depth = 32,
		ram_block1a_164.port_b_logical_ram_width = 256,
		ram_block1a_164.port_b_read_enable_clock = "clock1",
		ram_block1a_164.ram_block_type = "AUTO",
		ram_block1a_164.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[165]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_165portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "none",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.clk1_core_clock_enable = "none",
		ram_block1a_165.clk1_input_clock_enable = "none",
		ram_block1a_165.clk1_output_clock_enable = "ena1",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_165.operation_mode = "dual_port",
		ram_block1a_165.port_a_address_width = 5,
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 0,
		ram_block1a_165.port_a_first_bit_number = 165,
		ram_block1a_165.port_a_last_address = 31,
		ram_block1a_165.port_a_logical_ram_depth = 32,
		ram_block1a_165.port_a_logical_ram_width = 256,
		ram_block1a_165.port_b_address_clear = "none",
		ram_block1a_165.port_b_address_clock = "clock1",
		ram_block1a_165.port_b_address_width = 5,
		ram_block1a_165.port_b_data_out_clear = "none",
		ram_block1a_165.port_b_data_out_clock = "clock1",
		ram_block1a_165.port_b_data_width = 1,
		ram_block1a_165.port_b_first_address = 0,
		ram_block1a_165.port_b_first_bit_number = 165,
		ram_block1a_165.port_b_last_address = 31,
		ram_block1a_165.port_b_logical_ram_depth = 32,
		ram_block1a_165.port_b_logical_ram_width = 256,
		ram_block1a_165.port_b_read_enable_clock = "clock1",
		ram_block1a_165.ram_block_type = "AUTO",
		ram_block1a_165.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[166]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_166portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "none",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.clk1_core_clock_enable = "none",
		ram_block1a_166.clk1_input_clock_enable = "none",
		ram_block1a_166.clk1_output_clock_enable = "ena1",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_166.operation_mode = "dual_port",
		ram_block1a_166.port_a_address_width = 5,
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 0,
		ram_block1a_166.port_a_first_bit_number = 166,
		ram_block1a_166.port_a_last_address = 31,
		ram_block1a_166.port_a_logical_ram_depth = 32,
		ram_block1a_166.port_a_logical_ram_width = 256,
		ram_block1a_166.port_b_address_clear = "none",
		ram_block1a_166.port_b_address_clock = "clock1",
		ram_block1a_166.port_b_address_width = 5,
		ram_block1a_166.port_b_data_out_clear = "none",
		ram_block1a_166.port_b_data_out_clock = "clock1",
		ram_block1a_166.port_b_data_width = 1,
		ram_block1a_166.port_b_first_address = 0,
		ram_block1a_166.port_b_first_bit_number = 166,
		ram_block1a_166.port_b_last_address = 31,
		ram_block1a_166.port_b_logical_ram_depth = 32,
		ram_block1a_166.port_b_logical_ram_width = 256,
		ram_block1a_166.port_b_read_enable_clock = "clock1",
		ram_block1a_166.ram_block_type = "AUTO",
		ram_block1a_166.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[167]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_167portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "none",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.clk1_core_clock_enable = "none",
		ram_block1a_167.clk1_input_clock_enable = "none",
		ram_block1a_167.clk1_output_clock_enable = "ena1",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_167.operation_mode = "dual_port",
		ram_block1a_167.port_a_address_width = 5,
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 0,
		ram_block1a_167.port_a_first_bit_number = 167,
		ram_block1a_167.port_a_last_address = 31,
		ram_block1a_167.port_a_logical_ram_depth = 32,
		ram_block1a_167.port_a_logical_ram_width = 256,
		ram_block1a_167.port_b_address_clear = "none",
		ram_block1a_167.port_b_address_clock = "clock1",
		ram_block1a_167.port_b_address_width = 5,
		ram_block1a_167.port_b_data_out_clear = "none",
		ram_block1a_167.port_b_data_out_clock = "clock1",
		ram_block1a_167.port_b_data_width = 1,
		ram_block1a_167.port_b_first_address = 0,
		ram_block1a_167.port_b_first_bit_number = 167,
		ram_block1a_167.port_b_last_address = 31,
		ram_block1a_167.port_b_logical_ram_depth = 32,
		ram_block1a_167.port_b_logical_ram_width = 256,
		ram_block1a_167.port_b_read_enable_clock = "clock1",
		ram_block1a_167.ram_block_type = "AUTO",
		ram_block1a_167.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[168]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_168portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "none",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.clk1_core_clock_enable = "none",
		ram_block1a_168.clk1_input_clock_enable = "none",
		ram_block1a_168.clk1_output_clock_enable = "ena1",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_168.operation_mode = "dual_port",
		ram_block1a_168.port_a_address_width = 5,
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 0,
		ram_block1a_168.port_a_first_bit_number = 168,
		ram_block1a_168.port_a_last_address = 31,
		ram_block1a_168.port_a_logical_ram_depth = 32,
		ram_block1a_168.port_a_logical_ram_width = 256,
		ram_block1a_168.port_b_address_clear = "none",
		ram_block1a_168.port_b_address_clock = "clock1",
		ram_block1a_168.port_b_address_width = 5,
		ram_block1a_168.port_b_data_out_clear = "none",
		ram_block1a_168.port_b_data_out_clock = "clock1",
		ram_block1a_168.port_b_data_width = 1,
		ram_block1a_168.port_b_first_address = 0,
		ram_block1a_168.port_b_first_bit_number = 168,
		ram_block1a_168.port_b_last_address = 31,
		ram_block1a_168.port_b_logical_ram_depth = 32,
		ram_block1a_168.port_b_logical_ram_width = 256,
		ram_block1a_168.port_b_read_enable_clock = "clock1",
		ram_block1a_168.ram_block_type = "AUTO",
		ram_block1a_168.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[169]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_169portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "none",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.clk1_core_clock_enable = "none",
		ram_block1a_169.clk1_input_clock_enable = "none",
		ram_block1a_169.clk1_output_clock_enable = "ena1",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_169.operation_mode = "dual_port",
		ram_block1a_169.port_a_address_width = 5,
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 0,
		ram_block1a_169.port_a_first_bit_number = 169,
		ram_block1a_169.port_a_last_address = 31,
		ram_block1a_169.port_a_logical_ram_depth = 32,
		ram_block1a_169.port_a_logical_ram_width = 256,
		ram_block1a_169.port_b_address_clear = "none",
		ram_block1a_169.port_b_address_clock = "clock1",
		ram_block1a_169.port_b_address_width = 5,
		ram_block1a_169.port_b_data_out_clear = "none",
		ram_block1a_169.port_b_data_out_clock = "clock1",
		ram_block1a_169.port_b_data_width = 1,
		ram_block1a_169.port_b_first_address = 0,
		ram_block1a_169.port_b_first_bit_number = 169,
		ram_block1a_169.port_b_last_address = 31,
		ram_block1a_169.port_b_logical_ram_depth = 32,
		ram_block1a_169.port_b_logical_ram_width = 256,
		ram_block1a_169.port_b_read_enable_clock = "clock1",
		ram_block1a_169.ram_block_type = "AUTO",
		ram_block1a_169.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[170]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_170portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "none",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.clk1_core_clock_enable = "none",
		ram_block1a_170.clk1_input_clock_enable = "none",
		ram_block1a_170.clk1_output_clock_enable = "ena1",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_170.operation_mode = "dual_port",
		ram_block1a_170.port_a_address_width = 5,
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 0,
		ram_block1a_170.port_a_first_bit_number = 170,
		ram_block1a_170.port_a_last_address = 31,
		ram_block1a_170.port_a_logical_ram_depth = 32,
		ram_block1a_170.port_a_logical_ram_width = 256,
		ram_block1a_170.port_b_address_clear = "none",
		ram_block1a_170.port_b_address_clock = "clock1",
		ram_block1a_170.port_b_address_width = 5,
		ram_block1a_170.port_b_data_out_clear = "none",
		ram_block1a_170.port_b_data_out_clock = "clock1",
		ram_block1a_170.port_b_data_width = 1,
		ram_block1a_170.port_b_first_address = 0,
		ram_block1a_170.port_b_first_bit_number = 170,
		ram_block1a_170.port_b_last_address = 31,
		ram_block1a_170.port_b_logical_ram_depth = 32,
		ram_block1a_170.port_b_logical_ram_width = 256,
		ram_block1a_170.port_b_read_enable_clock = "clock1",
		ram_block1a_170.ram_block_type = "AUTO",
		ram_block1a_170.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[171]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_171portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "none",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.clk1_core_clock_enable = "none",
		ram_block1a_171.clk1_input_clock_enable = "none",
		ram_block1a_171.clk1_output_clock_enable = "ena1",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_171.operation_mode = "dual_port",
		ram_block1a_171.port_a_address_width = 5,
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 0,
		ram_block1a_171.port_a_first_bit_number = 171,
		ram_block1a_171.port_a_last_address = 31,
		ram_block1a_171.port_a_logical_ram_depth = 32,
		ram_block1a_171.port_a_logical_ram_width = 256,
		ram_block1a_171.port_b_address_clear = "none",
		ram_block1a_171.port_b_address_clock = "clock1",
		ram_block1a_171.port_b_address_width = 5,
		ram_block1a_171.port_b_data_out_clear = "none",
		ram_block1a_171.port_b_data_out_clock = "clock1",
		ram_block1a_171.port_b_data_width = 1,
		ram_block1a_171.port_b_first_address = 0,
		ram_block1a_171.port_b_first_bit_number = 171,
		ram_block1a_171.port_b_last_address = 31,
		ram_block1a_171.port_b_logical_ram_depth = 32,
		ram_block1a_171.port_b_logical_ram_width = 256,
		ram_block1a_171.port_b_read_enable_clock = "clock1",
		ram_block1a_171.ram_block_type = "AUTO",
		ram_block1a_171.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[172]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_172portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "none",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.clk1_core_clock_enable = "none",
		ram_block1a_172.clk1_input_clock_enable = "none",
		ram_block1a_172.clk1_output_clock_enable = "ena1",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_172.operation_mode = "dual_port",
		ram_block1a_172.port_a_address_width = 5,
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 0,
		ram_block1a_172.port_a_first_bit_number = 172,
		ram_block1a_172.port_a_last_address = 31,
		ram_block1a_172.port_a_logical_ram_depth = 32,
		ram_block1a_172.port_a_logical_ram_width = 256,
		ram_block1a_172.port_b_address_clear = "none",
		ram_block1a_172.port_b_address_clock = "clock1",
		ram_block1a_172.port_b_address_width = 5,
		ram_block1a_172.port_b_data_out_clear = "none",
		ram_block1a_172.port_b_data_out_clock = "clock1",
		ram_block1a_172.port_b_data_width = 1,
		ram_block1a_172.port_b_first_address = 0,
		ram_block1a_172.port_b_first_bit_number = 172,
		ram_block1a_172.port_b_last_address = 31,
		ram_block1a_172.port_b_logical_ram_depth = 32,
		ram_block1a_172.port_b_logical_ram_width = 256,
		ram_block1a_172.port_b_read_enable_clock = "clock1",
		ram_block1a_172.ram_block_type = "AUTO",
		ram_block1a_172.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[173]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_173portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "none",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.clk1_core_clock_enable = "none",
		ram_block1a_173.clk1_input_clock_enable = "none",
		ram_block1a_173.clk1_output_clock_enable = "ena1",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_173.operation_mode = "dual_port",
		ram_block1a_173.port_a_address_width = 5,
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 0,
		ram_block1a_173.port_a_first_bit_number = 173,
		ram_block1a_173.port_a_last_address = 31,
		ram_block1a_173.port_a_logical_ram_depth = 32,
		ram_block1a_173.port_a_logical_ram_width = 256,
		ram_block1a_173.port_b_address_clear = "none",
		ram_block1a_173.port_b_address_clock = "clock1",
		ram_block1a_173.port_b_address_width = 5,
		ram_block1a_173.port_b_data_out_clear = "none",
		ram_block1a_173.port_b_data_out_clock = "clock1",
		ram_block1a_173.port_b_data_width = 1,
		ram_block1a_173.port_b_first_address = 0,
		ram_block1a_173.port_b_first_bit_number = 173,
		ram_block1a_173.port_b_last_address = 31,
		ram_block1a_173.port_b_logical_ram_depth = 32,
		ram_block1a_173.port_b_logical_ram_width = 256,
		ram_block1a_173.port_b_read_enable_clock = "clock1",
		ram_block1a_173.ram_block_type = "AUTO",
		ram_block1a_173.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[174]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_174portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "none",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.clk1_core_clock_enable = "none",
		ram_block1a_174.clk1_input_clock_enable = "none",
		ram_block1a_174.clk1_output_clock_enable = "ena1",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_174.operation_mode = "dual_port",
		ram_block1a_174.port_a_address_width = 5,
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 0,
		ram_block1a_174.port_a_first_bit_number = 174,
		ram_block1a_174.port_a_last_address = 31,
		ram_block1a_174.port_a_logical_ram_depth = 32,
		ram_block1a_174.port_a_logical_ram_width = 256,
		ram_block1a_174.port_b_address_clear = "none",
		ram_block1a_174.port_b_address_clock = "clock1",
		ram_block1a_174.port_b_address_width = 5,
		ram_block1a_174.port_b_data_out_clear = "none",
		ram_block1a_174.port_b_data_out_clock = "clock1",
		ram_block1a_174.port_b_data_width = 1,
		ram_block1a_174.port_b_first_address = 0,
		ram_block1a_174.port_b_first_bit_number = 174,
		ram_block1a_174.port_b_last_address = 31,
		ram_block1a_174.port_b_logical_ram_depth = 32,
		ram_block1a_174.port_b_logical_ram_width = 256,
		ram_block1a_174.port_b_read_enable_clock = "clock1",
		ram_block1a_174.ram_block_type = "AUTO",
		ram_block1a_174.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[175]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_175portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "none",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.clk1_core_clock_enable = "none",
		ram_block1a_175.clk1_input_clock_enable = "none",
		ram_block1a_175.clk1_output_clock_enable = "ena1",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_175.operation_mode = "dual_port",
		ram_block1a_175.port_a_address_width = 5,
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 0,
		ram_block1a_175.port_a_first_bit_number = 175,
		ram_block1a_175.port_a_last_address = 31,
		ram_block1a_175.port_a_logical_ram_depth = 32,
		ram_block1a_175.port_a_logical_ram_width = 256,
		ram_block1a_175.port_b_address_clear = "none",
		ram_block1a_175.port_b_address_clock = "clock1",
		ram_block1a_175.port_b_address_width = 5,
		ram_block1a_175.port_b_data_out_clear = "none",
		ram_block1a_175.port_b_data_out_clock = "clock1",
		ram_block1a_175.port_b_data_width = 1,
		ram_block1a_175.port_b_first_address = 0,
		ram_block1a_175.port_b_first_bit_number = 175,
		ram_block1a_175.port_b_last_address = 31,
		ram_block1a_175.port_b_logical_ram_depth = 32,
		ram_block1a_175.port_b_logical_ram_width = 256,
		ram_block1a_175.port_b_read_enable_clock = "clock1",
		ram_block1a_175.ram_block_type = "AUTO",
		ram_block1a_175.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[176]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_176portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "none",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.clk1_core_clock_enable = "none",
		ram_block1a_176.clk1_input_clock_enable = "none",
		ram_block1a_176.clk1_output_clock_enable = "ena1",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_176.operation_mode = "dual_port",
		ram_block1a_176.port_a_address_width = 5,
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 0,
		ram_block1a_176.port_a_first_bit_number = 176,
		ram_block1a_176.port_a_last_address = 31,
		ram_block1a_176.port_a_logical_ram_depth = 32,
		ram_block1a_176.port_a_logical_ram_width = 256,
		ram_block1a_176.port_b_address_clear = "none",
		ram_block1a_176.port_b_address_clock = "clock1",
		ram_block1a_176.port_b_address_width = 5,
		ram_block1a_176.port_b_data_out_clear = "none",
		ram_block1a_176.port_b_data_out_clock = "clock1",
		ram_block1a_176.port_b_data_width = 1,
		ram_block1a_176.port_b_first_address = 0,
		ram_block1a_176.port_b_first_bit_number = 176,
		ram_block1a_176.port_b_last_address = 31,
		ram_block1a_176.port_b_logical_ram_depth = 32,
		ram_block1a_176.port_b_logical_ram_width = 256,
		ram_block1a_176.port_b_read_enable_clock = "clock1",
		ram_block1a_176.ram_block_type = "AUTO",
		ram_block1a_176.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[177]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_177portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "none",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.clk1_core_clock_enable = "none",
		ram_block1a_177.clk1_input_clock_enable = "none",
		ram_block1a_177.clk1_output_clock_enable = "ena1",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_177.operation_mode = "dual_port",
		ram_block1a_177.port_a_address_width = 5,
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 0,
		ram_block1a_177.port_a_first_bit_number = 177,
		ram_block1a_177.port_a_last_address = 31,
		ram_block1a_177.port_a_logical_ram_depth = 32,
		ram_block1a_177.port_a_logical_ram_width = 256,
		ram_block1a_177.port_b_address_clear = "none",
		ram_block1a_177.port_b_address_clock = "clock1",
		ram_block1a_177.port_b_address_width = 5,
		ram_block1a_177.port_b_data_out_clear = "none",
		ram_block1a_177.port_b_data_out_clock = "clock1",
		ram_block1a_177.port_b_data_width = 1,
		ram_block1a_177.port_b_first_address = 0,
		ram_block1a_177.port_b_first_bit_number = 177,
		ram_block1a_177.port_b_last_address = 31,
		ram_block1a_177.port_b_logical_ram_depth = 32,
		ram_block1a_177.port_b_logical_ram_width = 256,
		ram_block1a_177.port_b_read_enable_clock = "clock1",
		ram_block1a_177.ram_block_type = "AUTO",
		ram_block1a_177.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[178]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_178portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "none",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.clk1_core_clock_enable = "none",
		ram_block1a_178.clk1_input_clock_enable = "none",
		ram_block1a_178.clk1_output_clock_enable = "ena1",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_178.operation_mode = "dual_port",
		ram_block1a_178.port_a_address_width = 5,
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 0,
		ram_block1a_178.port_a_first_bit_number = 178,
		ram_block1a_178.port_a_last_address = 31,
		ram_block1a_178.port_a_logical_ram_depth = 32,
		ram_block1a_178.port_a_logical_ram_width = 256,
		ram_block1a_178.port_b_address_clear = "none",
		ram_block1a_178.port_b_address_clock = "clock1",
		ram_block1a_178.port_b_address_width = 5,
		ram_block1a_178.port_b_data_out_clear = "none",
		ram_block1a_178.port_b_data_out_clock = "clock1",
		ram_block1a_178.port_b_data_width = 1,
		ram_block1a_178.port_b_first_address = 0,
		ram_block1a_178.port_b_first_bit_number = 178,
		ram_block1a_178.port_b_last_address = 31,
		ram_block1a_178.port_b_logical_ram_depth = 32,
		ram_block1a_178.port_b_logical_ram_width = 256,
		ram_block1a_178.port_b_read_enable_clock = "clock1",
		ram_block1a_178.ram_block_type = "AUTO",
		ram_block1a_178.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[179]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_179portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "none",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.clk1_core_clock_enable = "none",
		ram_block1a_179.clk1_input_clock_enable = "none",
		ram_block1a_179.clk1_output_clock_enable = "ena1",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_179.operation_mode = "dual_port",
		ram_block1a_179.port_a_address_width = 5,
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 0,
		ram_block1a_179.port_a_first_bit_number = 179,
		ram_block1a_179.port_a_last_address = 31,
		ram_block1a_179.port_a_logical_ram_depth = 32,
		ram_block1a_179.port_a_logical_ram_width = 256,
		ram_block1a_179.port_b_address_clear = "none",
		ram_block1a_179.port_b_address_clock = "clock1",
		ram_block1a_179.port_b_address_width = 5,
		ram_block1a_179.port_b_data_out_clear = "none",
		ram_block1a_179.port_b_data_out_clock = "clock1",
		ram_block1a_179.port_b_data_width = 1,
		ram_block1a_179.port_b_first_address = 0,
		ram_block1a_179.port_b_first_bit_number = 179,
		ram_block1a_179.port_b_last_address = 31,
		ram_block1a_179.port_b_logical_ram_depth = 32,
		ram_block1a_179.port_b_logical_ram_width = 256,
		ram_block1a_179.port_b_read_enable_clock = "clock1",
		ram_block1a_179.ram_block_type = "AUTO",
		ram_block1a_179.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[180]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_180portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "none",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.clk1_core_clock_enable = "none",
		ram_block1a_180.clk1_input_clock_enable = "none",
		ram_block1a_180.clk1_output_clock_enable = "ena1",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_180.operation_mode = "dual_port",
		ram_block1a_180.port_a_address_width = 5,
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 0,
		ram_block1a_180.port_a_first_bit_number = 180,
		ram_block1a_180.port_a_last_address = 31,
		ram_block1a_180.port_a_logical_ram_depth = 32,
		ram_block1a_180.port_a_logical_ram_width = 256,
		ram_block1a_180.port_b_address_clear = "none",
		ram_block1a_180.port_b_address_clock = "clock1",
		ram_block1a_180.port_b_address_width = 5,
		ram_block1a_180.port_b_data_out_clear = "none",
		ram_block1a_180.port_b_data_out_clock = "clock1",
		ram_block1a_180.port_b_data_width = 1,
		ram_block1a_180.port_b_first_address = 0,
		ram_block1a_180.port_b_first_bit_number = 180,
		ram_block1a_180.port_b_last_address = 31,
		ram_block1a_180.port_b_logical_ram_depth = 32,
		ram_block1a_180.port_b_logical_ram_width = 256,
		ram_block1a_180.port_b_read_enable_clock = "clock1",
		ram_block1a_180.ram_block_type = "AUTO",
		ram_block1a_180.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[181]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_181portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "none",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.clk1_core_clock_enable = "none",
		ram_block1a_181.clk1_input_clock_enable = "none",
		ram_block1a_181.clk1_output_clock_enable = "ena1",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_181.operation_mode = "dual_port",
		ram_block1a_181.port_a_address_width = 5,
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 0,
		ram_block1a_181.port_a_first_bit_number = 181,
		ram_block1a_181.port_a_last_address = 31,
		ram_block1a_181.port_a_logical_ram_depth = 32,
		ram_block1a_181.port_a_logical_ram_width = 256,
		ram_block1a_181.port_b_address_clear = "none",
		ram_block1a_181.port_b_address_clock = "clock1",
		ram_block1a_181.port_b_address_width = 5,
		ram_block1a_181.port_b_data_out_clear = "none",
		ram_block1a_181.port_b_data_out_clock = "clock1",
		ram_block1a_181.port_b_data_width = 1,
		ram_block1a_181.port_b_first_address = 0,
		ram_block1a_181.port_b_first_bit_number = 181,
		ram_block1a_181.port_b_last_address = 31,
		ram_block1a_181.port_b_logical_ram_depth = 32,
		ram_block1a_181.port_b_logical_ram_width = 256,
		ram_block1a_181.port_b_read_enable_clock = "clock1",
		ram_block1a_181.ram_block_type = "AUTO",
		ram_block1a_181.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[182]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_182portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "none",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.clk1_core_clock_enable = "none",
		ram_block1a_182.clk1_input_clock_enable = "none",
		ram_block1a_182.clk1_output_clock_enable = "ena1",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_182.operation_mode = "dual_port",
		ram_block1a_182.port_a_address_width = 5,
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 0,
		ram_block1a_182.port_a_first_bit_number = 182,
		ram_block1a_182.port_a_last_address = 31,
		ram_block1a_182.port_a_logical_ram_depth = 32,
		ram_block1a_182.port_a_logical_ram_width = 256,
		ram_block1a_182.port_b_address_clear = "none",
		ram_block1a_182.port_b_address_clock = "clock1",
		ram_block1a_182.port_b_address_width = 5,
		ram_block1a_182.port_b_data_out_clear = "none",
		ram_block1a_182.port_b_data_out_clock = "clock1",
		ram_block1a_182.port_b_data_width = 1,
		ram_block1a_182.port_b_first_address = 0,
		ram_block1a_182.port_b_first_bit_number = 182,
		ram_block1a_182.port_b_last_address = 31,
		ram_block1a_182.port_b_logical_ram_depth = 32,
		ram_block1a_182.port_b_logical_ram_width = 256,
		ram_block1a_182.port_b_read_enable_clock = "clock1",
		ram_block1a_182.ram_block_type = "AUTO",
		ram_block1a_182.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[183]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_183portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "none",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.clk1_core_clock_enable = "none",
		ram_block1a_183.clk1_input_clock_enable = "none",
		ram_block1a_183.clk1_output_clock_enable = "ena1",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_183.operation_mode = "dual_port",
		ram_block1a_183.port_a_address_width = 5,
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 0,
		ram_block1a_183.port_a_first_bit_number = 183,
		ram_block1a_183.port_a_last_address = 31,
		ram_block1a_183.port_a_logical_ram_depth = 32,
		ram_block1a_183.port_a_logical_ram_width = 256,
		ram_block1a_183.port_b_address_clear = "none",
		ram_block1a_183.port_b_address_clock = "clock1",
		ram_block1a_183.port_b_address_width = 5,
		ram_block1a_183.port_b_data_out_clear = "none",
		ram_block1a_183.port_b_data_out_clock = "clock1",
		ram_block1a_183.port_b_data_width = 1,
		ram_block1a_183.port_b_first_address = 0,
		ram_block1a_183.port_b_first_bit_number = 183,
		ram_block1a_183.port_b_last_address = 31,
		ram_block1a_183.port_b_logical_ram_depth = 32,
		ram_block1a_183.port_b_logical_ram_width = 256,
		ram_block1a_183.port_b_read_enable_clock = "clock1",
		ram_block1a_183.ram_block_type = "AUTO",
		ram_block1a_183.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[184]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_184portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "none",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.clk1_core_clock_enable = "none",
		ram_block1a_184.clk1_input_clock_enable = "none",
		ram_block1a_184.clk1_output_clock_enable = "ena1",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_184.operation_mode = "dual_port",
		ram_block1a_184.port_a_address_width = 5,
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 0,
		ram_block1a_184.port_a_first_bit_number = 184,
		ram_block1a_184.port_a_last_address = 31,
		ram_block1a_184.port_a_logical_ram_depth = 32,
		ram_block1a_184.port_a_logical_ram_width = 256,
		ram_block1a_184.port_b_address_clear = "none",
		ram_block1a_184.port_b_address_clock = "clock1",
		ram_block1a_184.port_b_address_width = 5,
		ram_block1a_184.port_b_data_out_clear = "none",
		ram_block1a_184.port_b_data_out_clock = "clock1",
		ram_block1a_184.port_b_data_width = 1,
		ram_block1a_184.port_b_first_address = 0,
		ram_block1a_184.port_b_first_bit_number = 184,
		ram_block1a_184.port_b_last_address = 31,
		ram_block1a_184.port_b_logical_ram_depth = 32,
		ram_block1a_184.port_b_logical_ram_width = 256,
		ram_block1a_184.port_b_read_enable_clock = "clock1",
		ram_block1a_184.ram_block_type = "AUTO",
		ram_block1a_184.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[185]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_185portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "none",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.clk1_core_clock_enable = "none",
		ram_block1a_185.clk1_input_clock_enable = "none",
		ram_block1a_185.clk1_output_clock_enable = "ena1",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_185.operation_mode = "dual_port",
		ram_block1a_185.port_a_address_width = 5,
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 0,
		ram_block1a_185.port_a_first_bit_number = 185,
		ram_block1a_185.port_a_last_address = 31,
		ram_block1a_185.port_a_logical_ram_depth = 32,
		ram_block1a_185.port_a_logical_ram_width = 256,
		ram_block1a_185.port_b_address_clear = "none",
		ram_block1a_185.port_b_address_clock = "clock1",
		ram_block1a_185.port_b_address_width = 5,
		ram_block1a_185.port_b_data_out_clear = "none",
		ram_block1a_185.port_b_data_out_clock = "clock1",
		ram_block1a_185.port_b_data_width = 1,
		ram_block1a_185.port_b_first_address = 0,
		ram_block1a_185.port_b_first_bit_number = 185,
		ram_block1a_185.port_b_last_address = 31,
		ram_block1a_185.port_b_logical_ram_depth = 32,
		ram_block1a_185.port_b_logical_ram_width = 256,
		ram_block1a_185.port_b_read_enable_clock = "clock1",
		ram_block1a_185.ram_block_type = "AUTO",
		ram_block1a_185.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[186]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_186portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "none",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.clk1_core_clock_enable = "none",
		ram_block1a_186.clk1_input_clock_enable = "none",
		ram_block1a_186.clk1_output_clock_enable = "ena1",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_186.operation_mode = "dual_port",
		ram_block1a_186.port_a_address_width = 5,
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 0,
		ram_block1a_186.port_a_first_bit_number = 186,
		ram_block1a_186.port_a_last_address = 31,
		ram_block1a_186.port_a_logical_ram_depth = 32,
		ram_block1a_186.port_a_logical_ram_width = 256,
		ram_block1a_186.port_b_address_clear = "none",
		ram_block1a_186.port_b_address_clock = "clock1",
		ram_block1a_186.port_b_address_width = 5,
		ram_block1a_186.port_b_data_out_clear = "none",
		ram_block1a_186.port_b_data_out_clock = "clock1",
		ram_block1a_186.port_b_data_width = 1,
		ram_block1a_186.port_b_first_address = 0,
		ram_block1a_186.port_b_first_bit_number = 186,
		ram_block1a_186.port_b_last_address = 31,
		ram_block1a_186.port_b_logical_ram_depth = 32,
		ram_block1a_186.port_b_logical_ram_width = 256,
		ram_block1a_186.port_b_read_enable_clock = "clock1",
		ram_block1a_186.ram_block_type = "AUTO",
		ram_block1a_186.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[187]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_187portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "none",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.clk1_core_clock_enable = "none",
		ram_block1a_187.clk1_input_clock_enable = "none",
		ram_block1a_187.clk1_output_clock_enable = "ena1",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_187.operation_mode = "dual_port",
		ram_block1a_187.port_a_address_width = 5,
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 0,
		ram_block1a_187.port_a_first_bit_number = 187,
		ram_block1a_187.port_a_last_address = 31,
		ram_block1a_187.port_a_logical_ram_depth = 32,
		ram_block1a_187.port_a_logical_ram_width = 256,
		ram_block1a_187.port_b_address_clear = "none",
		ram_block1a_187.port_b_address_clock = "clock1",
		ram_block1a_187.port_b_address_width = 5,
		ram_block1a_187.port_b_data_out_clear = "none",
		ram_block1a_187.port_b_data_out_clock = "clock1",
		ram_block1a_187.port_b_data_width = 1,
		ram_block1a_187.port_b_first_address = 0,
		ram_block1a_187.port_b_first_bit_number = 187,
		ram_block1a_187.port_b_last_address = 31,
		ram_block1a_187.port_b_logical_ram_depth = 32,
		ram_block1a_187.port_b_logical_ram_width = 256,
		ram_block1a_187.port_b_read_enable_clock = "clock1",
		ram_block1a_187.ram_block_type = "AUTO",
		ram_block1a_187.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[188]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_188portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "none",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.clk1_core_clock_enable = "none",
		ram_block1a_188.clk1_input_clock_enable = "none",
		ram_block1a_188.clk1_output_clock_enable = "ena1",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_188.operation_mode = "dual_port",
		ram_block1a_188.port_a_address_width = 5,
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 0,
		ram_block1a_188.port_a_first_bit_number = 188,
		ram_block1a_188.port_a_last_address = 31,
		ram_block1a_188.port_a_logical_ram_depth = 32,
		ram_block1a_188.port_a_logical_ram_width = 256,
		ram_block1a_188.port_b_address_clear = "none",
		ram_block1a_188.port_b_address_clock = "clock1",
		ram_block1a_188.port_b_address_width = 5,
		ram_block1a_188.port_b_data_out_clear = "none",
		ram_block1a_188.port_b_data_out_clock = "clock1",
		ram_block1a_188.port_b_data_width = 1,
		ram_block1a_188.port_b_first_address = 0,
		ram_block1a_188.port_b_first_bit_number = 188,
		ram_block1a_188.port_b_last_address = 31,
		ram_block1a_188.port_b_logical_ram_depth = 32,
		ram_block1a_188.port_b_logical_ram_width = 256,
		ram_block1a_188.port_b_read_enable_clock = "clock1",
		ram_block1a_188.ram_block_type = "AUTO",
		ram_block1a_188.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[189]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_189portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "none",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.clk1_core_clock_enable = "none",
		ram_block1a_189.clk1_input_clock_enable = "none",
		ram_block1a_189.clk1_output_clock_enable = "ena1",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_189.operation_mode = "dual_port",
		ram_block1a_189.port_a_address_width = 5,
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 0,
		ram_block1a_189.port_a_first_bit_number = 189,
		ram_block1a_189.port_a_last_address = 31,
		ram_block1a_189.port_a_logical_ram_depth = 32,
		ram_block1a_189.port_a_logical_ram_width = 256,
		ram_block1a_189.port_b_address_clear = "none",
		ram_block1a_189.port_b_address_clock = "clock1",
		ram_block1a_189.port_b_address_width = 5,
		ram_block1a_189.port_b_data_out_clear = "none",
		ram_block1a_189.port_b_data_out_clock = "clock1",
		ram_block1a_189.port_b_data_width = 1,
		ram_block1a_189.port_b_first_address = 0,
		ram_block1a_189.port_b_first_bit_number = 189,
		ram_block1a_189.port_b_last_address = 31,
		ram_block1a_189.port_b_logical_ram_depth = 32,
		ram_block1a_189.port_b_logical_ram_width = 256,
		ram_block1a_189.port_b_read_enable_clock = "clock1",
		ram_block1a_189.ram_block_type = "AUTO",
		ram_block1a_189.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[190]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_190portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "none",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.clk1_core_clock_enable = "none",
		ram_block1a_190.clk1_input_clock_enable = "none",
		ram_block1a_190.clk1_output_clock_enable = "ena1",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_190.operation_mode = "dual_port",
		ram_block1a_190.port_a_address_width = 5,
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 0,
		ram_block1a_190.port_a_first_bit_number = 190,
		ram_block1a_190.port_a_last_address = 31,
		ram_block1a_190.port_a_logical_ram_depth = 32,
		ram_block1a_190.port_a_logical_ram_width = 256,
		ram_block1a_190.port_b_address_clear = "none",
		ram_block1a_190.port_b_address_clock = "clock1",
		ram_block1a_190.port_b_address_width = 5,
		ram_block1a_190.port_b_data_out_clear = "none",
		ram_block1a_190.port_b_data_out_clock = "clock1",
		ram_block1a_190.port_b_data_width = 1,
		ram_block1a_190.port_b_first_address = 0,
		ram_block1a_190.port_b_first_bit_number = 190,
		ram_block1a_190.port_b_last_address = 31,
		ram_block1a_190.port_b_logical_ram_depth = 32,
		ram_block1a_190.port_b_logical_ram_width = 256,
		ram_block1a_190.port_b_read_enable_clock = "clock1",
		ram_block1a_190.ram_block_type = "AUTO",
		ram_block1a_190.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[191]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_191portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "none",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.clk1_core_clock_enable = "none",
		ram_block1a_191.clk1_input_clock_enable = "none",
		ram_block1a_191.clk1_output_clock_enable = "ena1",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_191.operation_mode = "dual_port",
		ram_block1a_191.port_a_address_width = 5,
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 0,
		ram_block1a_191.port_a_first_bit_number = 191,
		ram_block1a_191.port_a_last_address = 31,
		ram_block1a_191.port_a_logical_ram_depth = 32,
		ram_block1a_191.port_a_logical_ram_width = 256,
		ram_block1a_191.port_b_address_clear = "none",
		ram_block1a_191.port_b_address_clock = "clock1",
		ram_block1a_191.port_b_address_width = 5,
		ram_block1a_191.port_b_data_out_clear = "none",
		ram_block1a_191.port_b_data_out_clock = "clock1",
		ram_block1a_191.port_b_data_width = 1,
		ram_block1a_191.port_b_first_address = 0,
		ram_block1a_191.port_b_first_bit_number = 191,
		ram_block1a_191.port_b_last_address = 31,
		ram_block1a_191.port_b_logical_ram_depth = 32,
		ram_block1a_191.port_b_logical_ram_width = 256,
		ram_block1a_191.port_b_read_enable_clock = "clock1",
		ram_block1a_191.ram_block_type = "AUTO",
		ram_block1a_191.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[192]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_192portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "none",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.clk1_core_clock_enable = "none",
		ram_block1a_192.clk1_input_clock_enable = "none",
		ram_block1a_192.clk1_output_clock_enable = "ena1",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_192.operation_mode = "dual_port",
		ram_block1a_192.port_a_address_width = 5,
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 0,
		ram_block1a_192.port_a_first_bit_number = 192,
		ram_block1a_192.port_a_last_address = 31,
		ram_block1a_192.port_a_logical_ram_depth = 32,
		ram_block1a_192.port_a_logical_ram_width = 256,
		ram_block1a_192.port_b_address_clear = "none",
		ram_block1a_192.port_b_address_clock = "clock1",
		ram_block1a_192.port_b_address_width = 5,
		ram_block1a_192.port_b_data_out_clear = "none",
		ram_block1a_192.port_b_data_out_clock = "clock1",
		ram_block1a_192.port_b_data_width = 1,
		ram_block1a_192.port_b_first_address = 0,
		ram_block1a_192.port_b_first_bit_number = 192,
		ram_block1a_192.port_b_last_address = 31,
		ram_block1a_192.port_b_logical_ram_depth = 32,
		ram_block1a_192.port_b_logical_ram_width = 256,
		ram_block1a_192.port_b_read_enable_clock = "clock1",
		ram_block1a_192.ram_block_type = "AUTO",
		ram_block1a_192.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[193]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_193portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "none",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.clk1_core_clock_enable = "none",
		ram_block1a_193.clk1_input_clock_enable = "none",
		ram_block1a_193.clk1_output_clock_enable = "ena1",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_193.operation_mode = "dual_port",
		ram_block1a_193.port_a_address_width = 5,
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 0,
		ram_block1a_193.port_a_first_bit_number = 193,
		ram_block1a_193.port_a_last_address = 31,
		ram_block1a_193.port_a_logical_ram_depth = 32,
		ram_block1a_193.port_a_logical_ram_width = 256,
		ram_block1a_193.port_b_address_clear = "none",
		ram_block1a_193.port_b_address_clock = "clock1",
		ram_block1a_193.port_b_address_width = 5,
		ram_block1a_193.port_b_data_out_clear = "none",
		ram_block1a_193.port_b_data_out_clock = "clock1",
		ram_block1a_193.port_b_data_width = 1,
		ram_block1a_193.port_b_first_address = 0,
		ram_block1a_193.port_b_first_bit_number = 193,
		ram_block1a_193.port_b_last_address = 31,
		ram_block1a_193.port_b_logical_ram_depth = 32,
		ram_block1a_193.port_b_logical_ram_width = 256,
		ram_block1a_193.port_b_read_enable_clock = "clock1",
		ram_block1a_193.ram_block_type = "AUTO",
		ram_block1a_193.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[194]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_194portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "none",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.clk1_core_clock_enable = "none",
		ram_block1a_194.clk1_input_clock_enable = "none",
		ram_block1a_194.clk1_output_clock_enable = "ena1",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_194.operation_mode = "dual_port",
		ram_block1a_194.port_a_address_width = 5,
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 0,
		ram_block1a_194.port_a_first_bit_number = 194,
		ram_block1a_194.port_a_last_address = 31,
		ram_block1a_194.port_a_logical_ram_depth = 32,
		ram_block1a_194.port_a_logical_ram_width = 256,
		ram_block1a_194.port_b_address_clear = "none",
		ram_block1a_194.port_b_address_clock = "clock1",
		ram_block1a_194.port_b_address_width = 5,
		ram_block1a_194.port_b_data_out_clear = "none",
		ram_block1a_194.port_b_data_out_clock = "clock1",
		ram_block1a_194.port_b_data_width = 1,
		ram_block1a_194.port_b_first_address = 0,
		ram_block1a_194.port_b_first_bit_number = 194,
		ram_block1a_194.port_b_last_address = 31,
		ram_block1a_194.port_b_logical_ram_depth = 32,
		ram_block1a_194.port_b_logical_ram_width = 256,
		ram_block1a_194.port_b_read_enable_clock = "clock1",
		ram_block1a_194.ram_block_type = "AUTO",
		ram_block1a_194.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[195]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_195portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "none",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.clk1_core_clock_enable = "none",
		ram_block1a_195.clk1_input_clock_enable = "none",
		ram_block1a_195.clk1_output_clock_enable = "ena1",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_195.operation_mode = "dual_port",
		ram_block1a_195.port_a_address_width = 5,
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 0,
		ram_block1a_195.port_a_first_bit_number = 195,
		ram_block1a_195.port_a_last_address = 31,
		ram_block1a_195.port_a_logical_ram_depth = 32,
		ram_block1a_195.port_a_logical_ram_width = 256,
		ram_block1a_195.port_b_address_clear = "none",
		ram_block1a_195.port_b_address_clock = "clock1",
		ram_block1a_195.port_b_address_width = 5,
		ram_block1a_195.port_b_data_out_clear = "none",
		ram_block1a_195.port_b_data_out_clock = "clock1",
		ram_block1a_195.port_b_data_width = 1,
		ram_block1a_195.port_b_first_address = 0,
		ram_block1a_195.port_b_first_bit_number = 195,
		ram_block1a_195.port_b_last_address = 31,
		ram_block1a_195.port_b_logical_ram_depth = 32,
		ram_block1a_195.port_b_logical_ram_width = 256,
		ram_block1a_195.port_b_read_enable_clock = "clock1",
		ram_block1a_195.ram_block_type = "AUTO",
		ram_block1a_195.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[196]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_196portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "none",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.clk1_core_clock_enable = "none",
		ram_block1a_196.clk1_input_clock_enable = "none",
		ram_block1a_196.clk1_output_clock_enable = "ena1",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_196.operation_mode = "dual_port",
		ram_block1a_196.port_a_address_width = 5,
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 0,
		ram_block1a_196.port_a_first_bit_number = 196,
		ram_block1a_196.port_a_last_address = 31,
		ram_block1a_196.port_a_logical_ram_depth = 32,
		ram_block1a_196.port_a_logical_ram_width = 256,
		ram_block1a_196.port_b_address_clear = "none",
		ram_block1a_196.port_b_address_clock = "clock1",
		ram_block1a_196.port_b_address_width = 5,
		ram_block1a_196.port_b_data_out_clear = "none",
		ram_block1a_196.port_b_data_out_clock = "clock1",
		ram_block1a_196.port_b_data_width = 1,
		ram_block1a_196.port_b_first_address = 0,
		ram_block1a_196.port_b_first_bit_number = 196,
		ram_block1a_196.port_b_last_address = 31,
		ram_block1a_196.port_b_logical_ram_depth = 32,
		ram_block1a_196.port_b_logical_ram_width = 256,
		ram_block1a_196.port_b_read_enable_clock = "clock1",
		ram_block1a_196.ram_block_type = "AUTO",
		ram_block1a_196.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[197]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_197portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "none",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.clk1_core_clock_enable = "none",
		ram_block1a_197.clk1_input_clock_enable = "none",
		ram_block1a_197.clk1_output_clock_enable = "ena1",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_197.operation_mode = "dual_port",
		ram_block1a_197.port_a_address_width = 5,
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 0,
		ram_block1a_197.port_a_first_bit_number = 197,
		ram_block1a_197.port_a_last_address = 31,
		ram_block1a_197.port_a_logical_ram_depth = 32,
		ram_block1a_197.port_a_logical_ram_width = 256,
		ram_block1a_197.port_b_address_clear = "none",
		ram_block1a_197.port_b_address_clock = "clock1",
		ram_block1a_197.port_b_address_width = 5,
		ram_block1a_197.port_b_data_out_clear = "none",
		ram_block1a_197.port_b_data_out_clock = "clock1",
		ram_block1a_197.port_b_data_width = 1,
		ram_block1a_197.port_b_first_address = 0,
		ram_block1a_197.port_b_first_bit_number = 197,
		ram_block1a_197.port_b_last_address = 31,
		ram_block1a_197.port_b_logical_ram_depth = 32,
		ram_block1a_197.port_b_logical_ram_width = 256,
		ram_block1a_197.port_b_read_enable_clock = "clock1",
		ram_block1a_197.ram_block_type = "AUTO",
		ram_block1a_197.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[198]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_198portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "none",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.clk1_core_clock_enable = "none",
		ram_block1a_198.clk1_input_clock_enable = "none",
		ram_block1a_198.clk1_output_clock_enable = "ena1",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_198.operation_mode = "dual_port",
		ram_block1a_198.port_a_address_width = 5,
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 0,
		ram_block1a_198.port_a_first_bit_number = 198,
		ram_block1a_198.port_a_last_address = 31,
		ram_block1a_198.port_a_logical_ram_depth = 32,
		ram_block1a_198.port_a_logical_ram_width = 256,
		ram_block1a_198.port_b_address_clear = "none",
		ram_block1a_198.port_b_address_clock = "clock1",
		ram_block1a_198.port_b_address_width = 5,
		ram_block1a_198.port_b_data_out_clear = "none",
		ram_block1a_198.port_b_data_out_clock = "clock1",
		ram_block1a_198.port_b_data_width = 1,
		ram_block1a_198.port_b_first_address = 0,
		ram_block1a_198.port_b_first_bit_number = 198,
		ram_block1a_198.port_b_last_address = 31,
		ram_block1a_198.port_b_logical_ram_depth = 32,
		ram_block1a_198.port_b_logical_ram_width = 256,
		ram_block1a_198.port_b_read_enable_clock = "clock1",
		ram_block1a_198.ram_block_type = "AUTO",
		ram_block1a_198.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[199]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_199portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "none",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.clk1_core_clock_enable = "none",
		ram_block1a_199.clk1_input_clock_enable = "none",
		ram_block1a_199.clk1_output_clock_enable = "ena1",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_199.operation_mode = "dual_port",
		ram_block1a_199.port_a_address_width = 5,
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 0,
		ram_block1a_199.port_a_first_bit_number = 199,
		ram_block1a_199.port_a_last_address = 31,
		ram_block1a_199.port_a_logical_ram_depth = 32,
		ram_block1a_199.port_a_logical_ram_width = 256,
		ram_block1a_199.port_b_address_clear = "none",
		ram_block1a_199.port_b_address_clock = "clock1",
		ram_block1a_199.port_b_address_width = 5,
		ram_block1a_199.port_b_data_out_clear = "none",
		ram_block1a_199.port_b_data_out_clock = "clock1",
		ram_block1a_199.port_b_data_width = 1,
		ram_block1a_199.port_b_first_address = 0,
		ram_block1a_199.port_b_first_bit_number = 199,
		ram_block1a_199.port_b_last_address = 31,
		ram_block1a_199.port_b_logical_ram_depth = 32,
		ram_block1a_199.port_b_logical_ram_width = 256,
		ram_block1a_199.port_b_read_enable_clock = "clock1",
		ram_block1a_199.ram_block_type = "AUTO",
		ram_block1a_199.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[200]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_200portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "none",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.clk1_core_clock_enable = "none",
		ram_block1a_200.clk1_input_clock_enable = "none",
		ram_block1a_200.clk1_output_clock_enable = "ena1",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_200.operation_mode = "dual_port",
		ram_block1a_200.port_a_address_width = 5,
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 0,
		ram_block1a_200.port_a_first_bit_number = 200,
		ram_block1a_200.port_a_last_address = 31,
		ram_block1a_200.port_a_logical_ram_depth = 32,
		ram_block1a_200.port_a_logical_ram_width = 256,
		ram_block1a_200.port_b_address_clear = "none",
		ram_block1a_200.port_b_address_clock = "clock1",
		ram_block1a_200.port_b_address_width = 5,
		ram_block1a_200.port_b_data_out_clear = "none",
		ram_block1a_200.port_b_data_out_clock = "clock1",
		ram_block1a_200.port_b_data_width = 1,
		ram_block1a_200.port_b_first_address = 0,
		ram_block1a_200.port_b_first_bit_number = 200,
		ram_block1a_200.port_b_last_address = 31,
		ram_block1a_200.port_b_logical_ram_depth = 32,
		ram_block1a_200.port_b_logical_ram_width = 256,
		ram_block1a_200.port_b_read_enable_clock = "clock1",
		ram_block1a_200.ram_block_type = "AUTO",
		ram_block1a_200.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[201]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_201portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "none",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.clk1_core_clock_enable = "none",
		ram_block1a_201.clk1_input_clock_enable = "none",
		ram_block1a_201.clk1_output_clock_enable = "ena1",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_201.operation_mode = "dual_port",
		ram_block1a_201.port_a_address_width = 5,
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 0,
		ram_block1a_201.port_a_first_bit_number = 201,
		ram_block1a_201.port_a_last_address = 31,
		ram_block1a_201.port_a_logical_ram_depth = 32,
		ram_block1a_201.port_a_logical_ram_width = 256,
		ram_block1a_201.port_b_address_clear = "none",
		ram_block1a_201.port_b_address_clock = "clock1",
		ram_block1a_201.port_b_address_width = 5,
		ram_block1a_201.port_b_data_out_clear = "none",
		ram_block1a_201.port_b_data_out_clock = "clock1",
		ram_block1a_201.port_b_data_width = 1,
		ram_block1a_201.port_b_first_address = 0,
		ram_block1a_201.port_b_first_bit_number = 201,
		ram_block1a_201.port_b_last_address = 31,
		ram_block1a_201.port_b_logical_ram_depth = 32,
		ram_block1a_201.port_b_logical_ram_width = 256,
		ram_block1a_201.port_b_read_enable_clock = "clock1",
		ram_block1a_201.ram_block_type = "AUTO",
		ram_block1a_201.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[202]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_202portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "none",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.clk1_core_clock_enable = "none",
		ram_block1a_202.clk1_input_clock_enable = "none",
		ram_block1a_202.clk1_output_clock_enable = "ena1",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_202.operation_mode = "dual_port",
		ram_block1a_202.port_a_address_width = 5,
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 0,
		ram_block1a_202.port_a_first_bit_number = 202,
		ram_block1a_202.port_a_last_address = 31,
		ram_block1a_202.port_a_logical_ram_depth = 32,
		ram_block1a_202.port_a_logical_ram_width = 256,
		ram_block1a_202.port_b_address_clear = "none",
		ram_block1a_202.port_b_address_clock = "clock1",
		ram_block1a_202.port_b_address_width = 5,
		ram_block1a_202.port_b_data_out_clear = "none",
		ram_block1a_202.port_b_data_out_clock = "clock1",
		ram_block1a_202.port_b_data_width = 1,
		ram_block1a_202.port_b_first_address = 0,
		ram_block1a_202.port_b_first_bit_number = 202,
		ram_block1a_202.port_b_last_address = 31,
		ram_block1a_202.port_b_logical_ram_depth = 32,
		ram_block1a_202.port_b_logical_ram_width = 256,
		ram_block1a_202.port_b_read_enable_clock = "clock1",
		ram_block1a_202.ram_block_type = "AUTO",
		ram_block1a_202.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[203]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_203portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "none",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.clk1_core_clock_enable = "none",
		ram_block1a_203.clk1_input_clock_enable = "none",
		ram_block1a_203.clk1_output_clock_enable = "ena1",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_203.operation_mode = "dual_port",
		ram_block1a_203.port_a_address_width = 5,
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 0,
		ram_block1a_203.port_a_first_bit_number = 203,
		ram_block1a_203.port_a_last_address = 31,
		ram_block1a_203.port_a_logical_ram_depth = 32,
		ram_block1a_203.port_a_logical_ram_width = 256,
		ram_block1a_203.port_b_address_clear = "none",
		ram_block1a_203.port_b_address_clock = "clock1",
		ram_block1a_203.port_b_address_width = 5,
		ram_block1a_203.port_b_data_out_clear = "none",
		ram_block1a_203.port_b_data_out_clock = "clock1",
		ram_block1a_203.port_b_data_width = 1,
		ram_block1a_203.port_b_first_address = 0,
		ram_block1a_203.port_b_first_bit_number = 203,
		ram_block1a_203.port_b_last_address = 31,
		ram_block1a_203.port_b_logical_ram_depth = 32,
		ram_block1a_203.port_b_logical_ram_width = 256,
		ram_block1a_203.port_b_read_enable_clock = "clock1",
		ram_block1a_203.ram_block_type = "AUTO",
		ram_block1a_203.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[204]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_204portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "none",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.clk1_core_clock_enable = "none",
		ram_block1a_204.clk1_input_clock_enable = "none",
		ram_block1a_204.clk1_output_clock_enable = "ena1",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_204.operation_mode = "dual_port",
		ram_block1a_204.port_a_address_width = 5,
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 0,
		ram_block1a_204.port_a_first_bit_number = 204,
		ram_block1a_204.port_a_last_address = 31,
		ram_block1a_204.port_a_logical_ram_depth = 32,
		ram_block1a_204.port_a_logical_ram_width = 256,
		ram_block1a_204.port_b_address_clear = "none",
		ram_block1a_204.port_b_address_clock = "clock1",
		ram_block1a_204.port_b_address_width = 5,
		ram_block1a_204.port_b_data_out_clear = "none",
		ram_block1a_204.port_b_data_out_clock = "clock1",
		ram_block1a_204.port_b_data_width = 1,
		ram_block1a_204.port_b_first_address = 0,
		ram_block1a_204.port_b_first_bit_number = 204,
		ram_block1a_204.port_b_last_address = 31,
		ram_block1a_204.port_b_logical_ram_depth = 32,
		ram_block1a_204.port_b_logical_ram_width = 256,
		ram_block1a_204.port_b_read_enable_clock = "clock1",
		ram_block1a_204.ram_block_type = "AUTO",
		ram_block1a_204.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[205]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_205portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "none",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.clk1_core_clock_enable = "none",
		ram_block1a_205.clk1_input_clock_enable = "none",
		ram_block1a_205.clk1_output_clock_enable = "ena1",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_205.operation_mode = "dual_port",
		ram_block1a_205.port_a_address_width = 5,
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 0,
		ram_block1a_205.port_a_first_bit_number = 205,
		ram_block1a_205.port_a_last_address = 31,
		ram_block1a_205.port_a_logical_ram_depth = 32,
		ram_block1a_205.port_a_logical_ram_width = 256,
		ram_block1a_205.port_b_address_clear = "none",
		ram_block1a_205.port_b_address_clock = "clock1",
		ram_block1a_205.port_b_address_width = 5,
		ram_block1a_205.port_b_data_out_clear = "none",
		ram_block1a_205.port_b_data_out_clock = "clock1",
		ram_block1a_205.port_b_data_width = 1,
		ram_block1a_205.port_b_first_address = 0,
		ram_block1a_205.port_b_first_bit_number = 205,
		ram_block1a_205.port_b_last_address = 31,
		ram_block1a_205.port_b_logical_ram_depth = 32,
		ram_block1a_205.port_b_logical_ram_width = 256,
		ram_block1a_205.port_b_read_enable_clock = "clock1",
		ram_block1a_205.ram_block_type = "AUTO",
		ram_block1a_205.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[206]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_206portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "none",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.clk1_core_clock_enable = "none",
		ram_block1a_206.clk1_input_clock_enable = "none",
		ram_block1a_206.clk1_output_clock_enable = "ena1",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_206.operation_mode = "dual_port",
		ram_block1a_206.port_a_address_width = 5,
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 0,
		ram_block1a_206.port_a_first_bit_number = 206,
		ram_block1a_206.port_a_last_address = 31,
		ram_block1a_206.port_a_logical_ram_depth = 32,
		ram_block1a_206.port_a_logical_ram_width = 256,
		ram_block1a_206.port_b_address_clear = "none",
		ram_block1a_206.port_b_address_clock = "clock1",
		ram_block1a_206.port_b_address_width = 5,
		ram_block1a_206.port_b_data_out_clear = "none",
		ram_block1a_206.port_b_data_out_clock = "clock1",
		ram_block1a_206.port_b_data_width = 1,
		ram_block1a_206.port_b_first_address = 0,
		ram_block1a_206.port_b_first_bit_number = 206,
		ram_block1a_206.port_b_last_address = 31,
		ram_block1a_206.port_b_logical_ram_depth = 32,
		ram_block1a_206.port_b_logical_ram_width = 256,
		ram_block1a_206.port_b_read_enable_clock = "clock1",
		ram_block1a_206.ram_block_type = "AUTO",
		ram_block1a_206.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[207]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_207portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "none",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.clk1_core_clock_enable = "none",
		ram_block1a_207.clk1_input_clock_enable = "none",
		ram_block1a_207.clk1_output_clock_enable = "ena1",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_207.operation_mode = "dual_port",
		ram_block1a_207.port_a_address_width = 5,
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 0,
		ram_block1a_207.port_a_first_bit_number = 207,
		ram_block1a_207.port_a_last_address = 31,
		ram_block1a_207.port_a_logical_ram_depth = 32,
		ram_block1a_207.port_a_logical_ram_width = 256,
		ram_block1a_207.port_b_address_clear = "none",
		ram_block1a_207.port_b_address_clock = "clock1",
		ram_block1a_207.port_b_address_width = 5,
		ram_block1a_207.port_b_data_out_clear = "none",
		ram_block1a_207.port_b_data_out_clock = "clock1",
		ram_block1a_207.port_b_data_width = 1,
		ram_block1a_207.port_b_first_address = 0,
		ram_block1a_207.port_b_first_bit_number = 207,
		ram_block1a_207.port_b_last_address = 31,
		ram_block1a_207.port_b_logical_ram_depth = 32,
		ram_block1a_207.port_b_logical_ram_width = 256,
		ram_block1a_207.port_b_read_enable_clock = "clock1",
		ram_block1a_207.ram_block_type = "AUTO",
		ram_block1a_207.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[208]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_208portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "none",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.clk1_core_clock_enable = "none",
		ram_block1a_208.clk1_input_clock_enable = "none",
		ram_block1a_208.clk1_output_clock_enable = "ena1",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_208.operation_mode = "dual_port",
		ram_block1a_208.port_a_address_width = 5,
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 0,
		ram_block1a_208.port_a_first_bit_number = 208,
		ram_block1a_208.port_a_last_address = 31,
		ram_block1a_208.port_a_logical_ram_depth = 32,
		ram_block1a_208.port_a_logical_ram_width = 256,
		ram_block1a_208.port_b_address_clear = "none",
		ram_block1a_208.port_b_address_clock = "clock1",
		ram_block1a_208.port_b_address_width = 5,
		ram_block1a_208.port_b_data_out_clear = "none",
		ram_block1a_208.port_b_data_out_clock = "clock1",
		ram_block1a_208.port_b_data_width = 1,
		ram_block1a_208.port_b_first_address = 0,
		ram_block1a_208.port_b_first_bit_number = 208,
		ram_block1a_208.port_b_last_address = 31,
		ram_block1a_208.port_b_logical_ram_depth = 32,
		ram_block1a_208.port_b_logical_ram_width = 256,
		ram_block1a_208.port_b_read_enable_clock = "clock1",
		ram_block1a_208.ram_block_type = "AUTO",
		ram_block1a_208.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[209]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_209portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "none",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.clk1_core_clock_enable = "none",
		ram_block1a_209.clk1_input_clock_enable = "none",
		ram_block1a_209.clk1_output_clock_enable = "ena1",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_209.operation_mode = "dual_port",
		ram_block1a_209.port_a_address_width = 5,
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 0,
		ram_block1a_209.port_a_first_bit_number = 209,
		ram_block1a_209.port_a_last_address = 31,
		ram_block1a_209.port_a_logical_ram_depth = 32,
		ram_block1a_209.port_a_logical_ram_width = 256,
		ram_block1a_209.port_b_address_clear = "none",
		ram_block1a_209.port_b_address_clock = "clock1",
		ram_block1a_209.port_b_address_width = 5,
		ram_block1a_209.port_b_data_out_clear = "none",
		ram_block1a_209.port_b_data_out_clock = "clock1",
		ram_block1a_209.port_b_data_width = 1,
		ram_block1a_209.port_b_first_address = 0,
		ram_block1a_209.port_b_first_bit_number = 209,
		ram_block1a_209.port_b_last_address = 31,
		ram_block1a_209.port_b_logical_ram_depth = 32,
		ram_block1a_209.port_b_logical_ram_width = 256,
		ram_block1a_209.port_b_read_enable_clock = "clock1",
		ram_block1a_209.ram_block_type = "AUTO",
		ram_block1a_209.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[210]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_210portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "none",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.clk1_core_clock_enable = "none",
		ram_block1a_210.clk1_input_clock_enable = "none",
		ram_block1a_210.clk1_output_clock_enable = "ena1",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_210.operation_mode = "dual_port",
		ram_block1a_210.port_a_address_width = 5,
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 0,
		ram_block1a_210.port_a_first_bit_number = 210,
		ram_block1a_210.port_a_last_address = 31,
		ram_block1a_210.port_a_logical_ram_depth = 32,
		ram_block1a_210.port_a_logical_ram_width = 256,
		ram_block1a_210.port_b_address_clear = "none",
		ram_block1a_210.port_b_address_clock = "clock1",
		ram_block1a_210.port_b_address_width = 5,
		ram_block1a_210.port_b_data_out_clear = "none",
		ram_block1a_210.port_b_data_out_clock = "clock1",
		ram_block1a_210.port_b_data_width = 1,
		ram_block1a_210.port_b_first_address = 0,
		ram_block1a_210.port_b_first_bit_number = 210,
		ram_block1a_210.port_b_last_address = 31,
		ram_block1a_210.port_b_logical_ram_depth = 32,
		ram_block1a_210.port_b_logical_ram_width = 256,
		ram_block1a_210.port_b_read_enable_clock = "clock1",
		ram_block1a_210.ram_block_type = "AUTO",
		ram_block1a_210.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[211]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_211portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "none",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.clk1_core_clock_enable = "none",
		ram_block1a_211.clk1_input_clock_enable = "none",
		ram_block1a_211.clk1_output_clock_enable = "ena1",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_211.operation_mode = "dual_port",
		ram_block1a_211.port_a_address_width = 5,
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 0,
		ram_block1a_211.port_a_first_bit_number = 211,
		ram_block1a_211.port_a_last_address = 31,
		ram_block1a_211.port_a_logical_ram_depth = 32,
		ram_block1a_211.port_a_logical_ram_width = 256,
		ram_block1a_211.port_b_address_clear = "none",
		ram_block1a_211.port_b_address_clock = "clock1",
		ram_block1a_211.port_b_address_width = 5,
		ram_block1a_211.port_b_data_out_clear = "none",
		ram_block1a_211.port_b_data_out_clock = "clock1",
		ram_block1a_211.port_b_data_width = 1,
		ram_block1a_211.port_b_first_address = 0,
		ram_block1a_211.port_b_first_bit_number = 211,
		ram_block1a_211.port_b_last_address = 31,
		ram_block1a_211.port_b_logical_ram_depth = 32,
		ram_block1a_211.port_b_logical_ram_width = 256,
		ram_block1a_211.port_b_read_enable_clock = "clock1",
		ram_block1a_211.ram_block_type = "AUTO",
		ram_block1a_211.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[212]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_212portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "none",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.clk1_core_clock_enable = "none",
		ram_block1a_212.clk1_input_clock_enable = "none",
		ram_block1a_212.clk1_output_clock_enable = "ena1",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_212.operation_mode = "dual_port",
		ram_block1a_212.port_a_address_width = 5,
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 0,
		ram_block1a_212.port_a_first_bit_number = 212,
		ram_block1a_212.port_a_last_address = 31,
		ram_block1a_212.port_a_logical_ram_depth = 32,
		ram_block1a_212.port_a_logical_ram_width = 256,
		ram_block1a_212.port_b_address_clear = "none",
		ram_block1a_212.port_b_address_clock = "clock1",
		ram_block1a_212.port_b_address_width = 5,
		ram_block1a_212.port_b_data_out_clear = "none",
		ram_block1a_212.port_b_data_out_clock = "clock1",
		ram_block1a_212.port_b_data_width = 1,
		ram_block1a_212.port_b_first_address = 0,
		ram_block1a_212.port_b_first_bit_number = 212,
		ram_block1a_212.port_b_last_address = 31,
		ram_block1a_212.port_b_logical_ram_depth = 32,
		ram_block1a_212.port_b_logical_ram_width = 256,
		ram_block1a_212.port_b_read_enable_clock = "clock1",
		ram_block1a_212.ram_block_type = "AUTO",
		ram_block1a_212.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[213]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_213portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "none",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.clk1_core_clock_enable = "none",
		ram_block1a_213.clk1_input_clock_enable = "none",
		ram_block1a_213.clk1_output_clock_enable = "ena1",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_213.operation_mode = "dual_port",
		ram_block1a_213.port_a_address_width = 5,
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 0,
		ram_block1a_213.port_a_first_bit_number = 213,
		ram_block1a_213.port_a_last_address = 31,
		ram_block1a_213.port_a_logical_ram_depth = 32,
		ram_block1a_213.port_a_logical_ram_width = 256,
		ram_block1a_213.port_b_address_clear = "none",
		ram_block1a_213.port_b_address_clock = "clock1",
		ram_block1a_213.port_b_address_width = 5,
		ram_block1a_213.port_b_data_out_clear = "none",
		ram_block1a_213.port_b_data_out_clock = "clock1",
		ram_block1a_213.port_b_data_width = 1,
		ram_block1a_213.port_b_first_address = 0,
		ram_block1a_213.port_b_first_bit_number = 213,
		ram_block1a_213.port_b_last_address = 31,
		ram_block1a_213.port_b_logical_ram_depth = 32,
		ram_block1a_213.port_b_logical_ram_width = 256,
		ram_block1a_213.port_b_read_enable_clock = "clock1",
		ram_block1a_213.ram_block_type = "AUTO",
		ram_block1a_213.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[214]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_214portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "none",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.clk1_core_clock_enable = "none",
		ram_block1a_214.clk1_input_clock_enable = "none",
		ram_block1a_214.clk1_output_clock_enable = "ena1",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_214.operation_mode = "dual_port",
		ram_block1a_214.port_a_address_width = 5,
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 0,
		ram_block1a_214.port_a_first_bit_number = 214,
		ram_block1a_214.port_a_last_address = 31,
		ram_block1a_214.port_a_logical_ram_depth = 32,
		ram_block1a_214.port_a_logical_ram_width = 256,
		ram_block1a_214.port_b_address_clear = "none",
		ram_block1a_214.port_b_address_clock = "clock1",
		ram_block1a_214.port_b_address_width = 5,
		ram_block1a_214.port_b_data_out_clear = "none",
		ram_block1a_214.port_b_data_out_clock = "clock1",
		ram_block1a_214.port_b_data_width = 1,
		ram_block1a_214.port_b_first_address = 0,
		ram_block1a_214.port_b_first_bit_number = 214,
		ram_block1a_214.port_b_last_address = 31,
		ram_block1a_214.port_b_logical_ram_depth = 32,
		ram_block1a_214.port_b_logical_ram_width = 256,
		ram_block1a_214.port_b_read_enable_clock = "clock1",
		ram_block1a_214.ram_block_type = "AUTO",
		ram_block1a_214.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[215]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_215portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "none",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.clk1_core_clock_enable = "none",
		ram_block1a_215.clk1_input_clock_enable = "none",
		ram_block1a_215.clk1_output_clock_enable = "ena1",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_215.operation_mode = "dual_port",
		ram_block1a_215.port_a_address_width = 5,
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 0,
		ram_block1a_215.port_a_first_bit_number = 215,
		ram_block1a_215.port_a_last_address = 31,
		ram_block1a_215.port_a_logical_ram_depth = 32,
		ram_block1a_215.port_a_logical_ram_width = 256,
		ram_block1a_215.port_b_address_clear = "none",
		ram_block1a_215.port_b_address_clock = "clock1",
		ram_block1a_215.port_b_address_width = 5,
		ram_block1a_215.port_b_data_out_clear = "none",
		ram_block1a_215.port_b_data_out_clock = "clock1",
		ram_block1a_215.port_b_data_width = 1,
		ram_block1a_215.port_b_first_address = 0,
		ram_block1a_215.port_b_first_bit_number = 215,
		ram_block1a_215.port_b_last_address = 31,
		ram_block1a_215.port_b_logical_ram_depth = 32,
		ram_block1a_215.port_b_logical_ram_width = 256,
		ram_block1a_215.port_b_read_enable_clock = "clock1",
		ram_block1a_215.ram_block_type = "AUTO",
		ram_block1a_215.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[216]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_216portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "none",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.clk1_core_clock_enable = "none",
		ram_block1a_216.clk1_input_clock_enable = "none",
		ram_block1a_216.clk1_output_clock_enable = "ena1",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_216.operation_mode = "dual_port",
		ram_block1a_216.port_a_address_width = 5,
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 0,
		ram_block1a_216.port_a_first_bit_number = 216,
		ram_block1a_216.port_a_last_address = 31,
		ram_block1a_216.port_a_logical_ram_depth = 32,
		ram_block1a_216.port_a_logical_ram_width = 256,
		ram_block1a_216.port_b_address_clear = "none",
		ram_block1a_216.port_b_address_clock = "clock1",
		ram_block1a_216.port_b_address_width = 5,
		ram_block1a_216.port_b_data_out_clear = "none",
		ram_block1a_216.port_b_data_out_clock = "clock1",
		ram_block1a_216.port_b_data_width = 1,
		ram_block1a_216.port_b_first_address = 0,
		ram_block1a_216.port_b_first_bit_number = 216,
		ram_block1a_216.port_b_last_address = 31,
		ram_block1a_216.port_b_logical_ram_depth = 32,
		ram_block1a_216.port_b_logical_ram_width = 256,
		ram_block1a_216.port_b_read_enable_clock = "clock1",
		ram_block1a_216.ram_block_type = "AUTO",
		ram_block1a_216.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[217]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_217portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "none",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.clk1_core_clock_enable = "none",
		ram_block1a_217.clk1_input_clock_enable = "none",
		ram_block1a_217.clk1_output_clock_enable = "ena1",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_217.operation_mode = "dual_port",
		ram_block1a_217.port_a_address_width = 5,
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 0,
		ram_block1a_217.port_a_first_bit_number = 217,
		ram_block1a_217.port_a_last_address = 31,
		ram_block1a_217.port_a_logical_ram_depth = 32,
		ram_block1a_217.port_a_logical_ram_width = 256,
		ram_block1a_217.port_b_address_clear = "none",
		ram_block1a_217.port_b_address_clock = "clock1",
		ram_block1a_217.port_b_address_width = 5,
		ram_block1a_217.port_b_data_out_clear = "none",
		ram_block1a_217.port_b_data_out_clock = "clock1",
		ram_block1a_217.port_b_data_width = 1,
		ram_block1a_217.port_b_first_address = 0,
		ram_block1a_217.port_b_first_bit_number = 217,
		ram_block1a_217.port_b_last_address = 31,
		ram_block1a_217.port_b_logical_ram_depth = 32,
		ram_block1a_217.port_b_logical_ram_width = 256,
		ram_block1a_217.port_b_read_enable_clock = "clock1",
		ram_block1a_217.ram_block_type = "AUTO",
		ram_block1a_217.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[218]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_218portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "none",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.clk1_core_clock_enable = "none",
		ram_block1a_218.clk1_input_clock_enable = "none",
		ram_block1a_218.clk1_output_clock_enable = "ena1",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_218.operation_mode = "dual_port",
		ram_block1a_218.port_a_address_width = 5,
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 0,
		ram_block1a_218.port_a_first_bit_number = 218,
		ram_block1a_218.port_a_last_address = 31,
		ram_block1a_218.port_a_logical_ram_depth = 32,
		ram_block1a_218.port_a_logical_ram_width = 256,
		ram_block1a_218.port_b_address_clear = "none",
		ram_block1a_218.port_b_address_clock = "clock1",
		ram_block1a_218.port_b_address_width = 5,
		ram_block1a_218.port_b_data_out_clear = "none",
		ram_block1a_218.port_b_data_out_clock = "clock1",
		ram_block1a_218.port_b_data_width = 1,
		ram_block1a_218.port_b_first_address = 0,
		ram_block1a_218.port_b_first_bit_number = 218,
		ram_block1a_218.port_b_last_address = 31,
		ram_block1a_218.port_b_logical_ram_depth = 32,
		ram_block1a_218.port_b_logical_ram_width = 256,
		ram_block1a_218.port_b_read_enable_clock = "clock1",
		ram_block1a_218.ram_block_type = "AUTO",
		ram_block1a_218.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[219]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_219portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "none",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.clk1_core_clock_enable = "none",
		ram_block1a_219.clk1_input_clock_enable = "none",
		ram_block1a_219.clk1_output_clock_enable = "ena1",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_219.operation_mode = "dual_port",
		ram_block1a_219.port_a_address_width = 5,
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 0,
		ram_block1a_219.port_a_first_bit_number = 219,
		ram_block1a_219.port_a_last_address = 31,
		ram_block1a_219.port_a_logical_ram_depth = 32,
		ram_block1a_219.port_a_logical_ram_width = 256,
		ram_block1a_219.port_b_address_clear = "none",
		ram_block1a_219.port_b_address_clock = "clock1",
		ram_block1a_219.port_b_address_width = 5,
		ram_block1a_219.port_b_data_out_clear = "none",
		ram_block1a_219.port_b_data_out_clock = "clock1",
		ram_block1a_219.port_b_data_width = 1,
		ram_block1a_219.port_b_first_address = 0,
		ram_block1a_219.port_b_first_bit_number = 219,
		ram_block1a_219.port_b_last_address = 31,
		ram_block1a_219.port_b_logical_ram_depth = 32,
		ram_block1a_219.port_b_logical_ram_width = 256,
		ram_block1a_219.port_b_read_enable_clock = "clock1",
		ram_block1a_219.ram_block_type = "AUTO",
		ram_block1a_219.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[220]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_220portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "none",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.clk1_core_clock_enable = "none",
		ram_block1a_220.clk1_input_clock_enable = "none",
		ram_block1a_220.clk1_output_clock_enable = "ena1",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_220.operation_mode = "dual_port",
		ram_block1a_220.port_a_address_width = 5,
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 0,
		ram_block1a_220.port_a_first_bit_number = 220,
		ram_block1a_220.port_a_last_address = 31,
		ram_block1a_220.port_a_logical_ram_depth = 32,
		ram_block1a_220.port_a_logical_ram_width = 256,
		ram_block1a_220.port_b_address_clear = "none",
		ram_block1a_220.port_b_address_clock = "clock1",
		ram_block1a_220.port_b_address_width = 5,
		ram_block1a_220.port_b_data_out_clear = "none",
		ram_block1a_220.port_b_data_out_clock = "clock1",
		ram_block1a_220.port_b_data_width = 1,
		ram_block1a_220.port_b_first_address = 0,
		ram_block1a_220.port_b_first_bit_number = 220,
		ram_block1a_220.port_b_last_address = 31,
		ram_block1a_220.port_b_logical_ram_depth = 32,
		ram_block1a_220.port_b_logical_ram_width = 256,
		ram_block1a_220.port_b_read_enable_clock = "clock1",
		ram_block1a_220.ram_block_type = "AUTO",
		ram_block1a_220.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[221]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_221portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "none",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.clk1_core_clock_enable = "none",
		ram_block1a_221.clk1_input_clock_enable = "none",
		ram_block1a_221.clk1_output_clock_enable = "ena1",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_221.operation_mode = "dual_port",
		ram_block1a_221.port_a_address_width = 5,
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 0,
		ram_block1a_221.port_a_first_bit_number = 221,
		ram_block1a_221.port_a_last_address = 31,
		ram_block1a_221.port_a_logical_ram_depth = 32,
		ram_block1a_221.port_a_logical_ram_width = 256,
		ram_block1a_221.port_b_address_clear = "none",
		ram_block1a_221.port_b_address_clock = "clock1",
		ram_block1a_221.port_b_address_width = 5,
		ram_block1a_221.port_b_data_out_clear = "none",
		ram_block1a_221.port_b_data_out_clock = "clock1",
		ram_block1a_221.port_b_data_width = 1,
		ram_block1a_221.port_b_first_address = 0,
		ram_block1a_221.port_b_first_bit_number = 221,
		ram_block1a_221.port_b_last_address = 31,
		ram_block1a_221.port_b_logical_ram_depth = 32,
		ram_block1a_221.port_b_logical_ram_width = 256,
		ram_block1a_221.port_b_read_enable_clock = "clock1",
		ram_block1a_221.ram_block_type = "AUTO",
		ram_block1a_221.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[222]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_222portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "none",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.clk1_core_clock_enable = "none",
		ram_block1a_222.clk1_input_clock_enable = "none",
		ram_block1a_222.clk1_output_clock_enable = "ena1",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_222.operation_mode = "dual_port",
		ram_block1a_222.port_a_address_width = 5,
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 0,
		ram_block1a_222.port_a_first_bit_number = 222,
		ram_block1a_222.port_a_last_address = 31,
		ram_block1a_222.port_a_logical_ram_depth = 32,
		ram_block1a_222.port_a_logical_ram_width = 256,
		ram_block1a_222.port_b_address_clear = "none",
		ram_block1a_222.port_b_address_clock = "clock1",
		ram_block1a_222.port_b_address_width = 5,
		ram_block1a_222.port_b_data_out_clear = "none",
		ram_block1a_222.port_b_data_out_clock = "clock1",
		ram_block1a_222.port_b_data_width = 1,
		ram_block1a_222.port_b_first_address = 0,
		ram_block1a_222.port_b_first_bit_number = 222,
		ram_block1a_222.port_b_last_address = 31,
		ram_block1a_222.port_b_logical_ram_depth = 32,
		ram_block1a_222.port_b_logical_ram_width = 256,
		ram_block1a_222.port_b_read_enable_clock = "clock1",
		ram_block1a_222.ram_block_type = "AUTO",
		ram_block1a_222.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[223]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_223portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "none",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.clk1_core_clock_enable = "none",
		ram_block1a_223.clk1_input_clock_enable = "none",
		ram_block1a_223.clk1_output_clock_enable = "ena1",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_223.operation_mode = "dual_port",
		ram_block1a_223.port_a_address_width = 5,
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 0,
		ram_block1a_223.port_a_first_bit_number = 223,
		ram_block1a_223.port_a_last_address = 31,
		ram_block1a_223.port_a_logical_ram_depth = 32,
		ram_block1a_223.port_a_logical_ram_width = 256,
		ram_block1a_223.port_b_address_clear = "none",
		ram_block1a_223.port_b_address_clock = "clock1",
		ram_block1a_223.port_b_address_width = 5,
		ram_block1a_223.port_b_data_out_clear = "none",
		ram_block1a_223.port_b_data_out_clock = "clock1",
		ram_block1a_223.port_b_data_width = 1,
		ram_block1a_223.port_b_first_address = 0,
		ram_block1a_223.port_b_first_bit_number = 223,
		ram_block1a_223.port_b_last_address = 31,
		ram_block1a_223.port_b_logical_ram_depth = 32,
		ram_block1a_223.port_b_logical_ram_width = 256,
		ram_block1a_223.port_b_read_enable_clock = "clock1",
		ram_block1a_223.ram_block_type = "AUTO",
		ram_block1a_223.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[224]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_224portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "none",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.clk1_core_clock_enable = "none",
		ram_block1a_224.clk1_input_clock_enable = "none",
		ram_block1a_224.clk1_output_clock_enable = "ena1",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_224.operation_mode = "dual_port",
		ram_block1a_224.port_a_address_width = 5,
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 0,
		ram_block1a_224.port_a_first_bit_number = 224,
		ram_block1a_224.port_a_last_address = 31,
		ram_block1a_224.port_a_logical_ram_depth = 32,
		ram_block1a_224.port_a_logical_ram_width = 256,
		ram_block1a_224.port_b_address_clear = "none",
		ram_block1a_224.port_b_address_clock = "clock1",
		ram_block1a_224.port_b_address_width = 5,
		ram_block1a_224.port_b_data_out_clear = "none",
		ram_block1a_224.port_b_data_out_clock = "clock1",
		ram_block1a_224.port_b_data_width = 1,
		ram_block1a_224.port_b_first_address = 0,
		ram_block1a_224.port_b_first_bit_number = 224,
		ram_block1a_224.port_b_last_address = 31,
		ram_block1a_224.port_b_logical_ram_depth = 32,
		ram_block1a_224.port_b_logical_ram_width = 256,
		ram_block1a_224.port_b_read_enable_clock = "clock1",
		ram_block1a_224.ram_block_type = "AUTO",
		ram_block1a_224.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[225]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_225portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "none",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.clk1_core_clock_enable = "none",
		ram_block1a_225.clk1_input_clock_enable = "none",
		ram_block1a_225.clk1_output_clock_enable = "ena1",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_225.operation_mode = "dual_port",
		ram_block1a_225.port_a_address_width = 5,
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 0,
		ram_block1a_225.port_a_first_bit_number = 225,
		ram_block1a_225.port_a_last_address = 31,
		ram_block1a_225.port_a_logical_ram_depth = 32,
		ram_block1a_225.port_a_logical_ram_width = 256,
		ram_block1a_225.port_b_address_clear = "none",
		ram_block1a_225.port_b_address_clock = "clock1",
		ram_block1a_225.port_b_address_width = 5,
		ram_block1a_225.port_b_data_out_clear = "none",
		ram_block1a_225.port_b_data_out_clock = "clock1",
		ram_block1a_225.port_b_data_width = 1,
		ram_block1a_225.port_b_first_address = 0,
		ram_block1a_225.port_b_first_bit_number = 225,
		ram_block1a_225.port_b_last_address = 31,
		ram_block1a_225.port_b_logical_ram_depth = 32,
		ram_block1a_225.port_b_logical_ram_width = 256,
		ram_block1a_225.port_b_read_enable_clock = "clock1",
		ram_block1a_225.ram_block_type = "AUTO",
		ram_block1a_225.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[226]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_226portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "none",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.clk1_core_clock_enable = "none",
		ram_block1a_226.clk1_input_clock_enable = "none",
		ram_block1a_226.clk1_output_clock_enable = "ena1",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_226.operation_mode = "dual_port",
		ram_block1a_226.port_a_address_width = 5,
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 0,
		ram_block1a_226.port_a_first_bit_number = 226,
		ram_block1a_226.port_a_last_address = 31,
		ram_block1a_226.port_a_logical_ram_depth = 32,
		ram_block1a_226.port_a_logical_ram_width = 256,
		ram_block1a_226.port_b_address_clear = "none",
		ram_block1a_226.port_b_address_clock = "clock1",
		ram_block1a_226.port_b_address_width = 5,
		ram_block1a_226.port_b_data_out_clear = "none",
		ram_block1a_226.port_b_data_out_clock = "clock1",
		ram_block1a_226.port_b_data_width = 1,
		ram_block1a_226.port_b_first_address = 0,
		ram_block1a_226.port_b_first_bit_number = 226,
		ram_block1a_226.port_b_last_address = 31,
		ram_block1a_226.port_b_logical_ram_depth = 32,
		ram_block1a_226.port_b_logical_ram_width = 256,
		ram_block1a_226.port_b_read_enable_clock = "clock1",
		ram_block1a_226.ram_block_type = "AUTO",
		ram_block1a_226.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[227]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_227portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "none",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.clk1_core_clock_enable = "none",
		ram_block1a_227.clk1_input_clock_enable = "none",
		ram_block1a_227.clk1_output_clock_enable = "ena1",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_227.operation_mode = "dual_port",
		ram_block1a_227.port_a_address_width = 5,
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 0,
		ram_block1a_227.port_a_first_bit_number = 227,
		ram_block1a_227.port_a_last_address = 31,
		ram_block1a_227.port_a_logical_ram_depth = 32,
		ram_block1a_227.port_a_logical_ram_width = 256,
		ram_block1a_227.port_b_address_clear = "none",
		ram_block1a_227.port_b_address_clock = "clock1",
		ram_block1a_227.port_b_address_width = 5,
		ram_block1a_227.port_b_data_out_clear = "none",
		ram_block1a_227.port_b_data_out_clock = "clock1",
		ram_block1a_227.port_b_data_width = 1,
		ram_block1a_227.port_b_first_address = 0,
		ram_block1a_227.port_b_first_bit_number = 227,
		ram_block1a_227.port_b_last_address = 31,
		ram_block1a_227.port_b_logical_ram_depth = 32,
		ram_block1a_227.port_b_logical_ram_width = 256,
		ram_block1a_227.port_b_read_enable_clock = "clock1",
		ram_block1a_227.ram_block_type = "AUTO",
		ram_block1a_227.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[228]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_228portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "none",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.clk1_core_clock_enable = "none",
		ram_block1a_228.clk1_input_clock_enable = "none",
		ram_block1a_228.clk1_output_clock_enable = "ena1",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_228.operation_mode = "dual_port",
		ram_block1a_228.port_a_address_width = 5,
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 0,
		ram_block1a_228.port_a_first_bit_number = 228,
		ram_block1a_228.port_a_last_address = 31,
		ram_block1a_228.port_a_logical_ram_depth = 32,
		ram_block1a_228.port_a_logical_ram_width = 256,
		ram_block1a_228.port_b_address_clear = "none",
		ram_block1a_228.port_b_address_clock = "clock1",
		ram_block1a_228.port_b_address_width = 5,
		ram_block1a_228.port_b_data_out_clear = "none",
		ram_block1a_228.port_b_data_out_clock = "clock1",
		ram_block1a_228.port_b_data_width = 1,
		ram_block1a_228.port_b_first_address = 0,
		ram_block1a_228.port_b_first_bit_number = 228,
		ram_block1a_228.port_b_last_address = 31,
		ram_block1a_228.port_b_logical_ram_depth = 32,
		ram_block1a_228.port_b_logical_ram_width = 256,
		ram_block1a_228.port_b_read_enable_clock = "clock1",
		ram_block1a_228.ram_block_type = "AUTO",
		ram_block1a_228.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[229]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_229portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "none",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.clk1_core_clock_enable = "none",
		ram_block1a_229.clk1_input_clock_enable = "none",
		ram_block1a_229.clk1_output_clock_enable = "ena1",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_229.operation_mode = "dual_port",
		ram_block1a_229.port_a_address_width = 5,
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 0,
		ram_block1a_229.port_a_first_bit_number = 229,
		ram_block1a_229.port_a_last_address = 31,
		ram_block1a_229.port_a_logical_ram_depth = 32,
		ram_block1a_229.port_a_logical_ram_width = 256,
		ram_block1a_229.port_b_address_clear = "none",
		ram_block1a_229.port_b_address_clock = "clock1",
		ram_block1a_229.port_b_address_width = 5,
		ram_block1a_229.port_b_data_out_clear = "none",
		ram_block1a_229.port_b_data_out_clock = "clock1",
		ram_block1a_229.port_b_data_width = 1,
		ram_block1a_229.port_b_first_address = 0,
		ram_block1a_229.port_b_first_bit_number = 229,
		ram_block1a_229.port_b_last_address = 31,
		ram_block1a_229.port_b_logical_ram_depth = 32,
		ram_block1a_229.port_b_logical_ram_width = 256,
		ram_block1a_229.port_b_read_enable_clock = "clock1",
		ram_block1a_229.ram_block_type = "AUTO",
		ram_block1a_229.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[230]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_230portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "none",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.clk1_core_clock_enable = "none",
		ram_block1a_230.clk1_input_clock_enable = "none",
		ram_block1a_230.clk1_output_clock_enable = "ena1",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_230.operation_mode = "dual_port",
		ram_block1a_230.port_a_address_width = 5,
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 0,
		ram_block1a_230.port_a_first_bit_number = 230,
		ram_block1a_230.port_a_last_address = 31,
		ram_block1a_230.port_a_logical_ram_depth = 32,
		ram_block1a_230.port_a_logical_ram_width = 256,
		ram_block1a_230.port_b_address_clear = "none",
		ram_block1a_230.port_b_address_clock = "clock1",
		ram_block1a_230.port_b_address_width = 5,
		ram_block1a_230.port_b_data_out_clear = "none",
		ram_block1a_230.port_b_data_out_clock = "clock1",
		ram_block1a_230.port_b_data_width = 1,
		ram_block1a_230.port_b_first_address = 0,
		ram_block1a_230.port_b_first_bit_number = 230,
		ram_block1a_230.port_b_last_address = 31,
		ram_block1a_230.port_b_logical_ram_depth = 32,
		ram_block1a_230.port_b_logical_ram_width = 256,
		ram_block1a_230.port_b_read_enable_clock = "clock1",
		ram_block1a_230.ram_block_type = "AUTO",
		ram_block1a_230.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[231]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_231portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "none",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.clk1_core_clock_enable = "none",
		ram_block1a_231.clk1_input_clock_enable = "none",
		ram_block1a_231.clk1_output_clock_enable = "ena1",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_231.operation_mode = "dual_port",
		ram_block1a_231.port_a_address_width = 5,
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 0,
		ram_block1a_231.port_a_first_bit_number = 231,
		ram_block1a_231.port_a_last_address = 31,
		ram_block1a_231.port_a_logical_ram_depth = 32,
		ram_block1a_231.port_a_logical_ram_width = 256,
		ram_block1a_231.port_b_address_clear = "none",
		ram_block1a_231.port_b_address_clock = "clock1",
		ram_block1a_231.port_b_address_width = 5,
		ram_block1a_231.port_b_data_out_clear = "none",
		ram_block1a_231.port_b_data_out_clock = "clock1",
		ram_block1a_231.port_b_data_width = 1,
		ram_block1a_231.port_b_first_address = 0,
		ram_block1a_231.port_b_first_bit_number = 231,
		ram_block1a_231.port_b_last_address = 31,
		ram_block1a_231.port_b_logical_ram_depth = 32,
		ram_block1a_231.port_b_logical_ram_width = 256,
		ram_block1a_231.port_b_read_enable_clock = "clock1",
		ram_block1a_231.ram_block_type = "AUTO",
		ram_block1a_231.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[232]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_232portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "none",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.clk1_core_clock_enable = "none",
		ram_block1a_232.clk1_input_clock_enable = "none",
		ram_block1a_232.clk1_output_clock_enable = "ena1",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_232.operation_mode = "dual_port",
		ram_block1a_232.port_a_address_width = 5,
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 0,
		ram_block1a_232.port_a_first_bit_number = 232,
		ram_block1a_232.port_a_last_address = 31,
		ram_block1a_232.port_a_logical_ram_depth = 32,
		ram_block1a_232.port_a_logical_ram_width = 256,
		ram_block1a_232.port_b_address_clear = "none",
		ram_block1a_232.port_b_address_clock = "clock1",
		ram_block1a_232.port_b_address_width = 5,
		ram_block1a_232.port_b_data_out_clear = "none",
		ram_block1a_232.port_b_data_out_clock = "clock1",
		ram_block1a_232.port_b_data_width = 1,
		ram_block1a_232.port_b_first_address = 0,
		ram_block1a_232.port_b_first_bit_number = 232,
		ram_block1a_232.port_b_last_address = 31,
		ram_block1a_232.port_b_logical_ram_depth = 32,
		ram_block1a_232.port_b_logical_ram_width = 256,
		ram_block1a_232.port_b_read_enable_clock = "clock1",
		ram_block1a_232.ram_block_type = "AUTO",
		ram_block1a_232.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[233]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_233portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "none",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.clk1_core_clock_enable = "none",
		ram_block1a_233.clk1_input_clock_enable = "none",
		ram_block1a_233.clk1_output_clock_enable = "ena1",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_233.operation_mode = "dual_port",
		ram_block1a_233.port_a_address_width = 5,
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 0,
		ram_block1a_233.port_a_first_bit_number = 233,
		ram_block1a_233.port_a_last_address = 31,
		ram_block1a_233.port_a_logical_ram_depth = 32,
		ram_block1a_233.port_a_logical_ram_width = 256,
		ram_block1a_233.port_b_address_clear = "none",
		ram_block1a_233.port_b_address_clock = "clock1",
		ram_block1a_233.port_b_address_width = 5,
		ram_block1a_233.port_b_data_out_clear = "none",
		ram_block1a_233.port_b_data_out_clock = "clock1",
		ram_block1a_233.port_b_data_width = 1,
		ram_block1a_233.port_b_first_address = 0,
		ram_block1a_233.port_b_first_bit_number = 233,
		ram_block1a_233.port_b_last_address = 31,
		ram_block1a_233.port_b_logical_ram_depth = 32,
		ram_block1a_233.port_b_logical_ram_width = 256,
		ram_block1a_233.port_b_read_enable_clock = "clock1",
		ram_block1a_233.ram_block_type = "AUTO",
		ram_block1a_233.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[234]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_234portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "none",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.clk1_core_clock_enable = "none",
		ram_block1a_234.clk1_input_clock_enable = "none",
		ram_block1a_234.clk1_output_clock_enable = "ena1",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_234.operation_mode = "dual_port",
		ram_block1a_234.port_a_address_width = 5,
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 0,
		ram_block1a_234.port_a_first_bit_number = 234,
		ram_block1a_234.port_a_last_address = 31,
		ram_block1a_234.port_a_logical_ram_depth = 32,
		ram_block1a_234.port_a_logical_ram_width = 256,
		ram_block1a_234.port_b_address_clear = "none",
		ram_block1a_234.port_b_address_clock = "clock1",
		ram_block1a_234.port_b_address_width = 5,
		ram_block1a_234.port_b_data_out_clear = "none",
		ram_block1a_234.port_b_data_out_clock = "clock1",
		ram_block1a_234.port_b_data_width = 1,
		ram_block1a_234.port_b_first_address = 0,
		ram_block1a_234.port_b_first_bit_number = 234,
		ram_block1a_234.port_b_last_address = 31,
		ram_block1a_234.port_b_logical_ram_depth = 32,
		ram_block1a_234.port_b_logical_ram_width = 256,
		ram_block1a_234.port_b_read_enable_clock = "clock1",
		ram_block1a_234.ram_block_type = "AUTO",
		ram_block1a_234.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[235]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_235portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "none",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.clk1_core_clock_enable = "none",
		ram_block1a_235.clk1_input_clock_enable = "none",
		ram_block1a_235.clk1_output_clock_enable = "ena1",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_235.operation_mode = "dual_port",
		ram_block1a_235.port_a_address_width = 5,
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 0,
		ram_block1a_235.port_a_first_bit_number = 235,
		ram_block1a_235.port_a_last_address = 31,
		ram_block1a_235.port_a_logical_ram_depth = 32,
		ram_block1a_235.port_a_logical_ram_width = 256,
		ram_block1a_235.port_b_address_clear = "none",
		ram_block1a_235.port_b_address_clock = "clock1",
		ram_block1a_235.port_b_address_width = 5,
		ram_block1a_235.port_b_data_out_clear = "none",
		ram_block1a_235.port_b_data_out_clock = "clock1",
		ram_block1a_235.port_b_data_width = 1,
		ram_block1a_235.port_b_first_address = 0,
		ram_block1a_235.port_b_first_bit_number = 235,
		ram_block1a_235.port_b_last_address = 31,
		ram_block1a_235.port_b_logical_ram_depth = 32,
		ram_block1a_235.port_b_logical_ram_width = 256,
		ram_block1a_235.port_b_read_enable_clock = "clock1",
		ram_block1a_235.ram_block_type = "AUTO",
		ram_block1a_235.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[236]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_236portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "none",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.clk1_core_clock_enable = "none",
		ram_block1a_236.clk1_input_clock_enable = "none",
		ram_block1a_236.clk1_output_clock_enable = "ena1",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_236.operation_mode = "dual_port",
		ram_block1a_236.port_a_address_width = 5,
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 0,
		ram_block1a_236.port_a_first_bit_number = 236,
		ram_block1a_236.port_a_last_address = 31,
		ram_block1a_236.port_a_logical_ram_depth = 32,
		ram_block1a_236.port_a_logical_ram_width = 256,
		ram_block1a_236.port_b_address_clear = "none",
		ram_block1a_236.port_b_address_clock = "clock1",
		ram_block1a_236.port_b_address_width = 5,
		ram_block1a_236.port_b_data_out_clear = "none",
		ram_block1a_236.port_b_data_out_clock = "clock1",
		ram_block1a_236.port_b_data_width = 1,
		ram_block1a_236.port_b_first_address = 0,
		ram_block1a_236.port_b_first_bit_number = 236,
		ram_block1a_236.port_b_last_address = 31,
		ram_block1a_236.port_b_logical_ram_depth = 32,
		ram_block1a_236.port_b_logical_ram_width = 256,
		ram_block1a_236.port_b_read_enable_clock = "clock1",
		ram_block1a_236.ram_block_type = "AUTO",
		ram_block1a_236.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[237]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_237portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "none",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.clk1_core_clock_enable = "none",
		ram_block1a_237.clk1_input_clock_enable = "none",
		ram_block1a_237.clk1_output_clock_enable = "ena1",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_237.operation_mode = "dual_port",
		ram_block1a_237.port_a_address_width = 5,
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 0,
		ram_block1a_237.port_a_first_bit_number = 237,
		ram_block1a_237.port_a_last_address = 31,
		ram_block1a_237.port_a_logical_ram_depth = 32,
		ram_block1a_237.port_a_logical_ram_width = 256,
		ram_block1a_237.port_b_address_clear = "none",
		ram_block1a_237.port_b_address_clock = "clock1",
		ram_block1a_237.port_b_address_width = 5,
		ram_block1a_237.port_b_data_out_clear = "none",
		ram_block1a_237.port_b_data_out_clock = "clock1",
		ram_block1a_237.port_b_data_width = 1,
		ram_block1a_237.port_b_first_address = 0,
		ram_block1a_237.port_b_first_bit_number = 237,
		ram_block1a_237.port_b_last_address = 31,
		ram_block1a_237.port_b_logical_ram_depth = 32,
		ram_block1a_237.port_b_logical_ram_width = 256,
		ram_block1a_237.port_b_read_enable_clock = "clock1",
		ram_block1a_237.ram_block_type = "AUTO",
		ram_block1a_237.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[238]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_238portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "none",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.clk1_core_clock_enable = "none",
		ram_block1a_238.clk1_input_clock_enable = "none",
		ram_block1a_238.clk1_output_clock_enable = "ena1",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_238.operation_mode = "dual_port",
		ram_block1a_238.port_a_address_width = 5,
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 0,
		ram_block1a_238.port_a_first_bit_number = 238,
		ram_block1a_238.port_a_last_address = 31,
		ram_block1a_238.port_a_logical_ram_depth = 32,
		ram_block1a_238.port_a_logical_ram_width = 256,
		ram_block1a_238.port_b_address_clear = "none",
		ram_block1a_238.port_b_address_clock = "clock1",
		ram_block1a_238.port_b_address_width = 5,
		ram_block1a_238.port_b_data_out_clear = "none",
		ram_block1a_238.port_b_data_out_clock = "clock1",
		ram_block1a_238.port_b_data_width = 1,
		ram_block1a_238.port_b_first_address = 0,
		ram_block1a_238.port_b_first_bit_number = 238,
		ram_block1a_238.port_b_last_address = 31,
		ram_block1a_238.port_b_logical_ram_depth = 32,
		ram_block1a_238.port_b_logical_ram_width = 256,
		ram_block1a_238.port_b_read_enable_clock = "clock1",
		ram_block1a_238.ram_block_type = "AUTO",
		ram_block1a_238.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[239]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_239portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "none",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.clk1_core_clock_enable = "none",
		ram_block1a_239.clk1_input_clock_enable = "none",
		ram_block1a_239.clk1_output_clock_enable = "ena1",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_239.operation_mode = "dual_port",
		ram_block1a_239.port_a_address_width = 5,
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 0,
		ram_block1a_239.port_a_first_bit_number = 239,
		ram_block1a_239.port_a_last_address = 31,
		ram_block1a_239.port_a_logical_ram_depth = 32,
		ram_block1a_239.port_a_logical_ram_width = 256,
		ram_block1a_239.port_b_address_clear = "none",
		ram_block1a_239.port_b_address_clock = "clock1",
		ram_block1a_239.port_b_address_width = 5,
		ram_block1a_239.port_b_data_out_clear = "none",
		ram_block1a_239.port_b_data_out_clock = "clock1",
		ram_block1a_239.port_b_data_width = 1,
		ram_block1a_239.port_b_first_address = 0,
		ram_block1a_239.port_b_first_bit_number = 239,
		ram_block1a_239.port_b_last_address = 31,
		ram_block1a_239.port_b_logical_ram_depth = 32,
		ram_block1a_239.port_b_logical_ram_width = 256,
		ram_block1a_239.port_b_read_enable_clock = "clock1",
		ram_block1a_239.ram_block_type = "AUTO",
		ram_block1a_239.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[240]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_240portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "none",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.clk1_core_clock_enable = "none",
		ram_block1a_240.clk1_input_clock_enable = "none",
		ram_block1a_240.clk1_output_clock_enable = "ena1",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_240.operation_mode = "dual_port",
		ram_block1a_240.port_a_address_width = 5,
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 0,
		ram_block1a_240.port_a_first_bit_number = 240,
		ram_block1a_240.port_a_last_address = 31,
		ram_block1a_240.port_a_logical_ram_depth = 32,
		ram_block1a_240.port_a_logical_ram_width = 256,
		ram_block1a_240.port_b_address_clear = "none",
		ram_block1a_240.port_b_address_clock = "clock1",
		ram_block1a_240.port_b_address_width = 5,
		ram_block1a_240.port_b_data_out_clear = "none",
		ram_block1a_240.port_b_data_out_clock = "clock1",
		ram_block1a_240.port_b_data_width = 1,
		ram_block1a_240.port_b_first_address = 0,
		ram_block1a_240.port_b_first_bit_number = 240,
		ram_block1a_240.port_b_last_address = 31,
		ram_block1a_240.port_b_logical_ram_depth = 32,
		ram_block1a_240.port_b_logical_ram_width = 256,
		ram_block1a_240.port_b_read_enable_clock = "clock1",
		ram_block1a_240.ram_block_type = "AUTO",
		ram_block1a_240.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[241]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_241portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "none",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.clk1_core_clock_enable = "none",
		ram_block1a_241.clk1_input_clock_enable = "none",
		ram_block1a_241.clk1_output_clock_enable = "ena1",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_241.operation_mode = "dual_port",
		ram_block1a_241.port_a_address_width = 5,
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 0,
		ram_block1a_241.port_a_first_bit_number = 241,
		ram_block1a_241.port_a_last_address = 31,
		ram_block1a_241.port_a_logical_ram_depth = 32,
		ram_block1a_241.port_a_logical_ram_width = 256,
		ram_block1a_241.port_b_address_clear = "none",
		ram_block1a_241.port_b_address_clock = "clock1",
		ram_block1a_241.port_b_address_width = 5,
		ram_block1a_241.port_b_data_out_clear = "none",
		ram_block1a_241.port_b_data_out_clock = "clock1",
		ram_block1a_241.port_b_data_width = 1,
		ram_block1a_241.port_b_first_address = 0,
		ram_block1a_241.port_b_first_bit_number = 241,
		ram_block1a_241.port_b_last_address = 31,
		ram_block1a_241.port_b_logical_ram_depth = 32,
		ram_block1a_241.port_b_logical_ram_width = 256,
		ram_block1a_241.port_b_read_enable_clock = "clock1",
		ram_block1a_241.ram_block_type = "AUTO",
		ram_block1a_241.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[242]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_242portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "none",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.clk1_core_clock_enable = "none",
		ram_block1a_242.clk1_input_clock_enable = "none",
		ram_block1a_242.clk1_output_clock_enable = "ena1",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_242.operation_mode = "dual_port",
		ram_block1a_242.port_a_address_width = 5,
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 0,
		ram_block1a_242.port_a_first_bit_number = 242,
		ram_block1a_242.port_a_last_address = 31,
		ram_block1a_242.port_a_logical_ram_depth = 32,
		ram_block1a_242.port_a_logical_ram_width = 256,
		ram_block1a_242.port_b_address_clear = "none",
		ram_block1a_242.port_b_address_clock = "clock1",
		ram_block1a_242.port_b_address_width = 5,
		ram_block1a_242.port_b_data_out_clear = "none",
		ram_block1a_242.port_b_data_out_clock = "clock1",
		ram_block1a_242.port_b_data_width = 1,
		ram_block1a_242.port_b_first_address = 0,
		ram_block1a_242.port_b_first_bit_number = 242,
		ram_block1a_242.port_b_last_address = 31,
		ram_block1a_242.port_b_logical_ram_depth = 32,
		ram_block1a_242.port_b_logical_ram_width = 256,
		ram_block1a_242.port_b_read_enable_clock = "clock1",
		ram_block1a_242.ram_block_type = "AUTO",
		ram_block1a_242.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[243]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_243portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "none",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.clk1_core_clock_enable = "none",
		ram_block1a_243.clk1_input_clock_enable = "none",
		ram_block1a_243.clk1_output_clock_enable = "ena1",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_243.operation_mode = "dual_port",
		ram_block1a_243.port_a_address_width = 5,
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 0,
		ram_block1a_243.port_a_first_bit_number = 243,
		ram_block1a_243.port_a_last_address = 31,
		ram_block1a_243.port_a_logical_ram_depth = 32,
		ram_block1a_243.port_a_logical_ram_width = 256,
		ram_block1a_243.port_b_address_clear = "none",
		ram_block1a_243.port_b_address_clock = "clock1",
		ram_block1a_243.port_b_address_width = 5,
		ram_block1a_243.port_b_data_out_clear = "none",
		ram_block1a_243.port_b_data_out_clock = "clock1",
		ram_block1a_243.port_b_data_width = 1,
		ram_block1a_243.port_b_first_address = 0,
		ram_block1a_243.port_b_first_bit_number = 243,
		ram_block1a_243.port_b_last_address = 31,
		ram_block1a_243.port_b_logical_ram_depth = 32,
		ram_block1a_243.port_b_logical_ram_width = 256,
		ram_block1a_243.port_b_read_enable_clock = "clock1",
		ram_block1a_243.ram_block_type = "AUTO",
		ram_block1a_243.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[244]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_244portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "none",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.clk1_core_clock_enable = "none",
		ram_block1a_244.clk1_input_clock_enable = "none",
		ram_block1a_244.clk1_output_clock_enable = "ena1",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_244.operation_mode = "dual_port",
		ram_block1a_244.port_a_address_width = 5,
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 0,
		ram_block1a_244.port_a_first_bit_number = 244,
		ram_block1a_244.port_a_last_address = 31,
		ram_block1a_244.port_a_logical_ram_depth = 32,
		ram_block1a_244.port_a_logical_ram_width = 256,
		ram_block1a_244.port_b_address_clear = "none",
		ram_block1a_244.port_b_address_clock = "clock1",
		ram_block1a_244.port_b_address_width = 5,
		ram_block1a_244.port_b_data_out_clear = "none",
		ram_block1a_244.port_b_data_out_clock = "clock1",
		ram_block1a_244.port_b_data_width = 1,
		ram_block1a_244.port_b_first_address = 0,
		ram_block1a_244.port_b_first_bit_number = 244,
		ram_block1a_244.port_b_last_address = 31,
		ram_block1a_244.port_b_logical_ram_depth = 32,
		ram_block1a_244.port_b_logical_ram_width = 256,
		ram_block1a_244.port_b_read_enable_clock = "clock1",
		ram_block1a_244.ram_block_type = "AUTO",
		ram_block1a_244.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[245]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_245portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "none",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.clk1_core_clock_enable = "none",
		ram_block1a_245.clk1_input_clock_enable = "none",
		ram_block1a_245.clk1_output_clock_enable = "ena1",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_245.operation_mode = "dual_port",
		ram_block1a_245.port_a_address_width = 5,
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 0,
		ram_block1a_245.port_a_first_bit_number = 245,
		ram_block1a_245.port_a_last_address = 31,
		ram_block1a_245.port_a_logical_ram_depth = 32,
		ram_block1a_245.port_a_logical_ram_width = 256,
		ram_block1a_245.port_b_address_clear = "none",
		ram_block1a_245.port_b_address_clock = "clock1",
		ram_block1a_245.port_b_address_width = 5,
		ram_block1a_245.port_b_data_out_clear = "none",
		ram_block1a_245.port_b_data_out_clock = "clock1",
		ram_block1a_245.port_b_data_width = 1,
		ram_block1a_245.port_b_first_address = 0,
		ram_block1a_245.port_b_first_bit_number = 245,
		ram_block1a_245.port_b_last_address = 31,
		ram_block1a_245.port_b_logical_ram_depth = 32,
		ram_block1a_245.port_b_logical_ram_width = 256,
		ram_block1a_245.port_b_read_enable_clock = "clock1",
		ram_block1a_245.ram_block_type = "AUTO",
		ram_block1a_245.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[246]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_246portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "none",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.clk1_core_clock_enable = "none",
		ram_block1a_246.clk1_input_clock_enable = "none",
		ram_block1a_246.clk1_output_clock_enable = "ena1",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_246.operation_mode = "dual_port",
		ram_block1a_246.port_a_address_width = 5,
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 0,
		ram_block1a_246.port_a_first_bit_number = 246,
		ram_block1a_246.port_a_last_address = 31,
		ram_block1a_246.port_a_logical_ram_depth = 32,
		ram_block1a_246.port_a_logical_ram_width = 256,
		ram_block1a_246.port_b_address_clear = "none",
		ram_block1a_246.port_b_address_clock = "clock1",
		ram_block1a_246.port_b_address_width = 5,
		ram_block1a_246.port_b_data_out_clear = "none",
		ram_block1a_246.port_b_data_out_clock = "clock1",
		ram_block1a_246.port_b_data_width = 1,
		ram_block1a_246.port_b_first_address = 0,
		ram_block1a_246.port_b_first_bit_number = 246,
		ram_block1a_246.port_b_last_address = 31,
		ram_block1a_246.port_b_logical_ram_depth = 32,
		ram_block1a_246.port_b_logical_ram_width = 256,
		ram_block1a_246.port_b_read_enable_clock = "clock1",
		ram_block1a_246.ram_block_type = "AUTO",
		ram_block1a_246.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[247]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_247portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "none",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.clk1_core_clock_enable = "none",
		ram_block1a_247.clk1_input_clock_enable = "none",
		ram_block1a_247.clk1_output_clock_enable = "ena1",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_247.operation_mode = "dual_port",
		ram_block1a_247.port_a_address_width = 5,
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 0,
		ram_block1a_247.port_a_first_bit_number = 247,
		ram_block1a_247.port_a_last_address = 31,
		ram_block1a_247.port_a_logical_ram_depth = 32,
		ram_block1a_247.port_a_logical_ram_width = 256,
		ram_block1a_247.port_b_address_clear = "none",
		ram_block1a_247.port_b_address_clock = "clock1",
		ram_block1a_247.port_b_address_width = 5,
		ram_block1a_247.port_b_data_out_clear = "none",
		ram_block1a_247.port_b_data_out_clock = "clock1",
		ram_block1a_247.port_b_data_width = 1,
		ram_block1a_247.port_b_first_address = 0,
		ram_block1a_247.port_b_first_bit_number = 247,
		ram_block1a_247.port_b_last_address = 31,
		ram_block1a_247.port_b_logical_ram_depth = 32,
		ram_block1a_247.port_b_logical_ram_width = 256,
		ram_block1a_247.port_b_read_enable_clock = "clock1",
		ram_block1a_247.ram_block_type = "AUTO",
		ram_block1a_247.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[248]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_248portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "none",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.clk1_core_clock_enable = "none",
		ram_block1a_248.clk1_input_clock_enable = "none",
		ram_block1a_248.clk1_output_clock_enable = "ena1",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_248.operation_mode = "dual_port",
		ram_block1a_248.port_a_address_width = 5,
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 0,
		ram_block1a_248.port_a_first_bit_number = 248,
		ram_block1a_248.port_a_last_address = 31,
		ram_block1a_248.port_a_logical_ram_depth = 32,
		ram_block1a_248.port_a_logical_ram_width = 256,
		ram_block1a_248.port_b_address_clear = "none",
		ram_block1a_248.port_b_address_clock = "clock1",
		ram_block1a_248.port_b_address_width = 5,
		ram_block1a_248.port_b_data_out_clear = "none",
		ram_block1a_248.port_b_data_out_clock = "clock1",
		ram_block1a_248.port_b_data_width = 1,
		ram_block1a_248.port_b_first_address = 0,
		ram_block1a_248.port_b_first_bit_number = 248,
		ram_block1a_248.port_b_last_address = 31,
		ram_block1a_248.port_b_logical_ram_depth = 32,
		ram_block1a_248.port_b_logical_ram_width = 256,
		ram_block1a_248.port_b_read_enable_clock = "clock1",
		ram_block1a_248.ram_block_type = "AUTO",
		ram_block1a_248.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[249]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_249portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "none",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.clk1_core_clock_enable = "none",
		ram_block1a_249.clk1_input_clock_enable = "none",
		ram_block1a_249.clk1_output_clock_enable = "ena1",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_249.operation_mode = "dual_port",
		ram_block1a_249.port_a_address_width = 5,
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 0,
		ram_block1a_249.port_a_first_bit_number = 249,
		ram_block1a_249.port_a_last_address = 31,
		ram_block1a_249.port_a_logical_ram_depth = 32,
		ram_block1a_249.port_a_logical_ram_width = 256,
		ram_block1a_249.port_b_address_clear = "none",
		ram_block1a_249.port_b_address_clock = "clock1",
		ram_block1a_249.port_b_address_width = 5,
		ram_block1a_249.port_b_data_out_clear = "none",
		ram_block1a_249.port_b_data_out_clock = "clock1",
		ram_block1a_249.port_b_data_width = 1,
		ram_block1a_249.port_b_first_address = 0,
		ram_block1a_249.port_b_first_bit_number = 249,
		ram_block1a_249.port_b_last_address = 31,
		ram_block1a_249.port_b_logical_ram_depth = 32,
		ram_block1a_249.port_b_logical_ram_width = 256,
		ram_block1a_249.port_b_read_enable_clock = "clock1",
		ram_block1a_249.ram_block_type = "AUTO",
		ram_block1a_249.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[250]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_250portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "none",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.clk1_core_clock_enable = "none",
		ram_block1a_250.clk1_input_clock_enable = "none",
		ram_block1a_250.clk1_output_clock_enable = "ena1",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_250.operation_mode = "dual_port",
		ram_block1a_250.port_a_address_width = 5,
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 0,
		ram_block1a_250.port_a_first_bit_number = 250,
		ram_block1a_250.port_a_last_address = 31,
		ram_block1a_250.port_a_logical_ram_depth = 32,
		ram_block1a_250.port_a_logical_ram_width = 256,
		ram_block1a_250.port_b_address_clear = "none",
		ram_block1a_250.port_b_address_clock = "clock1",
		ram_block1a_250.port_b_address_width = 5,
		ram_block1a_250.port_b_data_out_clear = "none",
		ram_block1a_250.port_b_data_out_clock = "clock1",
		ram_block1a_250.port_b_data_width = 1,
		ram_block1a_250.port_b_first_address = 0,
		ram_block1a_250.port_b_first_bit_number = 250,
		ram_block1a_250.port_b_last_address = 31,
		ram_block1a_250.port_b_logical_ram_depth = 32,
		ram_block1a_250.port_b_logical_ram_width = 256,
		ram_block1a_250.port_b_read_enable_clock = "clock1",
		ram_block1a_250.ram_block_type = "AUTO",
		ram_block1a_250.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[251]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_251portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "none",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.clk1_core_clock_enable = "none",
		ram_block1a_251.clk1_input_clock_enable = "none",
		ram_block1a_251.clk1_output_clock_enable = "ena1",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_251.operation_mode = "dual_port",
		ram_block1a_251.port_a_address_width = 5,
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 0,
		ram_block1a_251.port_a_first_bit_number = 251,
		ram_block1a_251.port_a_last_address = 31,
		ram_block1a_251.port_a_logical_ram_depth = 32,
		ram_block1a_251.port_a_logical_ram_width = 256,
		ram_block1a_251.port_b_address_clear = "none",
		ram_block1a_251.port_b_address_clock = "clock1",
		ram_block1a_251.port_b_address_width = 5,
		ram_block1a_251.port_b_data_out_clear = "none",
		ram_block1a_251.port_b_data_out_clock = "clock1",
		ram_block1a_251.port_b_data_width = 1,
		ram_block1a_251.port_b_first_address = 0,
		ram_block1a_251.port_b_first_bit_number = 251,
		ram_block1a_251.port_b_last_address = 31,
		ram_block1a_251.port_b_logical_ram_depth = 32,
		ram_block1a_251.port_b_logical_ram_width = 256,
		ram_block1a_251.port_b_read_enable_clock = "clock1",
		ram_block1a_251.ram_block_type = "AUTO",
		ram_block1a_251.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[252]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_252portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "none",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.clk1_core_clock_enable = "none",
		ram_block1a_252.clk1_input_clock_enable = "none",
		ram_block1a_252.clk1_output_clock_enable = "ena1",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_252.operation_mode = "dual_port",
		ram_block1a_252.port_a_address_width = 5,
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 0,
		ram_block1a_252.port_a_first_bit_number = 252,
		ram_block1a_252.port_a_last_address = 31,
		ram_block1a_252.port_a_logical_ram_depth = 32,
		ram_block1a_252.port_a_logical_ram_width = 256,
		ram_block1a_252.port_b_address_clear = "none",
		ram_block1a_252.port_b_address_clock = "clock1",
		ram_block1a_252.port_b_address_width = 5,
		ram_block1a_252.port_b_data_out_clear = "none",
		ram_block1a_252.port_b_data_out_clock = "clock1",
		ram_block1a_252.port_b_data_width = 1,
		ram_block1a_252.port_b_first_address = 0,
		ram_block1a_252.port_b_first_bit_number = 252,
		ram_block1a_252.port_b_last_address = 31,
		ram_block1a_252.port_b_logical_ram_depth = 32,
		ram_block1a_252.port_b_logical_ram_width = 256,
		ram_block1a_252.port_b_read_enable_clock = "clock1",
		ram_block1a_252.ram_block_type = "AUTO",
		ram_block1a_252.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[253]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_253portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "none",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.clk1_core_clock_enable = "none",
		ram_block1a_253.clk1_input_clock_enable = "none",
		ram_block1a_253.clk1_output_clock_enable = "ena1",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_253.operation_mode = "dual_port",
		ram_block1a_253.port_a_address_width = 5,
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 0,
		ram_block1a_253.port_a_first_bit_number = 253,
		ram_block1a_253.port_a_last_address = 31,
		ram_block1a_253.port_a_logical_ram_depth = 32,
		ram_block1a_253.port_a_logical_ram_width = 256,
		ram_block1a_253.port_b_address_clear = "none",
		ram_block1a_253.port_b_address_clock = "clock1",
		ram_block1a_253.port_b_address_width = 5,
		ram_block1a_253.port_b_data_out_clear = "none",
		ram_block1a_253.port_b_data_out_clock = "clock1",
		ram_block1a_253.port_b_data_width = 1,
		ram_block1a_253.port_b_first_address = 0,
		ram_block1a_253.port_b_first_bit_number = 253,
		ram_block1a_253.port_b_last_address = 31,
		ram_block1a_253.port_b_logical_ram_depth = 32,
		ram_block1a_253.port_b_logical_ram_width = 256,
		ram_block1a_253.port_b_read_enable_clock = "clock1",
		ram_block1a_253.ram_block_type = "AUTO",
		ram_block1a_253.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[254]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_254portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "none",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.clk1_core_clock_enable = "none",
		ram_block1a_254.clk1_input_clock_enable = "none",
		ram_block1a_254.clk1_output_clock_enable = "ena1",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_254.operation_mode = "dual_port",
		ram_block1a_254.port_a_address_width = 5,
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 0,
		ram_block1a_254.port_a_first_bit_number = 254,
		ram_block1a_254.port_a_last_address = 31,
		ram_block1a_254.port_a_logical_ram_depth = 32,
		ram_block1a_254.port_a_logical_ram_width = 256,
		ram_block1a_254.port_b_address_clear = "none",
		ram_block1a_254.port_b_address_clock = "clock1",
		ram_block1a_254.port_b_address_width = 5,
		ram_block1a_254.port_b_data_out_clear = "none",
		ram_block1a_254.port_b_data_out_clock = "clock1",
		ram_block1a_254.port_b_data_width = 1,
		ram_block1a_254.port_b_first_address = 0,
		ram_block1a_254.port_b_first_bit_number = 254,
		ram_block1a_254.port_b_last_address = 31,
		ram_block1a_254.port_b_logical_ram_depth = 32,
		ram_block1a_254.port_b_logical_ram_width = 256,
		ram_block1a_254.port_b_read_enable_clock = "clock1",
		ram_block1a_254.ram_block_type = "AUTO",
		ram_block1a_254.lpm_type = "stratixiv_ram_block";
	stratixiv_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena1(clocken1),
	.portaaddr({address_a_wire[4:0]}),
	.portadatain({data_a[255]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[4:0]}),
	.portbdataout(wire_ram_block1a_255portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "none",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.clk1_core_clock_enable = "none",
		ram_block1a_255.clk1_input_clock_enable = "none",
		ram_block1a_255.clk1_output_clock_enable = "ena1",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_255.operation_mode = "dual_port",
		ram_block1a_255.port_a_address_width = 5,
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 0,
		ram_block1a_255.port_a_first_bit_number = 255,
		ram_block1a_255.port_a_last_address = 31,
		ram_block1a_255.port_a_logical_ram_depth = 32,
		ram_block1a_255.port_a_logical_ram_width = 256,
		ram_block1a_255.port_b_address_clear = "none",
		ram_block1a_255.port_b_address_clock = "clock1",
		ram_block1a_255.port_b_address_width = 5,
		ram_block1a_255.port_b_data_out_clear = "none",
		ram_block1a_255.port_b_data_out_clock = "clock1",
		ram_block1a_255.port_b_data_width = 1,
		ram_block1a_255.port_b_first_address = 0,
		ram_block1a_255.port_b_first_bit_number = 255,
		ram_block1a_255.port_b_last_address = 31,
		ram_block1a_255.port_b_logical_ram_depth = 32,
		ram_block1a_255.port_b_logical_ram_width = 256,
		ram_block1a_255.port_b_read_enable_clock = "clock1",
		ram_block1a_255.ram_block_type = "AUTO",
		ram_block1a_255.lpm_type = "stratixiv_ram_block";
	assign
		address_a_wire = address_a,
		address_b_wire = address_b,
		q_b = {wire_ram_block1a_255portbdataout[0], wire_ram_block1a_254portbdataout[0], wire_ram_block1a_253portbdataout[0], wire_ram_block1a_252portbdataout[0], wire_ram_block1a_251portbdataout[0], wire_ram_block1a_250portbdataout[0], wire_ram_block1a_249portbdataout[0], wire_ram_block1a_248portbdataout[0], wire_ram_block1a_247portbdataout[0], wire_ram_block1a_246portbdataout[0], wire_ram_block1a_245portbdataout[0], wire_ram_block1a_244portbdataout[0], wire_ram_block1a_243portbdataout[0], wire_ram_block1a_242portbdataout[0], wire_ram_block1a_241portbdataout[0], wire_ram_block1a_240portbdataout[0], wire_ram_block1a_239portbdataout[0], wire_ram_block1a_238portbdataout[0], wire_ram_block1a_237portbdataout[0], wire_ram_block1a_236portbdataout[0], wire_ram_block1a_235portbdataout[0], wire_ram_block1a_234portbdataout[0], wire_ram_block1a_233portbdataout[0], wire_ram_block1a_232portbdataout[0], wire_ram_block1a_231portbdataout[0], wire_ram_block1a_230portbdataout[0], wire_ram_block1a_229portbdataout[0], wire_ram_block1a_228portbdataout[0], wire_ram_block1a_227portbdataout[0], wire_ram_block1a_226portbdataout[0], wire_ram_block1a_225portbdataout[0], wire_ram_block1a_224portbdataout[0], wire_ram_block1a_223portbdataout[0], wire_ram_block1a_222portbdataout[0], wire_ram_block1a_221portbdataout[0], wire_ram_block1a_220portbdataout[0], wire_ram_block1a_219portbdataout[0], wire_ram_block1a_218portbdataout[0], wire_ram_block1a_217portbdataout[0], wire_ram_block1a_216portbdataout[0], wire_ram_block1a_215portbdataout[0], wire_ram_block1a_214portbdataout[0], wire_ram_block1a_213portbdataout[0], wire_ram_block1a_212portbdataout[0], wire_ram_block1a_211portbdataout[0], wire_ram_block1a_210portbdataout[0], wire_ram_block1a_209portbdataout[0], wire_ram_block1a_208portbdataout[0], wire_ram_block1a_207portbdataout[0], wire_ram_block1a_206portbdataout[0], wire_ram_block1a_205portbdataout[0], wire_ram_block1a_204portbdataout[0], wire_ram_block1a_203portbdataout[0], wire_ram_block1a_202portbdataout[0], wire_ram_block1a_201portbdataout[0], wire_ram_block1a_200portbdataout[0]
, wire_ram_block1a_199portbdataout[0], wire_ram_block1a_198portbdataout[0], wire_ram_block1a_197portbdataout[0], wire_ram_block1a_196portbdataout[0], wire_ram_block1a_195portbdataout[0], wire_ram_block1a_194portbdataout[0], wire_ram_block1a_193portbdataout[0], wire_ram_block1a_192portbdataout[0], wire_ram_block1a_191portbdataout[0], wire_ram_block1a_190portbdataout[0], wire_ram_block1a_189portbdataout[0], wire_ram_block1a_188portbdataout[0], wire_ram_block1a_187portbdataout[0], wire_ram_block1a_186portbdataout[0], wire_ram_block1a_185portbdataout[0], wire_ram_block1a_184portbdataout[0], wire_ram_block1a_183portbdataout[0], wire_ram_block1a_182portbdataout[0], wire_ram_block1a_181portbdataout[0], wire_ram_block1a_180portbdataout[0], wire_ram_block1a_179portbdataout[0], wire_ram_block1a_178portbdataout[0], wire_ram_block1a_177portbdataout[0], wire_ram_block1a_176portbdataout[0], wire_ram_block1a_175portbdataout[0], wire_ram_block1a_174portbdataout[0], wire_ram_block1a_173portbdataout[0], wire_ram_block1a_172portbdataout[0], wire_ram_block1a_171portbdataout[0], wire_ram_block1a_170portbdataout[0], wire_ram_block1a_169portbdataout[0], wire_ram_block1a_168portbdataout[0], wire_ram_block1a_167portbdataout[0], wire_ram_block1a_166portbdataout[0], wire_ram_block1a_165portbdataout[0], wire_ram_block1a_164portbdataout[0], wire_ram_block1a_163portbdataout[0], wire_ram_block1a_162portbdataout[0], wire_ram_block1a_161portbdataout[0], wire_ram_block1a_160portbdataout[0], wire_ram_block1a_159portbdataout[0], wire_ram_block1a_158portbdataout[0], wire_ram_block1a_157portbdataout[0], wire_ram_block1a_156portbdataout[0], wire_ram_block1a_155portbdataout[0], wire_ram_block1a_154portbdataout[0], wire_ram_block1a_153portbdataout[0], wire_ram_block1a_152portbdataout[0], wire_ram_block1a_151portbdataout[0], wire_ram_block1a_150portbdataout[0], wire_ram_block1a_149portbdataout[0], wire_ram_block1a_148portbdataout[0], wire_ram_block1a_147portbdataout[0], wire_ram_block1a_146portbdataout[0], wire_ram_block1a_145portbdataout[0], wire_ram_block1a_144portbdataout[0]
, wire_ram_block1a_143portbdataout[0], wire_ram_block1a_142portbdataout[0], wire_ram_block1a_141portbdataout[0], wire_ram_block1a_140portbdataout[0], wire_ram_block1a_139portbdataout[0], wire_ram_block1a_138portbdataout[0], wire_ram_block1a_137portbdataout[0], wire_ram_block1a_136portbdataout[0], wire_ram_block1a_135portbdataout[0], wire_ram_block1a_134portbdataout[0], wire_ram_block1a_133portbdataout[0], wire_ram_block1a_132portbdataout[0], wire_ram_block1a_131portbdataout[0], wire_ram_block1a_130portbdataout[0], wire_ram_block1a_129portbdataout[0], wire_ram_block1a_128portbdataout[0], wire_ram_block1a_127portbdataout[0], wire_ram_block1a_126portbdataout[0], wire_ram_block1a_125portbdataout[0], wire_ram_block1a_124portbdataout[0], wire_ram_block1a_123portbdataout[0], wire_ram_block1a_122portbdataout[0], wire_ram_block1a_121portbdataout[0], wire_ram_block1a_120portbdataout[0], wire_ram_block1a_119portbdataout[0], wire_ram_block1a_118portbdataout[0], wire_ram_block1a_117portbdataout[0], wire_ram_block1a_116portbdataout[0], wire_ram_block1a_115portbdataout[0], wire_ram_block1a_114portbdataout[0], wire_ram_block1a_113portbdataout[0], wire_ram_block1a_112portbdataout[0], wire_ram_block1a_111portbdataout[0], wire_ram_block1a_110portbdataout[0], wire_ram_block1a_109portbdataout[0], wire_ram_block1a_108portbdataout[0], wire_ram_block1a_107portbdataout[0], wire_ram_block1a_106portbdataout[0], wire_ram_block1a_105portbdataout[0], wire_ram_block1a_104portbdataout[0], wire_ram_block1a_103portbdataout[0], wire_ram_block1a_102portbdataout[0], wire_ram_block1a_101portbdataout[0], wire_ram_block1a_100portbdataout[0], wire_ram_block1a_99portbdataout[0], wire_ram_block1a_98portbdataout[0], wire_ram_block1a_97portbdataout[0], wire_ram_block1a_96portbdataout[0], wire_ram_block1a_95portbdataout[0], wire_ram_block1a_94portbdataout[0], wire_ram_block1a_93portbdataout[0], wire_ram_block1a_92portbdataout[0], wire_ram_block1a_91portbdataout[0], wire_ram_block1a_90portbdataout[0], wire_ram_block1a_89portbdataout[0], wire_ram_block1a_88portbdataout[0]
, wire_ram_block1a_87portbdataout[0], wire_ram_block1a_86portbdataout[0], wire_ram_block1a_85portbdataout[0], wire_ram_block1a_84portbdataout[0], wire_ram_block1a_83portbdataout[0], wire_ram_block1a_82portbdataout[0], wire_ram_block1a_81portbdataout[0], wire_ram_block1a_80portbdataout[0], wire_ram_block1a_79portbdataout[0], wire_ram_block1a_78portbdataout[0], wire_ram_block1a_77portbdataout[0], wire_ram_block1a_76portbdataout[0], wire_ram_block1a_75portbdataout[0], wire_ram_block1a_74portbdataout[0], wire_ram_block1a_73portbdataout[0], wire_ram_block1a_72portbdataout[0], wire_ram_block1a_71portbdataout[0], wire_ram_block1a_70portbdataout[0], wire_ram_block1a_69portbdataout[0], wire_ram_block1a_68portbdataout[0], wire_ram_block1a_67portbdataout[0], wire_ram_block1a_66portbdataout[0], wire_ram_block1a_65portbdataout[0], wire_ram_block1a_64portbdataout[0], wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0], wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[0], wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[0]
, wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]};
endmodule //windowing_avsbuff_sc_fifo_altsyncram


//lpm_compare DEVICE_FAMILY="Stratix IV" LPM_WIDTH=5 ONE_INPUT_IS_CONSTANT="YES" aeb dataa datab
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cmpr
	( 
	aeb,
	dataa,
	datab) /* synthesis synthesis_clearbox=1 */;
	output   aeb;
	input   [4:0]  dataa;
	input   [4:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [4:0]  dataa;
	tri0   [4:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  aeb_result_wire;
	wire  [0:0]  aneb_result_wire;
	wire  [12:0]  data_wire;
	wire  eq_wire;

	assign
		aeb = eq_wire,
		aeb_result_wire = (~ aneb_result_wire),
		aneb_result_wire = ((data_wire[0] | data_wire[1]) | data_wire[2]),
		data_wire = {datab[4], dataa[4], datab[3], dataa[3], datab[2], dataa[2], datab[1], dataa[1], datab[0], dataa[0], (data_wire[11] ^ data_wire[12]), ((data_wire[7] ^ data_wire[8]) | (data_wire[9] ^ data_wire[10])), ((data_wire[3] ^ data_wire[4]) | (data_wire[5] ^ data_wire[6]))},
		eq_wire = aeb_result_wire;
endmodule //windowing_avsbuff_sc_fifo_cmpr


//lpm_counter DEVICE_FAMILY="Stratix IV" lpm_direction="UP" lpm_port_updown="PORT_UNUSED" lpm_width=4 aclr clock cnt_en q sclr
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 4 reg 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cntr
	( 
	aclr,
	clock,
	cnt_en,
	q,
	sclr) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [3:0]  q;
	input   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[3:0]	wire_counter_reg_bit_d;
	wire	[3:0]	wire_counter_reg_bit_asdata;
	reg	[3:0]	counter_reg_bit;
	wire	[3:0]	wire_counter_reg_bit_ena;
	wire	[3:0]	wire_counter_reg_bit_sload;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire  [0:0]   wire_counter_comb_bita_2cout;
	wire  [0:0]   wire_counter_comb_bita_0sumout;
	wire  [0:0]   wire_counter_comb_bita_1sumout;
	wire  [0:0]   wire_counter_comb_bita_2sumout;
	wire  [0:0]   wire_counter_comb_bita_3sumout;
	wire  aclr_actual;
	wire clk_en;
	wire [3:0]  data;
	wire  external_cin;
	wire  lsb_cin;
	wire  [3:0]  s_val;
	wire  [3:0]  safe_q;
	wire sload;
	wire sset;
	wire  updown_dir;
	wire  updown_lsb;
	wire  updown_other_bits;

	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[0:0] <= 1'b0;
			else if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[1:1] <= 1'b0;
			else if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	// synopsys translate_off
	initial
		counter_reg_bit[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[2:2] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[2:2] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[2:2] <= 1'b0;
			else if (wire_counter_reg_bit_sload[2:2] == 1'b1) counter_reg_bit[2:2] <= wire_counter_reg_bit_asdata[2:2];
			else  counter_reg_bit[2:2] <= wire_counter_reg_bit_d[2:2];
	// synopsys translate_off
	initial
		counter_reg_bit[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[3:3] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[3:3] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[3:3] <= 1'b0;
			else if (wire_counter_reg_bit_sload[3:3] == 1'b1) counter_reg_bit[3:3] <= wire_counter_reg_bit_asdata[3:3];
			else  counter_reg_bit[3:3] <= wire_counter_reg_bit_d[3:3];
	assign
		wire_counter_reg_bit_asdata = (({4{sset}} & s_val) | ({4{(~ sset)}} & data)),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_3sumout[0:0], wire_counter_comb_bita_2sumout[0:0], wire_counter_comb_bita_1sumout[0:0], wire_counter_comb_bita_0sumout[0:0]};
	assign
		wire_counter_reg_bit_ena = {4{(clk_en & (((cnt_en | sclr) | sset) | sload))}},
		wire_counter_reg_bit_sload = {4{(sset | sload)}};
	stratixiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(lsb_cin),
	.combout(),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.datad(counter_reg_bit[0]),
	.dataf(updown_lsb),
	.shareout(),
	.sumout(wire_counter_comb_bita_0sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_0.extended_lut = "off",
		counter_comb_bita_0.lut_mask = 64'h000000000000FF00,
		counter_comb_bita_0.shared_arith = "off",
		counter_comb_bita_0.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.datad(counter_reg_bit[1]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_1sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_1.extended_lut = "off",
		counter_comb_bita_1.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_1.shared_arith = "off",
		counter_comb_bita_1.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_2
	( 
	.cin(wire_counter_comb_bita_1cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_2cout[0:0]),
	.datad(counter_reg_bit[2]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_2sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_2.extended_lut = "off",
		counter_comb_bita_2.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_2.shared_arith = "off",
		counter_comb_bita_2.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_3
	( 
	.cin(wire_counter_comb_bita_2cout[0:0]),
	.combout(),
	.cout(),
	.datad(counter_reg_bit[3]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_3sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_3.extended_lut = "off",
		counter_comb_bita_3.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_3.shared_arith = "off",
		counter_comb_bita_3.lpm_type = "stratixiv_lcell_comb";
	assign
		aclr_actual = aclr,
		clk_en = 1'b1,
		data = {4{1'b0}},
		external_cin = 1'b1,
		lsb_cin = 1'b0,
		q = safe_q,
		s_val = {4{1'b1}},
		safe_q = counter_reg_bit,
		sload = 1'b0,
		sset = 1'b0,
		updown_dir = 1'b1,
		updown_lsb = updown_dir,
		updown_other_bits = ((~ external_cin) | updown_dir);
endmodule //windowing_avsbuff_sc_fifo_cntr


//lpm_counter DEVICE_FAMILY="Stratix IV" lpm_width=5 aclr clock cnt_en q sclr updown
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 5 reg 5 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cntr1
	( 
	aclr,
	clock,
	cnt_en,
	q,
	sclr,
	updown) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [4:0]  q;
	input   sclr;
	input   updown;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
	tri0   sclr;
	tri1   updown;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[4:0]	wire_counter_reg_bit_d;
	wire	[4:0]	wire_counter_reg_bit_asdata;
	reg	[4:0]	counter_reg_bit;
	wire	[4:0]	wire_counter_reg_bit_ena;
	wire	[4:0]	wire_counter_reg_bit_sload;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire  [0:0]   wire_counter_comb_bita_2cout;
	wire  [0:0]   wire_counter_comb_bita_3cout;
	wire  [0:0]   wire_counter_comb_bita_0sumout;
	wire  [0:0]   wire_counter_comb_bita_1sumout;
	wire  [0:0]   wire_counter_comb_bita_2sumout;
	wire  [0:0]   wire_counter_comb_bita_3sumout;
	wire  [0:0]   wire_counter_comb_bita_4sumout;
	wire  aclr_actual;
	wire clk_en;
	wire [4:0]  data;
	wire  external_cin;
	wire  lsb_cin;
	wire  [4:0]  s_val;
	wire  [4:0]  safe_q;
	wire sload;
	wire sset;
	wire  updown_dir;
	wire  updown_lsb;
	wire  updown_other_bits;

	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[0:0] <= 1'b0;
			else if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[1:1] <= 1'b0;
			else if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	// synopsys translate_off
	initial
		counter_reg_bit[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[2:2] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[2:2] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[2:2] <= 1'b0;
			else if (wire_counter_reg_bit_sload[2:2] == 1'b1) counter_reg_bit[2:2] <= wire_counter_reg_bit_asdata[2:2];
			else  counter_reg_bit[2:2] <= wire_counter_reg_bit_d[2:2];
	// synopsys translate_off
	initial
		counter_reg_bit[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[3:3] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[3:3] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[3:3] <= 1'b0;
			else if (wire_counter_reg_bit_sload[3:3] == 1'b1) counter_reg_bit[3:3] <= wire_counter_reg_bit_asdata[3:3];
			else  counter_reg_bit[3:3] <= wire_counter_reg_bit_d[3:3];
	// synopsys translate_off
	initial
		counter_reg_bit[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[4:4] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[4:4] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[4:4] <= 1'b0;
			else if (wire_counter_reg_bit_sload[4:4] == 1'b1) counter_reg_bit[4:4] <= wire_counter_reg_bit_asdata[4:4];
			else  counter_reg_bit[4:4] <= wire_counter_reg_bit_d[4:4];
	assign
		wire_counter_reg_bit_asdata = (({5{sset}} & s_val) | ({5{(~ sset)}} & data)),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_4sumout[0:0], wire_counter_comb_bita_3sumout[0:0], wire_counter_comb_bita_2sumout[0:0], wire_counter_comb_bita_1sumout[0:0], wire_counter_comb_bita_0sumout[0:0]};
	assign
		wire_counter_reg_bit_ena = {5{(clk_en & (((cnt_en | sclr) | sset) | sload))}},
		wire_counter_reg_bit_sload = {5{(sset | sload)}};
	stratixiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(lsb_cin),
	.combout(),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.datad(counter_reg_bit[0]),
	.dataf(updown_lsb),
	.shareout(),
	.sumout(wire_counter_comb_bita_0sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_0.extended_lut = "off",
		counter_comb_bita_0.lut_mask = 64'h000000000000FF00,
		counter_comb_bita_0.shared_arith = "off",
		counter_comb_bita_0.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.datad(counter_reg_bit[1]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_1sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_1.extended_lut = "off",
		counter_comb_bita_1.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_1.shared_arith = "off",
		counter_comb_bita_1.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_2
	( 
	.cin(wire_counter_comb_bita_1cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_2cout[0:0]),
	.datad(counter_reg_bit[2]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_2sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_2.extended_lut = "off",
		counter_comb_bita_2.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_2.shared_arith = "off",
		counter_comb_bita_2.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_3
	( 
	.cin(wire_counter_comb_bita_2cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_3cout[0:0]),
	.datad(counter_reg_bit[3]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_3sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_3.extended_lut = "off",
		counter_comb_bita_3.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_3.shared_arith = "off",
		counter_comb_bita_3.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_4
	( 
	.cin(wire_counter_comb_bita_3cout[0:0]),
	.combout(),
	.cout(),
	.datad(counter_reg_bit[4]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_4sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_4.extended_lut = "off",
		counter_comb_bita_4.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_4.shared_arith = "off",
		counter_comb_bita_4.lpm_type = "stratixiv_lcell_comb";
	assign
		aclr_actual = aclr,
		clk_en = 1'b1,
		data = {5{1'b0}},
		external_cin = 1'b1,
		lsb_cin = 1'b0,
		q = safe_q,
		s_val = {5{1'b1}},
		safe_q = counter_reg_bit,
		sload = 1'b0,
		sset = 1'b0,
		updown_dir = updown,
		updown_lsb = updown_dir,
		updown_other_bits = ((~ external_cin) | updown_dir);
endmodule //windowing_avsbuff_sc_fifo_cntr1


//lpm_counter DEVICE_FAMILY="Stratix IV" lpm_direction="UP" lpm_port_updown="PORT_UNUSED" lpm_width=5 aclr clock cnt_en q sclr
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 5 reg 5 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cntr12
	( 
	aclr,
	clock,
	cnt_en,
	q,
	sclr) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [4:0]  q;
	input   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[4:0]	wire_counter_reg_bit_d;
	wire	[4:0]	wire_counter_reg_bit_asdata;
	reg	[4:0]	counter_reg_bit;
	wire	[4:0]	wire_counter_reg_bit_ena;
	wire	[4:0]	wire_counter_reg_bit_sload;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire  [0:0]   wire_counter_comb_bita_2cout;
	wire  [0:0]   wire_counter_comb_bita_3cout;
	wire  [0:0]   wire_counter_comb_bita_0sumout;
	wire  [0:0]   wire_counter_comb_bita_1sumout;
	wire  [0:0]   wire_counter_comb_bita_2sumout;
	wire  [0:0]   wire_counter_comb_bita_3sumout;
	wire  [0:0]   wire_counter_comb_bita_4sumout;
	wire  aclr_actual;
	wire clk_en;
	wire [4:0]  data;
	wire  external_cin;
	wire  lsb_cin;
	wire  [4:0]  s_val;
	wire  [4:0]  safe_q;
	wire sload;
	wire sset;
	wire  updown_dir;
	wire  updown_lsb;
	wire  updown_other_bits;

	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[0:0] <= 1'b0;
			else if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[1:1] <= 1'b0;
			else if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	// synopsys translate_off
	initial
		counter_reg_bit[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[2:2] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[2:2] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[2:2] <= 1'b0;
			else if (wire_counter_reg_bit_sload[2:2] == 1'b1) counter_reg_bit[2:2] <= wire_counter_reg_bit_asdata[2:2];
			else  counter_reg_bit[2:2] <= wire_counter_reg_bit_d[2:2];
	// synopsys translate_off
	initial
		counter_reg_bit[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[3:3] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[3:3] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[3:3] <= 1'b0;
			else if (wire_counter_reg_bit_sload[3:3] == 1'b1) counter_reg_bit[3:3] <= wire_counter_reg_bit_asdata[3:3];
			else  counter_reg_bit[3:3] <= wire_counter_reg_bit_d[3:3];
	// synopsys translate_off
	initial
		counter_reg_bit[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[4:4] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[4:4] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[4:4] <= 1'b0;
			else if (wire_counter_reg_bit_sload[4:4] == 1'b1) counter_reg_bit[4:4] <= wire_counter_reg_bit_asdata[4:4];
			else  counter_reg_bit[4:4] <= wire_counter_reg_bit_d[4:4];
	assign
		wire_counter_reg_bit_asdata = (({5{sset}} & s_val) | ({5{(~ sset)}} & data)),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_4sumout[0:0], wire_counter_comb_bita_3sumout[0:0], wire_counter_comb_bita_2sumout[0:0], wire_counter_comb_bita_1sumout[0:0], wire_counter_comb_bita_0sumout[0:0]};
	assign
		wire_counter_reg_bit_ena = {5{(clk_en & (((cnt_en | sclr) | sset) | sload))}},
		wire_counter_reg_bit_sload = {5{(sset | sload)}};
	stratixiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(lsb_cin),
	.combout(),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.datad(counter_reg_bit[0]),
	.dataf(updown_lsb),
	.shareout(),
	.sumout(wire_counter_comb_bita_0sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_0.extended_lut = "off",
		counter_comb_bita_0.lut_mask = 64'h000000000000FF00,
		counter_comb_bita_0.shared_arith = "off",
		counter_comb_bita_0.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.datad(counter_reg_bit[1]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_1sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_1.extended_lut = "off",
		counter_comb_bita_1.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_1.shared_arith = "off",
		counter_comb_bita_1.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_2
	( 
	.cin(wire_counter_comb_bita_1cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_2cout[0:0]),
	.datad(counter_reg_bit[2]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_2sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_2.extended_lut = "off",
		counter_comb_bita_2.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_2.shared_arith = "off",
		counter_comb_bita_2.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_3
	( 
	.cin(wire_counter_comb_bita_2cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_3cout[0:0]),
	.datad(counter_reg_bit[3]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_3sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_3.extended_lut = "off",
		counter_comb_bita_3.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_3.shared_arith = "off",
		counter_comb_bita_3.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_4
	( 
	.cin(wire_counter_comb_bita_3cout[0:0]),
	.combout(),
	.cout(),
	.datad(counter_reg_bit[4]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_4sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_4.extended_lut = "off",
		counter_comb_bita_4.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_4.shared_arith = "off",
		counter_comb_bita_4.lpm_type = "stratixiv_lcell_comb";
	assign
		aclr_actual = aclr,
		clk_en = 1'b1,
		data = {5{1'b0}},
		external_cin = 1'b1,
		lsb_cin = 1'b0,
		q = safe_q,
		s_val = {5{1'b1}},
		safe_q = counter_reg_bit,
		sload = 1'b0,
		sset = 1'b0,
		updown_dir = 1'b1,
		updown_lsb = updown_dir,
		updown_other_bits = ((~ external_cin) | updown_dir);
endmodule //windowing_avsbuff_sc_fifo_cntr12

//synthesis_resources = lut 14 ram_bits (AUTO) 8192 reg 27 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_a_dpfifo
	( 
	aclr,
	clock,
	data,
	empty,
	full,
	q,
	rreq,
	sclr,
	usedw,
	wreq) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   [255:0]  data;
	output   empty;
	output   full;
	output   [255:0]  q;
	input   rreq;
	input   sclr;
	output   [4:0]  usedw;
	input   wreq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [255:0]   wire_FIFOram_q_b;
	reg	empty_dff;
	reg	full_dff;
	reg	[4:0]	low_addressa;
	reg	rd_ptr_lsb;
	wire	wire_rd_ptr_lsb_ena;
	reg	usedw_is_0_dff;
	reg	usedw_is_1_dff;
	reg	usedw_is_2_dff;
	reg	[0:0]	wrreq_delaya0;
	reg	[0:0]	wrreq_delaya1;
	wire  wire_almost_full_comparer_aeb;
	wire  wire_three_comparison_aeb;
	wire  [3:0]   wire_rd_ptr_msb_q;
	wire  [4:0]   wire_usedw_counter_q;
	wire  [4:0]   wire_wr_ptr_q;
	wire  asynch_read_counter_enable;
	wire  empty_out;
	wire  full_out;
	wire  pulse_ram_output;
	wire  [4:0]  ram_read_address;
	wire  [4:0]  rd_ptr;
	wire  usedw_is_0;
	wire  usedw_is_1;
	wire  usedw_is_2;
	wire  usedw_will_be_0;
	wire  usedw_will_be_1;
	wire  usedw_will_be_2;
	wire  valid_rreq;
	wire  valid_wreq;
	wire  wait_state;

	windowing_avsbuff_sc_fifo_altsyncram   FIFOram
	( 
	.address_a(wire_wr_ptr_q),
	.address_b(ram_read_address),
	.clock0(clock),
	.clock1(clock),
	.clocken1(pulse_ram_output),
	.data_a(data),
	.q_b(wire_FIFOram_q_b),
	.wren_a(valid_wreq));
	// synopsys translate_off
	initial
		empty_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) empty_dff <= 1'b0;
		else  empty_dff <= ((~ (usedw_will_be_0 | wait_state)) & (~ sclr));
	// synopsys translate_off
	initial
		full_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) full_dff <= 1'b0;
		else  full_dff <= ((~ sclr) & (((valid_wreq & (~ valid_rreq)) & wire_almost_full_comparer_aeb) | (full_dff & (~ (valid_wreq ^ valid_rreq)))));
	// synopsys translate_off
	initial
		low_addressa = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) low_addressa <= 5'b0;
		else  low_addressa <= ({5{(~ sclr)}} & (({5{asynch_read_counter_enable}} & rd_ptr) | ({5{(~ asynch_read_counter_enable)}} & low_addressa)));
	// synopsys translate_off
	initial
		rd_ptr_lsb = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) rd_ptr_lsb <= 1'b0;
		else if  (wire_rd_ptr_lsb_ena == 1'b1)   rd_ptr_lsb <= ((~ rd_ptr_lsb) & (~ sclr));
	assign
		wire_rd_ptr_lsb_ena = (asynch_read_counter_enable | sclr);
	// synopsys translate_off
	initial
		usedw_is_0_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) usedw_is_0_dff <= 1'b0;
		else  usedw_is_0_dff <= (~ usedw_will_be_0);
	// synopsys translate_off
	initial
		usedw_is_1_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) usedw_is_1_dff <= 1'b0;
		else  usedw_is_1_dff <= usedw_will_be_1;
	// synopsys translate_off
	initial
		usedw_is_2_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) usedw_is_2_dff <= 1'b0;
		else  usedw_is_2_dff <= usedw_will_be_2;
	// synopsys translate_off
	initial
		wrreq_delaya0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) wrreq_delaya0 <= 1'b0;
		else  wrreq_delaya0 <= ((~ sclr) & wrreq_delaya1[0:0]);
	// synopsys translate_off
	initial
		wrreq_delaya1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) wrreq_delaya1 <= 1'b0;
		else  wrreq_delaya1 <= ((~ sclr) & valid_wreq);
	windowing_avsbuff_sc_fifo_cmpr   almost_full_comparer
	( 
	.aeb(wire_almost_full_comparer_aeb),
	.dataa({5{1'b1}}),
	.datab(wire_usedw_counter_q));
	windowing_avsbuff_sc_fifo_cmpr   three_comparison
	( 
	.aeb(wire_three_comparison_aeb),
	.dataa(wire_usedw_counter_q),
	.datab(5'b00011));
	windowing_avsbuff_sc_fifo_cntr   rd_ptr_msb
	( 
	.aclr(aclr),
	.clock(clock),
	.cnt_en((asynch_read_counter_enable & (~ rd_ptr_lsb))),
	.q(wire_rd_ptr_msb_q),
	.sclr(sclr));
	windowing_avsbuff_sc_fifo_cntr1   usedw_counter
	( 
	.aclr(aclr),
	.clock(clock),
	.cnt_en((valid_wreq ^ valid_rreq)),
	.q(wire_usedw_counter_q),
	.sclr(sclr),
	.updown(valid_wreq));
	windowing_avsbuff_sc_fifo_cntr12   wr_ptr
	( 
	.aclr(aclr),
	.clock(clock),
	.cnt_en(valid_wreq),
	.q(wire_wr_ptr_q),
	.sclr(sclr));
	assign
		asynch_read_counter_enable = pulse_ram_output,
		empty = empty_out,
		empty_out = (~ empty_dff),
		full = full_out,
		full_out = full_dff,
		pulse_ram_output = ((((usedw_is_1 & wrreq_delaya0[0:0]) | ((usedw_is_2 & wrreq_delaya1[0:0]) & wrreq_delaya0[0:0])) | ((~ (usedw_is_1 | usedw_is_2)) & valid_rreq)) | ((usedw_is_2 & (~ wrreq_delaya1[0:0])) & valid_rreq)),
		q = wire_FIFOram_q_b,
		ram_read_address = (({5{(~ asynch_read_counter_enable)}} & low_addressa) | ({5{asynch_read_counter_enable}} & rd_ptr)),
		rd_ptr = {wire_rd_ptr_msb_q, (~ rd_ptr_lsb)},
		usedw = wire_usedw_counter_q,
		usedw_is_0 = (~ usedw_is_0_dff),
		usedw_is_1 = usedw_is_1_dff,
		usedw_is_2 = usedw_is_2_dff,
		usedw_will_be_0 = (~ ((~ sclr) & (~ (((usedw_is_1 & valid_rreq) & (~ valid_wreq)) | (usedw_is_0 & (~ (valid_wreq ^ valid_rreq))))))),
		usedw_will_be_1 = ((~ sclr) & (((usedw_is_1 & (~ (valid_wreq ^ valid_rreq))) | ((usedw_is_0 & valid_wreq) & (~ valid_rreq))) | ((usedw_is_2 & valid_rreq) & (~ valid_wreq)))),
		usedw_will_be_2 = ((~ sclr) & (((usedw_is_2_dff & (~ (valid_wreq ^ valid_rreq))) | ((usedw_is_1 & valid_wreq) & (~ valid_rreq))) | ((wire_three_comparison_aeb & valid_rreq) & (~ valid_wreq)))),
		valid_rreq = (rreq & (~ empty_out)),
		valid_wreq = (wreq & (~ full_out)),
		wait_state = ((usedw_will_be_1 & (valid_wreq ^ wrreq_delaya1[0:0])) | ((usedw_will_be_2 & valid_wreq) & wrreq_delaya1[0:0]));
endmodule //windowing_avsbuff_sc_fifo_a_dpfifo

//synthesis_resources = lut 14 ram_bits (AUTO) 8192 reg 27 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_scfifo
	( 
	aclr,
	clock,
	data,
	empty,
	full,
	q,
	rdreq,
	sclr,
	usedw,
	wrreq) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   [255:0]  data;
	output   empty;
	output   full;
	output   [255:0]  q;
	input   rdreq;
	input   sclr;
	output   [4:0]  usedw;
	input   wrreq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  wire_dpfifo_empty;
	wire  wire_dpfifo_full;
	wire  [255:0]   wire_dpfifo_q;
	wire  [4:0]   wire_dpfifo_usedw;

	windowing_avsbuff_sc_fifo_a_dpfifo   dpfifo
	( 
	.aclr(aclr),
	.clock(clock),
	.data(data),
	.empty(wire_dpfifo_empty),
	.full(wire_dpfifo_full),
	.q(wire_dpfifo_q),
	.rreq(rdreq),
	.sclr(sclr),
	.usedw(wire_dpfifo_usedw),
	.wreq(wrreq));
	assign
		empty = wire_dpfifo_empty,
		full = wire_dpfifo_full,
		q = wire_dpfifo_q,
		usedw = wire_dpfifo_usedw;
endmodule //windowing_avsbuff_sc_fifo_scfifo
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module windowing_avsbuff_sc_fifo (
	aclr,
	clock,
	data,
	rdreq,
	sclr,
	wrreq,
	empty,
	full,
	q,
	usedw)/* synthesis synthesis_clearbox = 1 */;

	input	  aclr;
	input	  clock;
	input	[255:0]  data;
	input	  rdreq;
	input	  sclr;
	input	  wrreq;
	output	  empty;
	output	  full;
	output	[255:0]  q;
	output	[4:0]  usedw;

	wire  sub_wire0;
	wire  sub_wire1;
	wire [255:0] sub_wire2;
	wire [4:0] sub_wire3;
	wire  empty = sub_wire0;
	wire  full = sub_wire1;
	wire [255:0] q = sub_wire2[255:0];
	wire [4:0] usedw = sub_wire3[4:0];

	windowing_avsbuff_sc_fifo_scfifo	windowing_avsbuff_sc_fifo_scfifo_component (
				.aclr (aclr),
				.clock (clock),
				.data (data),
				.rdreq (rdreq),
				.sclr (sclr),
				.wrreq (wrreq),
				.empty (sub_wire0),
				.full (sub_wire1),
				.q (sub_wire2),
				.usedw (sub_wire3));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
// Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Depth NUMERIC "32"
// Retrieval info: PRIVATE: Empty NUMERIC "1"
// Retrieval info: PRIVATE: Full NUMERIC "1"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "0"
// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: Optimize NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: UsedW NUMERIC "1"
// Retrieval info: PRIVATE: Width NUMERIC "256"
// Retrieval info: PRIVATE: dc_aclr NUMERIC "0"
// Retrieval info: PRIVATE: diff_widths NUMERIC "0"
// Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
// Retrieval info: PRIVATE: output_width NUMERIC "256"
// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
// Retrieval info: PRIVATE: rsFull NUMERIC "0"
// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
// Retrieval info: PRIVATE: sc_aclr NUMERIC "1"
// Retrieval info: PRIVATE: sc_sclr NUMERIC "1"
// Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
// Retrieval info: PRIVATE: wsFull NUMERIC "1"
// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER STRING "ON"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "32"
// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "ON"
// Retrieval info: CONSTANT: LPM_TYPE STRING "scfifo"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "256"
// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "5"
// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: USE_EAB STRING "ON"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
// Retrieval info: USED_PORT: data 0 0 256 0 INPUT NODEFVAL "data[255..0]"
// Retrieval info: USED_PORT: empty 0 0 0 0 OUTPUT NODEFVAL "empty"
// Retrieval info: USED_PORT: full 0 0 0 0 OUTPUT NODEFVAL "full"
// Retrieval info: USED_PORT: q 0 0 256 0 OUTPUT NODEFVAL "q[255..0]"
// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
// Retrieval info: USED_PORT: sclr 0 0 0 0 INPUT NODEFVAL "sclr"
// Retrieval info: USED_PORT: usedw 0 0 5 0 OUTPUT NODEFVAL "usedw[4..0]"
// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data 0 0 256 0 data 0 0 256 0
// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
// Retrieval info: CONNECT: @sclr 0 0 0 0 sclr 0 0 0 0
// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
// Retrieval info: CONNECT: empty 0 0 0 0 @empty 0 0 0 0
// Retrieval info: CONNECT: full 0 0 0 0 @full 0 0 0 0
// Retrieval info: CONNECT: q 0 0 256 0 @q 0 0 256 0
// Retrieval info: CONNECT: usedw 0 0 5 0 @usedw 0 0 5 0
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
