

================================================================
== Vivado HLS Report for 'fire2_expand1x1'
================================================================
* Date:           Mon May 01 22:01:22 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fire_module
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.94|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  54561|  54561|  54561|  54561|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row        |  54560|  54560|       992|          -|          -|    55|    no    |
        | + Col       |    990|    990|        18|          -|          -|    55|    no    |
        |  ++ Buffer  |     16|     16|         1|          -|          -|    16|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      34|     46|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_249_p2        |     +    |      0|  0|   6|           6|           1|
    |d_4_fu_261_p2        |     +    |      0|  0|   5|           5|           1|
    |r_1_fu_237_p2        |     +    |      0|  0|   6|           6|           1|
    |exitcond2_fu_255_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond3_fu_243_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond4_fu_231_p2  |   icmp   |      0|  0|   3|           6|           5|
    |ap_sig_bdd_247       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_260       |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  28|          36|          21|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |c_reg_209  |   6|          2|    6|         12|
    |d_reg_220  |   5|          2|    5|         10|
    |r_reg_198  |   6|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|         11|   18|         39|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  4|   0|    4|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |c_1_reg_282  |  6|   0|    6|          0|
    |c_reg_209    |  6|   0|    6|          0|
    |d_reg_220    |  5|   0|    5|          0|
    |r_1_reg_274  |  6|   0|    6|          0|
    |r_reg_198    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 34|   0|   34|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|matrix_e1x1_i_0_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_0_V |    pointer   |
|matrix_e1x1_i_0_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_0_V |    pointer   |
|matrix_e1x1_i_0_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_0_V |    pointer   |
|matrix_e1x1_i_1_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_1_V |    pointer   |
|matrix_e1x1_i_1_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_1_V |    pointer   |
|matrix_e1x1_i_1_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_1_V |    pointer   |
|matrix_e1x1_i_2_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_2_V |    pointer   |
|matrix_e1x1_i_2_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_2_V |    pointer   |
|matrix_e1x1_i_2_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_2_V |    pointer   |
|matrix_e1x1_i_3_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_3_V |    pointer   |
|matrix_e1x1_i_3_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_3_V |    pointer   |
|matrix_e1x1_i_3_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_3_V |    pointer   |
|matrix_e1x1_i_4_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_4_V |    pointer   |
|matrix_e1x1_i_4_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_4_V |    pointer   |
|matrix_e1x1_i_4_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_4_V |    pointer   |
|matrix_e1x1_i_5_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_5_V |    pointer   |
|matrix_e1x1_i_5_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_5_V |    pointer   |
|matrix_e1x1_i_5_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_5_V |    pointer   |
|matrix_e1x1_i_6_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_6_V |    pointer   |
|matrix_e1x1_i_6_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_6_V |    pointer   |
|matrix_e1x1_i_6_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_6_V |    pointer   |
|matrix_e1x1_i_7_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_7_V |    pointer   |
|matrix_e1x1_i_7_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_7_V |    pointer   |
|matrix_e1x1_i_7_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_7_V |    pointer   |
|matrix_e1x1_i_8_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_8_V |    pointer   |
|matrix_e1x1_i_8_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_8_V |    pointer   |
|matrix_e1x1_i_8_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_8_V |    pointer   |
|matrix_e1x1_i_9_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_9_V |    pointer   |
|matrix_e1x1_i_9_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_9_V |    pointer   |
|matrix_e1x1_i_9_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_9_V |    pointer   |
|matrix_e1x1_i_10_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_10_V |    pointer   |
|matrix_e1x1_i_10_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_10_V |    pointer   |
|matrix_e1x1_i_10_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_10_V |    pointer   |
|matrix_e1x1_i_11_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_11_V |    pointer   |
|matrix_e1x1_i_11_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_11_V |    pointer   |
|matrix_e1x1_i_11_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_11_V |    pointer   |
|matrix_e1x1_i_12_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_12_V |    pointer   |
|matrix_e1x1_i_12_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_12_V |    pointer   |
|matrix_e1x1_i_12_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_12_V |    pointer   |
|matrix_e1x1_i_13_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_13_V |    pointer   |
|matrix_e1x1_i_13_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_13_V |    pointer   |
|matrix_e1x1_i_13_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_13_V |    pointer   |
|matrix_e1x1_i_14_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_14_V |    pointer   |
|matrix_e1x1_i_14_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_14_V |    pointer   |
|matrix_e1x1_i_14_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_14_V |    pointer   |
|matrix_e1x1_i_15_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_15_V |    pointer   |
|matrix_e1x1_i_15_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_15_V |    pointer   |
|matrix_e1x1_i_15_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_15_V |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

