diff --git a/tools/libxc/xc_cpuid_x86.c b/tools/libxc/xc_cpuid_x86.c
index ea90ad4e7e39..8b4c22c2c44c 100644
--- a/tools/libxc/xc_cpuid_x86.c
+++ b/tools/libxc/xc_cpuid_x86.c
@@ -55,8 +55,8 @@ int xc_get_cpu_levelling_caps(xc_interface *xch, uint32_t *caps)
     return ret;
 }
 
-int xc_get_cpu_featureset(xc_interface *xch, uint32_t index,
-                          uint32_t *nr_features, uint32_t *featureset)
+static int xc_get_cpu_featureset_(xc_interface *xch, uint32_t index,
+                                  uint32_t *nr_features, uint32_t *featureset)
 {
     DECLARE_SYSCTL;
     DECLARE_HYPERCALL_BOUNCE(featureset,
@@ -82,6 +82,100 @@ int xc_get_cpu_featureset(xc_interface *xch, uint32_t index,
     return ret;
 }
 
+int xc_get_cpu_featureset(xc_interface *xch, uint32_t index,
+                          uint32_t *nr_features, uint32_t *featureset)
+{
+    uint32_t host_fs[FEATURESET_NR_ENTRIES] = {}, host_sz = ARRAY_SIZE(host_fs);
+    unsigned int vendor;
+    int ret;
+
+    if ( index != XEN_SYSCTL_cpu_featureset_pv_max &&
+         index != XEN_SYSCTL_cpu_featureset_hvm_max )
+        return xc_get_cpu_featureset_(xch, index, nr_features, featureset);
+
+    /*
+     * Fake up a *_max featureset.  Obtain the host, and pv/hvm default.
+     *
+     * This is used by xenopsd to pass to the toolstack of the incoming
+     * domain, to allow it to establish migration safety.
+     */
+    ret = xc_get_cpu_featureset_(
+        xch, XEN_SYSCTL_cpu_featureset_host, &host_sz, host_fs);
+    if ( ret && errno != ENOBUFS )
+        return ret;
+
+    ret = xc_get_cpu_featureset_(xch, index - 2, nr_features, featureset);
+    if ( ret )
+        return ret;
+
+    /* Adjust the default policy to be a max policy. */
+
+    /*
+     * Xen 4.7 had the common features duplicated.  4.8 changed this, to only
+     * use the Intel range.  Undo this.
+     */
+    featureset[2] |= (featureset[0] & CPUID_COMMON_1D_FEATURES);
+
+    /*
+     * Advertise HTT, x2APIC and CMP_LEGACY.  They all impact topology,
+     * unconditionally leak into PV guests, and are fully emulated for HVM.
+     */
+    featureset[featureword_of(X86_FEATURE_HTT)] |=
+        bitmaskof(X86_FEATURE_HTT);
+    featureset[featureword_of(X86_FEATURE_X2APIC)] |=
+        bitmaskof(X86_FEATURE_X2APIC);
+    featureset[featureword_of(X86_FEATURE_CMP_LEGACY)] |=
+        bitmaskof(X86_FEATURE_CMP_LEGACY);
+
+    /*
+     * Feed HLE/RTM in from the host policy.  We can safely migrate in VMs
+     * which saw HLE/RTM, even if the RTM is disabled for errata/security
+     * reasons.
+     */
+    featureset[featureword_of(X86_FEATURE_HLE)] &=
+        ~(bitmaskof(X86_FEATURE_HLE) | bitmaskof(X86_FEATURE_RTM));
+    featureset[featureword_of(X86_FEATURE_HLE)] |=
+        (host_fs[featureword_of(X86_FEATURE_HLE)] &
+         (bitmaskof(X86_FEATURE_HLE) | bitmaskof(X86_FEATURE_RTM)));
+
+    if ( index == XEN_SYSCTL_cpu_featureset_hvm_max )
+    {
+        struct cpuid_leaf l;
+
+        cpuid_leaf(0, &l);
+        vendor = x86_cpuid_lookup_vendor(l.b, l.c, l.d);
+
+        /*
+         * Xen 4.7 used to falsely advertise IBS, and 4.8 fixed this.
+         * However, the old xenopsd workaround fix for this didn't limit the
+         * workaround to AMD systems, so the Last Boot Record of every HVM VM,
+         * even on Intel, is wrong.
+         */
+        featureset[featureword_of(X86_FEATURE_IBS)] |=
+            bitmaskof(X86_FEATURE_IBS);
+
+        /*
+         * In order to mitigate Spectre, AMD dropped the LWP feature in
+         * microcode, to make space for MSR_PRED_CMD.  Noone used LWP, but it
+         * was visible to guests at the time.
+         */
+        if ( vendor & (X86_VENDOR_AMD | X86_VENDOR_HYGON) )
+            featureset[featureword_of(X86_FEATURE_LWP)] |=
+                bitmaskof(X86_FEATURE_LWP);
+
+        /*
+         * MPX has been removed from newer Intel hardware.  Therefore, we hide
+         * it by default, but can still accept any VMs which saw it, if
+         * hardware is MPX-capable.
+         */
+        featureset[featureword_of(X86_FEATURE_MPX)] |=
+            (host_fs[featureword_of(X86_FEATURE_MPX)] &
+             bitmaskof(X86_FEATURE_MPX));
+    }
+
+    return 0;
+}
+
 uint32_t xc_get_cpu_featureset_size(void)
 {
     return FEATURESET_NR_ENTRIES;
