m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Econff
Z1 w1522264991
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z5 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd
Z6 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd
l0
L4
VK5l:?zhbVF?m[=^K@b=dz0
Z7 OV;C;10.1d;51
31
Z8 !s108 1522265789.434000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd|
Z10 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 N78i25IT9>oUi4^0bFN7A3
!i10b 1
Abehaviour
R2
R3
DEx4 work 5 conff 0 22 K5l:?zhbVF?m[=^K@b=dz0
l45
L14
VM=T;Kf90hb>a97[ciQ^?61
R7
31
R8
R9
R10
R11
R12
!s100 RzS<FROR33S5BzSo5WdiJ1
!i10b 1
Econff_tb
Z13 w1522264811
R2
R3
R4
Z14 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd
Z15 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd
l0
L6
Vogg^Qa@fE1?d;]H;aF;Sd0
!s100 [9WO3`nUoEF2nBK=o>F@?3
R7
31
!i10b 1
Z16 !s108 1522265790.367000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd|
Z18 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd|
R11
R12
Abehaviour
R2
R3
DEx4 work 8 conff_tb 0 22 ogg^Qa@fE1?d;]H;aF;Sd0
l25
L9
VYEGY@@3gDgBb3>WIE>32b0
!s100 :5TPHM=:Cfoa>JjkbB0j11
R7
31
!i10b 1
R16
R17
R18
R11
R12
Econffsubcomponent1
Z19 w1522265750
R2
R3
R4
Z20 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
Z21 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
l0
L4
VhQTfU]cYl>L7eL6L8RAcC2
R7
31
Z22 !s108 1522265789.730000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd|
Z24 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd|
R11
R12
!s100 NknRlNG^BF=524iNCd=mU1
!i10b 1
Abehaviour
R2
R3
DEx4 work 18 conffsubcomponent1 0 22 hQTfU]cYl>L7eL6L8RAcC2
l15
L13
V:K86aPWkW@?PFJ4CLeLo_1
R7
31
R22
R23
R24
R11
R12
!s100 @YRAh9MmW@]d3:9oemnJ@1
!i10b 1
Edecoder4bits
Z25 w1522264724
R2
R3
R4
Z26 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
Z27 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
l0
L4
VWDcm_0ZJ<E8`]H0LkJ2d51
R7
31
Z28 !s108 1522265789.979000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd|
Z30 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd|
R11
R12
!s100 >`fcnW_UJzB>FWOB`a5TP0
!i10b 1
Abehavioural
R2
R3
DEx4 work 12 decoder4bits 0 22 WDcm_0ZJ<E8`]H0LkJ2d51
l14
L13
Vc=1291JDXFof=T?k?__fj2
R7
31
R28
R29
R30
R11
R12
!s100 jd=i1D_hPc:Qko1?7AjDc2
!i10b 1
