
machine(GPUL2Cache, "Simple write back L2 cache")
  : CacheMemory * L2cache;
  RegionBuffer *regionBuffer;
  Cycles l2_request_latency := 2;
  Cycles l2_response_latency := 2;
  Cycles cache_response_latency := 30;

  // NETWORK BUFFERS
  // Buffers to and from L1 caches
  MessageBuffer * requestFromL1Cache, network="From", virtual_network="7",
        ordered="true", vnet_type="request";
  MessageBuffer * responseToL1Cache, network="To", virtual_network="6",
        ordered="true", vnet_type="response";

  // Buffers to / from the dir and other caches
  MessageBuffer * requestFromCache, network="To", virtual_network="2",
        ordered="false", vnet_type="request";
  MessageBuffer * responseFromCache, network="To", virtual_network="4",
        ordered="false", vnet_type="response";
  MessageBuffer * unblockFromCache, network="To", virtual_network="5",
        ordered="false", vnet_type="unblock";

  MessageBuffer * forwardToCache, network="From", virtual_network="3",
        ordered="false", vnet_type="forward";
  MessageBuffer * responseToCache, network="From", virtual_network="4",
        ordered="false", vnet_type="response";

{
  // STATES
  state_declaration(State, desc="Cache states") {
    I, AccessPermission:Invalid, desc="Idle";
    S, AccessPermission:Read_Only, desc="Shared";
    O, AccessPermission:Read_Only, desc="Owned";
    M, AccessPermission:Read_Only, desc="Modified (dirty)";
    MM, AccessPermission:Read_Write, desc="Modified (dirty and locally modified)";

    // Transient states (from hammer)
    IM, AccessPermission:Busy, "IM", desc="Issued GetX";
    ISM, AccessPermission:Read_Only, "ISM", desc="Issued GetX, received valid data, waiting for all acks";
    SM, AccessPermission:Read_Only, "SM", desc="Issued GetX, we still have a valid copy of the line";
    OM, AccessPermission:Read_Only, "OM", desc="Issued GetX, received data";
    IS, AccessPermission:Busy, "IS", desc="Issued GetS";
    SS, AccessPermission:Read_Only, "SS", desc="Issued GetS, received data, waiting for all acks";
    OI, AccessPermission:Busy, "OI", desc="Issued PutO, waiting for ack";
    MI, AccessPermission:Busy, "MI", desc="Issued PutX, waiting for ack";
    II, AccessPermission:Busy, "II", desc="Issued PutX/O, saw Other_GETS or Other_GETX, waiting for ack";

    M_W, AccessPermission:Read_Only, "M^W", desc="Issued GetS, received exclusive data, waiting for acks";
    MM_W, AccessPermission:Read_Write, "MM^W", desc="Issued GetX, received exclusive data";
    //Urmish
    //Region Buffer -
    // Shared Region Implies Block in S/SS/SM?/O/OM/IS/OI/M_W/IM/II
    // Invalid Region Implies Block in I/IM/ISM/MM_W
    // Modified Region Implies Block in M/MM/MI/II
  }

  // EVENTS
  enumeration(Event, desc="Cache events") {
    // From L1
    Get,          desc="Get request from L1";
    Store,        desc="Put request from L1";
    Replacement,  desc="Replace a block";

    // From CPU caches
    Other_GETX,      desc="A GetX from another processor";
    Other_GETS,      desc="A GetS from another processor";
    Merged_GETS,     desc="A Merged GetS from another processor";
    NC_DMA_GETS,     desc="special GetS when only DMA exists";
    Invalidate,      desc="Invalidate block";
    //TODO - Add Invalidate_Region
    // ???
    Block_Ack,       desc="the directory is blocked and ready for the flush";

    // From dir
    Ack,             desc="Received an ack message";
    Shared_Ack,      desc="Received an ack message, responder has a shared copy";
    Data,            desc="Received a data message";
    Shared_Data,     desc="Received a data message, responder has a shared copy";
    Exclusive_Data,  desc="Received a data message, responder had an exclusive copy, they gave it to us";

    Writeback_Ack,   desc="Writeback O.K. from directory";
    Writeback_Nack,  desc="Writeback not O.K. from directory";

    // triggers
    All_acks,            desc="Received all required data and message acks";
    All_acks_no_sharers, desc="Received all acks and no other processor has a shared copy";
  }

  enumeration(RequestType, desc="Type of request for each transition") {
    DataArrayRead,    desc="L2 Data array read";
    DataArrayWrite,   desc="L2 Data array write";
    TagArrayRead,     desc="L2 Tag array read";
    TagArrayWrite,    desc="L2 Tag array write";
    //TODO - Region Check here?
  }

  // STRUCTURE DEFINITIONS

  // CacheEntry
  structure(Entry, desc="...", interface="AbstractCacheEntry") {
    State CacheState,        desc="cache state";
    bool Dirty,              desc="Is the data dirty (different than memory)?";
    DataBlock DataBlk,       desc="Data in the block";
  }

  // ProbeEntry	//Swapnil can get rid off Dirty, and DataBlk, and have a havePermission bool for quick lookup, as they have a Dirty bit even though the state should tell them.
  structure(ProbeEntry, desc="...", interface="AbstractProbeEntry") {
    State CacheState,        desc="cache state";
    bool Dirty,              desc="Is the data dirty (different than memory)?";
    DataBlock DataBlk,       desc="Data in the block";
  }


  // TBE fields
  structure(TBE, desc="...") {
    State TBEState,          desc="Transient state";
    DataBlock DataBlk,       desc="data for the block, required for concurrent writebacks";
    bool Dirty,              desc="Is the data dirty (different than memory)?";
    int NumPendingMsgs,      desc="Number of acks/data messages that this processor is waiting for";
    bool Sharers,            desc="On a GetS, did we find any other sharers in the system";
    bool AppliedSilentAcks, default="false", desc="for full-bit dir, does the pending msg count reflect the silent acks";
    MachineID LastResponder, desc="last machine to send a response for this request";
    MachineID CurOwner,      desc="current owner of the block, used for UnblockS responses";
    Cycles InitialRequestTime, default="Cycles(0)", desc="time the initial requests was sent from the L1Cache";
    Cycles ForwardRequestTime, default="Cycles(0)", desc="time the dir forwarded the request";
    Cycles FirstResponseTime, default="Cycles(0)", desc="the Cycles the first response was received";

    DataBlock DirtyDataBlk, desc="Dirty data for a write. Separate from DataBlk since that's 'clean' data from other caches";
    int Offset,             desc="Offset of write into line";
    int Size,               desc="Size of the write";

    MachineID Requestor,     desc="The requestor for this block";
  }

  structure(TBETable, external="yes") {
    TBE lookup(Address);
    void allocate(Address);
    void deallocate(Address);
    bool isPresent(Address);
  }


  // STRUCTURES

  TBETable TBEs, template="<GPUL2Cache_TBE>", constructor="m_number_of_TBEs";

  // PROTOTYPES
  void set_cache_entry(AbstractCacheEntry a);
  void unset_cache_entry();
  void set_tbe(TBE b);
  void unset_tbe();
  void set_probe_entry(AbstractProbeEntry a);
  void unset_probe_entry();

  // For hammer
  void wakeUpBuffers(Address a);
  void wakeUpAllBuffers();
  Cycles curCycle();

  Entry getCacheEntry(Address address), return_by_pointer="yes" {
    return static_cast(Entry, "pointer", L2cache.lookup(address));
  }

  //Urmish
  ProbeEntry getProbeEntry(Address address), return_by_pointer="yes" {
    return static_cast(ProbeEntry, "pointer", regionBuffer.lookup(address));
  }
  
  //bool getLock(Address address), return_by_pointer="no" {
  //  return regionBuffer.isLocked(address,1));
  //}
  //End Urmish
  State getState(TBE tbe, Entry cache_entry, ProbeEntry probe_entry, Address addr) { //Urmish //SWAPNIL - we need to add stuff here right?
    if (is_valid(tbe)) {
      return tbe.TBEState;
    }
    else if (is_valid(cache_entry)) {
      return cache_entry.CacheState;
    }
    else {
      return State:I;
    }
  }

  void setState(TBE tbe, Entry cache_entry, ProbeEntry probe_entry, Address addr, State state) { //Urmish
    if (is_valid(tbe)) {
      tbe.TBEState := state;
    }

    if (is_valid(cache_entry)) {
      cache_entry.CacheState := state;
    }
  }

  AccessPermission getAccessPermission(Address addr) {
      TBE tbe := TBEs[addr];
      if(is_valid(tbe)) {
          return GPUL2Cache_State_to_permission(tbe.TBEState);
      }

      Entry cache_entry := getCacheEntry(addr);
      if(is_valid(cache_entry)) {
          return GPUL2Cache_State_to_permission(cache_entry.CacheState);
      }

      return AccessPermission:NotPresent;
  }

  void setAccessPermission(Entry cache_entry, ProbeEntry probe_entry, Address addr, State state) {
      if (is_valid(cache_entry)) {
          cache_entry.changePermission(GPUL2Cache_State_to_permission(state));
      }
  }

  void functionalRead(Address addr, Packet *pkt) {
    Entry cache_entry := getCacheEntry(addr);
    if(is_valid(cache_entry)) {
      testAndRead(addr, cache_entry.DataBlk, pkt);
    } else {
      TBE tbe := TBEs[addr];
      if(is_valid(tbe)) {
        testAndRead(addr, tbe.DataBlk, pkt);
      } else {
        error("Missing data block");
      }
    }
  }

  int functionalWrite(Address addr, Packet *pkt) {
    int num_functional_writes := 0;

    Entry cache_entry := getCacheEntry(addr);
    if(is_valid(cache_entry)) {
      num_functional_writes := num_functional_writes +
        testAndWrite(addr, cache_entry.DataBlk, pkt);
      return num_functional_writes;
    }

    TBE tbe := TBEs[addr];
    num_functional_writes := num_functional_writes +
      testAndWrite(addr, tbe.DataBlk, pkt);
    return num_functional_writes;
  }

  Event L1Cache_request_type_to_event(CoherenceRequestTypeVI type, Address addr,
                                      MachineID requestor, Entry cache_entry) {
    //Urmish - Add another code here which checks for Region Invalidation
    //But how do you trigger invalidation for multiple cache blocks
    if(type == CoherenceRequestTypeVI:GET) {
      return Event:Get;
    } else if (type == CoherenceRequestTypeVI:PUT) {
      return Event:Store;
    } else {
      error("Invalid L1 request type");
    }
  }

  void recordRequestType(RequestType type, Address addr) {
    if (type == RequestType:DataArrayRead) {
      L2cache.recordRequestType(CacheRequestType:DataArrayRead);
    } else if (type == RequestType:DataArrayWrite) {
      L2cache.recordRequestType(CacheRequestType:DataArrayWrite);
    } else if (type == RequestType:TagArrayRead) {
      L2cache.recordRequestType(CacheRequestType:TagArrayRead);
    } else if (type == RequestType:TagArrayWrite) {
      L2cache.recordRequestType(CacheRequestType:TagArrayWrite);
    } else {
      error("Bad request type passed to recordRequestType");
    }
  }

  bool checkResourceAvailable(RequestType type, Address addr) {
    if (type == RequestType:DataArrayRead) {
      return L2cache.checkResourceAvailable(CacheResourceType:DataArray, addr);
    } else if (type == RequestType:DataArrayWrite) {
      return L2cache.checkResourceAvailable(CacheResourceType:DataArray, addr);
    } else if (type == RequestType:TagArrayRead) {
      return L2cache.checkResourceAvailable(CacheResourceType:TagArray, addr);
    } else if (type == RequestType:TagArrayWrite) {
      return L2cache.checkResourceAvailable(CacheResourceType:TagArray, addr);
    } else {
      error("Bad request type passed to checkResourceAvailable");
    }
  }

  MessageBuffer triggerQueue, ordered="false";

  // NETWORK PORTS

  out_port(responseNetworkL1_out, ResponseMsgVI, responseToL1Cache);

  out_port(requestNetwork_out, RequestMsg, requestFromCache);//Urmish - Issue coherence request to the network
  out_port(unblockNetwork_out, ResponseMsg, unblockFromCache);
  out_port(responseNetwork_out, ResponseMsg, responseFromCache);
  out_port(triggerQueue_out, TriggerMsg, triggerQueue);

  // Trigger Queue
  in_port(triggerQueue_in, TriggerMsg, triggerQueue, rank=3) {
    if (triggerQueue_in.isReady()) {
      peek(triggerQueue_in, TriggerMsg) {

        Entry cache_entry := getCacheEntry(in_msg.Addr);
        TBE tbe := TBEs[in_msg.Addr];
	ProbeEntry probe_entry := getProbeEntry(in_msg.Addr); //Urmish
        if (in_msg.Type == TriggerType:ALL_ACKS) {
          trigger(Event:All_acks, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish //Swapnil why do we need to give all these entries for every trigger, hopefully we dont dereference a null pointer.
        } else if (in_msg.Type == TriggerType:ALL_ACKS_NO_SHARERS) {
          trigger(Event:All_acks_no_sharers, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else {
          error("Unexpected message");
        }
      }
    }
  }

  in_port(responseToCache_in, ResponseMsg, responseToCache, rank=2) {
    if (responseToCache_in.isReady()) {
      peek(responseToCache_in, ResponseMsg, block_on="Addr") {

        Entry cache_entry := getCacheEntry(in_msg.Addr);
        TBE tbe := TBEs[in_msg.Addr];

	ProbeEntry probe_entry := getProbeEntry(in_msg.Addr); //Urmish
        if (in_msg.Type == CoherenceResponseType:ACK) {
          trigger(Event:Ack, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceResponseType:ACK_SHARED) {
          trigger(Event:Shared_Ack, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceResponseType:DATA) {
          trigger(Event:Data, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceResponseType:DATA_SHARED) {
          trigger(Event:Shared_Data, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceResponseType:DATA_EXCLUSIVE) {
          trigger(Event:Exclusive_Data, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else {
          error("Unexpected message");
        }
      }
    }
  }
  // Forward Network
  in_port(forwardToCache_in, RequestMsg, forwardToCache, rank=1) {
    if (forwardToCache_in.isReady()) {
      peek(forwardToCache_in, RequestMsg, block_on="Addr") {

        Entry cache_entry := getCacheEntry(in_msg.Addr);
        TBE tbe := TBEs[in_msg.Addr];

	ProbeEntry probe_entry := getProbeEntry(in_msg.Addr); //Urmish
        if ((in_msg.Type == CoherenceRequestType:GETX) || (in_msg.Type == CoherenceRequestType:GETF)) {
          trigger(Event:Other_GETX, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceRequestType:MERGED_GETS) {
	  DPRINTF(LOKI,"Lokid!! Merged GETS aa gaya bc - GPU\n"); //Urmish - We dont expect this to happen with 2 L2s
          trigger(Event:Merged_GETS, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceRequestType:GETS) {
          if (machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache) > 1) {
            trigger(Event:Other_GETS, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
          } else {
            trigger(Event:NC_DMA_GETS, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
          }
        } else if (in_msg.Type == CoherenceRequestType:INV) {
          trigger(Event:Invalidate, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceRequestType:WB_ACK) {
          trigger(Event:Writeback_Ack, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceRequestType:WB_NACK) {
          trigger(Event:Writeback_Nack, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else if (in_msg.Type == CoherenceRequestType:BLOCK_ACK) {
          trigger(Event:Block_Ack, in_msg.Addr, cache_entry, tbe, probe_entry); //Urmish
        } else {
          error("Unexpected message");
        }
      }
    }
  }

  in_port(requestQueue_in, RequestMsgVI, requestFromL1Cache, desc="...") {
    if (requestQueue_in.isReady()) {
      peek(requestQueue_in, RequestMsgVI, block_on="Addr") {

        Entry cache_entry := getCacheEntry(in_msg.Addr);
	ProbeEntry probe_entry := getProbeEntry(in_msg.Addr); //Urmish
	//Urmish - For both GET and PUT Request, the L2 creates space if cache entry is invalid, ie it is not in L2
        if (is_invalid(cache_entry) &&
            L2cache.cacheAvail(in_msg.Addr) == false ) {
          // make room for the block
          trigger(Event:Replacement, L2cache.cacheProbe(in_msg.Addr),
                  getCacheEntry(L2cache.cacheProbe(in_msg.Addr)),
                  TBEs[L2cache.cacheProbe(in_msg.Addr)], probe_entry); //Urmish
        }
        else {
          trigger(L1Cache_request_type_to_event(in_msg.Type, in_msg.Addr,
                                                in_msg.Requestor, cache_entry),
            in_msg.Addr, cache_entry, TBEs[in_msg.Addr], probe_entry); //Urmish
        }
      }
    }
  }

  // ACTIONS

  action(a_issueGETS, "a", desc="Issue GETS") {
    ProbeEntry probe_entry_2 := getProbeEntry(address); //Urmish
    if(is_valid(probe_entry_2)) {//Urmish
  
    enqueue(requestNetwork_out, RequestMsg, l2_request_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Type := CoherenceRequestType:GETS_MERA;
      out_msg.Requestor := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Request_Control;
      out_msg.InitialRequestTime := curCycle();
      tbe.NumPendingMsgs := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache); // One from each other cache (n-1) plus the memory (+1)
    }
  }
  else
  {
      enqueue(requestNetwork_out, RequestMsg, l2_request_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Type := CoherenceRequestType:GETS;
      out_msg.Requestor := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Request_Control;
      out_msg.InitialRequestTime := curCycle();
      tbe.NumPendingMsgs := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache); // One from each other cache (n-1) plus the memory (+1)
    }

  }
  }

  action(b_issueGETX, "b", desc="Issue GETX") {
    
    ProbeEntry probe_entry_2 := getProbeEntry(address); //Urmish
    if(is_valid(probe_entry_2)) 
    {//Urmish
      enqueue(requestNetwork_out, RequestMsg, l2_request_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Type := CoherenceRequestType:GETX_MERA;
      out_msg.Requestor := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Request_Control;
      out_msg.InitialRequestTime := curCycle();
      tbe.NumPendingMsgs := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache); // One from each other cache (n-1) plus the memory (+1)
    }
   
    }
    else
    {
    enqueue(requestNetwork_out, RequestMsg, l2_request_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Type := CoherenceRequestType:GETX;
      out_msg.Requestor := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Request_Control;
      out_msg.InitialRequestTime := curCycle();
      tbe.NumPendingMsgs := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache); // One from each other cache (n-1) plus the memory (+1)
    }
   }
  }

  action(d_issuePUT, "d", desc="Issue PUT") {
    enqueue(requestNetwork_out, RequestMsg, l2_request_latency) {
      out_msg.Addr := address;
      out_msg.Type := CoherenceRequestType:PUT;
      out_msg.Requestor := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Writeback_Control;
    }
  }

  action(ii_allocateL2CacheBlock, "\i", desc="Allocate a cache block") {
    if (is_valid(cache_entry)) {
    } else {
      set_cache_entry(L2cache.allocate(address, new Entry));
    }
  }

  action(rr_deallocateL2CacheBlock, "\r", desc="deallocate a cache block") {
    if (is_valid(cache_entry)) {
      L2cache.deallocate(address);
      unset_cache_entry();
    }
  }

  action(rq_popL1IncomingQueue, "rq", desc="Pop the L1 request queue") {
    requestQueue_in.dequeue();
  }

  action(n_popResponseQueue, "n", desc="Pop the response queue") {
    responseToCache_in.dequeue();
  }

  action(j_popTriggerQueue, "j", desc="Pop trigger queue.") {
    triggerQueue_in.dequeue();
  }

  action(l_popForwardQueue, "l", desc="Pop forwareded request queue.") {
    forwardToCache_in.dequeue();
  }

  action(h_load_hit, "h", desc="Send data to L1.") {
    assert(is_valid(cache_entry));
    peek(requestQueue_in, RequestMsgVI) {
      enqueue(responseNetworkL1_out, ResponseMsgVI, l2_response_latency) {
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseTypeVI:DATA;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.DataBlk := cache_entry.DataBlk;
        out_msg.MessageSize := MessageSizeType:Response_Data;
      }
    }
    ++L2cache.demand_hits;
  }

  action(hx_external_load_hit, "hx", desc="load required external msgs, send data to L1") {
    assert(is_valid(cache_entry));
    assert(is_valid(tbe));
    peek(responseToCache_in, ResponseMsg) {
      enqueue(responseNetworkL1_out, ResponseMsgVI, l2_response_latency) {
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseTypeVI:DATA;
        out_msg.Sender := in_msg.Sender;
        out_msg.Destination.add(tbe.Requestor);
        out_msg.DataBlk := in_msg.DataBlk;
        out_msg.MessageSize := MessageSizeType:Response_Data;
      }
    }
  }

  action(hh_store_hit, "\h", desc="Notify L1 that store completed.") {
    assert(is_valid(cache_entry));
    peek(requestQueue_in, RequestMsgVI) {
      cache_entry.DataBlk.copyPartial(in_msg.DataBlk, in_msg.Offset, in_msg.Size);
      cache_entry.Dirty := true;
    }
    ++L2cache.demand_hits;
    DPRINTF(RubySlicc, "%s %s\n", address, cache_entry.DataBlk);
  }

  action(sx_external_store_hit, "sx", desc="store required external msgs, Notify L1 that store completed.") {
    assert(is_valid(cache_entry));
    assert(is_valid(tbe));
    cache_entry.DataBlk.copyPartial(tbe.DirtyDataBlk, tbe.Offset, tbe.Size);
    cache_entry.Dirty := true;
    peek(responseToCache_in, ResponseMsg) {
      if (machineIDToMachineType(in_msg.Sender) == MachineType:Directory) {
        //profileGPUL2WriteMiss(GenericMachineType:Directory);
      }
    }
    DPRINTF(RubySlicc, "From L1: %s %s\n", address, tbe.DirtyDataBlk);
    DPRINTF(RubySlicc, "%s: offset: %d, size: %d\n", address, tbe.Offset, tbe.Size);
    DPRINTF(RubySlicc, "%s %s\n", address, cache_entry.DataBlk);
  }

  action(sxt_trig_ext_store_hit, "sxt", desc="store required external msgs, Notify L1 that store completed.") {
    assert(is_valid(cache_entry));
    assert(is_valid(tbe));
    cache_entry.DataBlk.copyPartial(tbe.DirtyDataBlk, tbe.Offset, tbe.Size);
    cache_entry.Dirty := true;
    if (machineIDToMachineType(tbe.LastResponder) == MachineType:Directory) {
      //profileGPUL2WriteMiss(GenericMachineType:Directory);
    } else if (machineIDToMachineType(tbe.LastResponder) == MachineType:L1Cache) {
      //profileGPUL2WriteMiss(GenericMachineType:L1Cache_wCC);
    } else if (machineIDToMachineType(tbe.LastResponder) == MachineType:GPUL2Cache) {
      //profileGPUL2WriteMiss(GenericMachineType:L1Cache_wCC);
    } else {
      error("Only expect responses from Directory, L1Cache or GPUL2Cache");
    }
    DPRINTF(RubySlicc, "From L1: %s %s\n", address, tbe.DirtyDataBlk);
    DPRINTF(RubySlicc, "%s: offset: %d, size: %d\n", address, tbe.Offset, tbe.Size);
    DPRINTF(RubySlicc, "%s %s\n", address, cache_entry.DataBlk);
  }

  action(as_ackStore, "as", desc="Ack the requestor that the store is complete") {
    peek(requestQueue_in, RequestMsgVI) {
      enqueue(responseNetworkL1_out, ResponseMsgVI, l2_response_latency) {
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseTypeVI:WB_ACK;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.MessageSize := MessageSizeType:Writeback_Control;
        DPRINTF(RubySlicc, "%s\n", out_msg);
      }
    }
  }

  action(aes_ackExternalStore, "aes", desc="Ack the requestor that the store is complete") {
    assert(is_valid(tbe));
    enqueue(responseNetworkL1_out, ResponseMsgVI, l2_response_latency) {
      out_msg.Addr := address;
      out_msg.Type := CoherenceResponseTypeVI:WB_ACK;
      out_msg.Sender := machineID;
      out_msg.Destination.add(tbe.Requestor);
      out_msg.MessageSize := MessageSizeType:Writeback_Control;
      DPRINTF(RubySlicc, "%s\n", out_msg);
      DPRINTF(RubySlicc, "%s %s\n", address, tbe.Requestor);
    }
  }

  action(es_recordRequestor, "es", desc="record the requestor ID in the TBE") {
    assert(is_valid(tbe));
    peek(requestQueue_in, RequestMsgVI) {
      tbe.Requestor := in_msg.Requestor;
      tbe.DirtyDataBlk := in_msg.DataBlk;
      tbe.Offset := in_msg.Offset;
      tbe.Size := in_msg.Size;
      DPRINTF(RubySlicc, "Recording requestor %s %s\n", address, in_msg.Requestor);
    }
  }

  action(u_writeDataToCache, "u", desc="Write data to cache") {
    peek(responseToCache_in, ResponseMsg) {
      assert(is_valid(cache_entry));
      cache_entry.DataBlk := in_msg.DataBlk;
      cache_entry.Dirty := in_msg.Dirty;
    }
  }

  action(i_allocateTBE, "i", desc="Allocate TBE") {
    check_allocate(TBEs);
    assert(is_valid(cache_entry));
    TBEs.allocate(address);
    set_tbe(TBEs[address]);
    tbe.DataBlk := cache_entry.DataBlk; // Data only used for writebacks
    tbe.Dirty := cache_entry.Dirty;
    tbe.Sharers := false;
  }

  action(s_deallocateTBE, "s", desc="Deallocate TBE") {
    TBEs.deallocate(address);
    unset_tbe();
  }

  action(z_stall, "z", desc="Stall") {
    // empty
  }

  action(zz_stallAndWaitRequestQueue, "\z", desc="...") {
    stall_and_wait(requestQueue_in, address);
  }

  action(m_decrementNumberOfMessages, "m", desc="Decrement the number of messages for which we're waiting") {
    peek(responseToCache_in, ResponseMsg) {
      assert(in_msg.Acks >= 0);
      assert(is_valid(tbe));
      DPRINTF(RubySlicc, "Sender = %s\n", in_msg.Sender);
      DPRINTF(RubySlicc, "SilentAcks = %d\n", in_msg.SilentAcks);
      if (tbe.AppliedSilentAcks == false) {
        tbe.NumPendingMsgs := tbe.NumPendingMsgs - in_msg.SilentAcks;
        tbe.AppliedSilentAcks := true;
      }
      DPRINTF(RubySlicc, "%d\n", tbe.NumPendingMsgs);
      tbe.NumPendingMsgs := tbe.NumPendingMsgs - in_msg.Acks;
      DPRINTF(RubySlicc, "%d\n", tbe.NumPendingMsgs);
      APPEND_TRANSITION_COMMENT(tbe.NumPendingMsgs);
      APPEND_TRANSITION_COMMENT(in_msg.Sender);
      tbe.LastResponder := in_msg.Sender;
      if (tbe.InitialRequestTime != zero_time() && in_msg.InitialRequestTime != zero_time()) {
        assert(tbe.InitialRequestTime == in_msg.InitialRequestTime);
      }
      if (in_msg.InitialRequestTime != zero_time()) {
        tbe.InitialRequestTime := in_msg.InitialRequestTime;
      }
      if (tbe.ForwardRequestTime != zero_time() && in_msg.ForwardRequestTime != zero_time()) {
        assert(tbe.ForwardRequestTime == in_msg.ForwardRequestTime);
      }
      if (in_msg.ForwardRequestTime != zero_time()) {
        tbe.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
      if (tbe.FirstResponseTime == zero_time()) {
        tbe.FirstResponseTime := curCycle();
      }
    }
  }

  action(o_checkForCompletion, "o", desc="Check if we have received all the messages required for completion") {
    assert(is_valid(tbe));
    if (tbe.NumPendingMsgs == 0) {
      enqueue(triggerQueue_out, TriggerMsg) {
        out_msg.Addr := address;
        if (tbe.Sharers) {
          out_msg.Type := TriggerType:ALL_ACKS;
        } else {
          out_msg.Type := TriggerType:ALL_ACKS_NO_SHARERS;
        }
      }
    }
  }

  action(uo_updateCurrentOwner, "uo", desc="When moving SS state, update current owner.") {
    peek(responseToCache_in, ResponseMsg) {
      assert(is_valid(tbe));
      tbe.CurOwner := in_msg.Sender;
    }
  }

  action(p_decrementNumberOfMessagesByOne, "p", desc="Decrement the number of messages for which we're waiting by one") {
    assert(is_valid(tbe));
    tbe.NumPendingMsgs := tbe.NumPendingMsgs - 1;
  }

  action(pp_incrementNumberOfMessagesByOne, "\p", desc="Increment the number of messages for which we're waiting by one") {
    assert(is_valid(tbe));
    tbe.NumPendingMsgs := tbe.NumPendingMsgs + 1;
  }

  action(kd_wakeUpDependents, "kd", desc="wake-up dependents") {
    wakeUpBuffers(address);
  }

  action(ka_wakeUpAllDependents, "ka", desc="wake-up all dependents") {
    wakeUpAllBuffers();
  }

  action(r_setSharerBit, "r", desc="We saw other sharers") {
    assert(is_valid(tbe));
    tbe.Sharers := true;
  }

  action(gm_sendUnblockM, "gm", desc="Send unblock to memory and indicate M/O/E state") {
    enqueue(unblockNetwork_out, ResponseMsg, cache_response_latency) {
      out_msg.Addr := address;
      out_msg.Type := CoherenceResponseType:UNBLOCKM;
      out_msg.Sender := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Unblock_Control;
    }
  }

  action(gs_sendUnblockS, "gs", desc="Send unblock to memory and indicate S state") {
    enqueue(unblockNetwork_out, ResponseMsg, cache_response_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Type := CoherenceResponseType:UNBLOCKS;
      out_msg.Sender := machineID;
      out_msg.CurOwner := tbe.CurOwner;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Unblock_Control;
    }
  }

  action(v_writeDataToCacheVerify, "v", desc="Write data to cache, assert it was same as before") {
    peek(responseToCache_in, ResponseMsg) {
      assert(is_valid(cache_entry));
      DPRINTF(RubySlicc, "Cached Data Block: %s, Msg Data Block: %s\n",
              cache_entry.DataBlk, in_msg.DataBlk);
      assert(cache_entry.DataBlk == in_msg.DataBlk);
      cache_entry.DataBlk := in_msg.DataBlk;
      cache_entry.Dirty := in_msg.Dirty || cache_entry.Dirty;
    }
  }

  action(q_sendDataFromTBEToCache, "q", desc="Send data from TBE to cache") {
    peek(forwardToCache_in, RequestMsg) {
        assert(in_msg.Requestor != machineID);
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(tbe));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        DPRINTF(RubySlicc, "%s\n", out_msg.Destination);
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.Dirty := tbe.Dirty;
        if (in_msg.DirectedProbe) {
          out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        } else {
          out_msg.Acks := 2;
        }
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(sq_sendSharedDataFromTBEToCache, "sq", desc="Send shared data from TBE to cache, still the owner") {
    peek(forwardToCache_in, RequestMsg) {
        assert(in_msg.Requestor != machineID);
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(tbe));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA_SHARED;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        DPRINTF(RubySlicc, "%s\n", out_msg.Destination);
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.Dirty := tbe.Dirty;
        if (in_msg.DirectedProbe) {
          out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        } else {
          out_msg.Acks := 2;
        }
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(qm_sendDataFromTBEToCache, "qm", desc="Send data from TBE to cache, multiple sharers, still the owner") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(tbe));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA_SHARED;
        out_msg.Sender := machineID;
        out_msg.Destination := in_msg.MergedRequestors;
        DPRINTF(RubySlicc, "%s\n", out_msg.Destination);
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.Dirty := tbe.Dirty;
        out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(qq_sendDataFromTBEToMemory, "\q", desc="Send data from TBE to memory") {
    enqueue(unblockNetwork_out, ResponseMsg, cache_response_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Sender := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.Dirty := tbe.Dirty;
      if (tbe.Dirty) {
        out_msg.Type := CoherenceResponseType:WB_DIRTY;
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.MessageSize := MessageSizeType:Writeback_Data;
      } else {
        out_msg.Type := CoherenceResponseType:WB_CLEAN;
        // NOTE: in a real system this would not send data.  We send
        // data here only so we can check it at the memory
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.MessageSize := MessageSizeType:Writeback_Control;
      }
    }
  }

  action(t_sendExclusiveDataFromTBEToMemory, "t", desc="Send exclusive data from TBE to memory") {
    enqueue(unblockNetwork_out, ResponseMsg, cache_response_latency) {
      assert(is_valid(tbe));
      out_msg.Addr := address;
      out_msg.Sender := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.DataBlk := tbe.DataBlk;
      out_msg.Dirty := tbe.Dirty;
      if (tbe.Dirty) {
        out_msg.Type := CoherenceResponseType:WB_EXCLUSIVE_DIRTY;
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.MessageSize := MessageSizeType:Writeback_Data;
      } else {
        out_msg.Type := CoherenceResponseType:WB_EXCLUSIVE_CLEAN;
        // NOTE: in a real system this would not send data.  We send
        // data here only so we can check it at the memory
        out_msg.DataBlk := tbe.DataBlk;
        out_msg.MessageSize := MessageSizeType:Writeback_Control;
      }
    }
  }

  action(f_sendAck, "f", desc="Send ack from cache to requestor") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:ACK;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.Acks := 1;
        out_msg.SilentAcks := in_msg.SilentAcks;
        assert(in_msg.DirectedProbe == false);
        out_msg.MessageSize := MessageSizeType:Response_Control;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(ff_sendAckShared, "\f", desc="Send shared ack from cache to requestor") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:ACK_SHARED;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.Acks := 1;
        out_msg.SilentAcks := in_msg.SilentAcks;
        assert(in_msg.DirectedProbe == false);
        out_msg.MessageSize := MessageSizeType:Response_Control;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(g_sendUnblock, "g", desc="Send unblock to memory") {
    enqueue(unblockNetwork_out, ResponseMsg, cache_response_latency) {
      out_msg.Addr := address;
      out_msg.Type := CoherenceResponseType:UNBLOCK;
      out_msg.Sender := machineID;
      out_msg.Destination.add(map_Address_to_Directory(address));
      out_msg.MessageSize := MessageSizeType:Unblock_Control;
    }
  }

  action(e_sendData, "e", desc="Send data from cache to requestor") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(cache_entry));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.DataBlk := cache_entry.DataBlk;
        out_msg.Dirty := cache_entry.Dirty;
        if (in_msg.DirectedProbe) {
          out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        } else {
          out_msg.Acks := 2;
        }
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(ee_sendDataShared, "\e", desc="Send data from cache to requestor, remaining the owner") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(cache_entry));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA_SHARED;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.DataBlk := cache_entry.DataBlk;
        out_msg.Dirty := cache_entry.Dirty;
        DPRINTF(RubySlicc, "%s\n", out_msg.DataBlk);
        if (in_msg.DirectedProbe) {
          out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        } else {
          out_msg.Acks := 2;
        }
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(c_sendExclusiveData, "c", desc="Send exclusive data from cache to requestor") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(cache_entry));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA_EXCLUSIVE;
        out_msg.Sender := machineID;
        out_msg.Destination.add(in_msg.Requestor);
        out_msg.DataBlk := cache_entry.DataBlk;
        out_msg.Dirty := cache_entry.Dirty;
        if (in_msg.DirectedProbe) {
          out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        } else {
          out_msg.Acks := 2;
        }
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(em_sendDataSharedMultiple, "em", desc="Send data from cache to all requestors, still the owner") {
    peek(forwardToCache_in, RequestMsg) {
      enqueue(responseNetwork_out, ResponseMsg, cache_response_latency) {
        assert(is_valid(cache_entry));
        out_msg.Addr := address;
        out_msg.Type := CoherenceResponseType:DATA_SHARED;
        out_msg.Sender := machineID;
        out_msg.Destination := in_msg.MergedRequestors;
        out_msg.DataBlk := cache_entry.DataBlk;
        out_msg.Dirty := cache_entry.Dirty;
        DPRINTF(RubySlicc, "%s\n", out_msg.DataBlk);
        out_msg.Acks := machineCount(MachineType:L1Cache)+machineCount(MachineType:GPUL2Cache);
        out_msg.SilentAcks := in_msg.SilentAcks;
        out_msg.MessageSize := MessageSizeType:Response_Data;
        out_msg.InitialRequestTime := in_msg.InitialRequestTime;
        out_msg.ForwardRequestTime := in_msg.ForwardRequestTime;
      }
    }
  }

  action(uu_profileWriteMiss, "uu", desc="...") {
    ++L2cache.demand_misses;
  }

  action(vv_profileReadMiss, "vv", desc="...") {
    ++L2cache.demand_misses;
  }

  //Urmish - ProbeArray Allocation Start
  action(ii_allocateRegionArrayBlock, "rb_i", desc="Allocate a cache block") 
  {
  	if (is_valid(cache_entry)) {
        } else {
    	      set_probe_entry(regionBuffer.allocate(address, new ProbeEntry));
              regionBuffer.allocate(address, new ProbeEntry);
  	}
  }

  action(rr_deallocateRegionArrayBlock, "rb_r", desc="deallocate a cache block") 
  {
  	if (is_valid(cache_entry)) { //Urmish - Add another condition to check wether the region has any cacheblock in the cluster, if no, invalidate it?
  	      regionBuffer.deallocate(address);
      	      unset_probe_entry();
    	}
  }
  //Urmish - ProbeArray Allocation End


  //Probe Array Allocation End

  // TRANSITIONS

  transition({IM, IS, OI, MI, II}, {Get, Store, Replacement}) {} {
    //Urmish - T8
    zz_stallAndWaitRequestQueue;
  }

  transition({ISM, SM, OM, SS}, {Replacement, Store}) {} {
    //Urmish - T12
    zz_stallAndWaitRequestQueue;
  }

  transition({M_W,MM_W}, {Replacement}) {} {
    //Urmish - T60
    zz_stallAndWaitRequestQueue;
  }

  transition(I, Store, IM) {TagArrayRead, TagArrayWrite} {
    //Urmish - T1
    ii_allocateL2CacheBlock;
    i_allocateTBE;
    es_recordRequestor;
    b_issueGETX;
    uu_profileWriteMiss;
    rq_popL1IncomingQueue;
  }

  transition({S,MM,O,M}, Get) {TagArrayRead, DataArrayRead} {
    //Urmish - T15
    h_load_hit;
    rq_popL1IncomingQueue;
  }

  transition({SS,M_W,MM_W,SM,OM,ISM}, Get) {DataArrayRead} {
    //Urmish - T13
    h_load_hit;
    rq_popL1IncomingQueue;
  }

  transition(MM, Store) {TagArrayRead, DataArrayWrite} {
    //Urmish - T32
    hh_store_hit;
    as_ackStore;
    rq_popL1IncomingQueue;
  }

  transition(MM_W, Store) {DataArrayWrite} {
    //Urmish - T64
    hh_store_hit;
    as_ackStore;
    rq_popL1IncomingQueue;
  }

  transition(M, Store, MM) {TagArrayRead, TagArrayWrite, DataArrayWrite} {
    //Urmish - T31
    hh_store_hit;
    as_ackStore;
    rq_popL1IncomingQueue;
  }

  transition(O, Store, OM) {TagArrayRead} {
    //Urmish - T19
    i_allocateTBE;
    es_recordRequestor;
    b_issueGETX;
    p_decrementNumberOfMessagesByOne;
    uu_profileWriteMiss;
    rq_popL1IncomingQueue;
  }

  transition(S, Store, SM) {TagArrayRead} {
    //Urmish - T16
    i_allocateTBE;
    es_recordRequestor;
    b_issueGETX;
    uu_profileWriteMiss;
    rq_popL1IncomingQueue;
  }

  transition(I, Get, IS) {TagArrayRead} {
    //Urmish - T5
    ii_allocateL2CacheBlock;
    i_allocateTBE;
    es_recordRequestor;
    a_issueGETS;
    vv_profileReadMiss;
    rq_popL1IncomingQueue;
  }

  // Transistions for replacements

  transition(I, Replacement) {TagArrayRead} {
    //Urmish - T4
    rr_deallocateL2CacheBlock;
    ka_wakeUpAllDependents;
  }

  transition(S, Replacement, I) {TagArrayRead, TagArrayWrite} {
    //Urmish - T6
    rr_deallocateL2CacheBlock;
    ka_wakeUpAllDependents;
  }

  transition(O, Replacement, OI) {TagArrayRead} {
    //Urmish - T20
    i_allocateTBE;
    d_issuePUT;
    rr_deallocateL2CacheBlock;
    ka_wakeUpAllDependents;
  }

  transition(O, Merged_GETS) {TagArrayRead, DataArrayRead} {
    //Urmish - T21
    em_sendDataSharedMultiple;
    l_popForwardQueue;
  }

  transition({M,MM}, Replacement, MI) {TagArrayRead, DataArrayRead} {
    //Urmish - T30
    i_allocateTBE;
    d_issuePUT;
    rr_deallocateL2CacheBlock;
    ka_wakeUpAllDependents;
  }

  transition(MI, Writeback_Ack, I) {TagArrayWrite} {
    //Urmish - T56
    t_sendExclusiveDataFromTBEToMemory;
    s_deallocateTBE;
    l_popForwardQueue;
    kd_wakeUpDependents;
  }

  transition(OI, Writeback_Ack, I) {TagArrayWrite} {
    //Urmish - T52
    qq_sendDataFromTBEToMemory;
    s_deallocateTBE;
    l_popForwardQueue;
    kd_wakeUpDependents;
  }

  transition({OI, MI}, {Other_GETX, Invalidate}, II) {
    //Urmish - T55
    q_sendDataFromTBEToCache;
    l_popForwardQueue;
  }

  transition({OI, MI}, {NC_DMA_GETS, Other_GETS}, OI) {
    //Urmish - T53
    sq_sendSharedDataFromTBEToCache;
    l_popForwardQueue;
  }

  transition({OI, MI}, Merged_GETS, OI) {
    //Urmish - T54
    qm_sendDataFromTBEToCache;
    l_popForwardQueue;
  }

  // Transitions based on reponses

  // Transitions from IS

  transition(IS, {Other_GETX, NC_DMA_GETS, Other_GETS, Invalidate}) {
    //Urmish - T44
    f_sendAck;
    l_popForwardQueue;
  }

  transition(IS, Data, SS) {DataArrayWrite} {
    //Urmish - T45
    //Allocate Region Buffer Space Here
    u_writeDataToCache;
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    hx_external_load_hit;
    uo_updateCurrentOwner;
    n_popResponseQueue;
    kd_wakeUpDependents;
  }

  transition(IS, Exclusive_Data, M_W) {DataArrayWrite} {
    //Urmish - T47
    u_writeDataToCache;
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    hx_external_load_hit;
    n_popResponseQueue;
    kd_wakeUpDependents;
  }

  transition(IS, Shared_Data, SS) {DataArrayWrite} {
    //Urmish - T46
    //Allocate Region Buffer Space Here
    u_writeDataToCache;
    r_setSharerBit;
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    hx_external_load_hit;
    uo_updateCurrentOwner;
    n_popResponseQueue;
    kd_wakeUpDependents;
  }

  transition(IS, Ack) {
    //Urmish - T67
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(IS, Shared_Ack) {
    //Urmish - T49
    m_decrementNumberOfMessages;
    r_setSharerBit;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  // Transitions from M_W
  transition(M_W, Store, MM_W) {DataArrayWrite} {
    //Urmish - T61
    hh_store_hit;
    as_ackStore;
    rq_popL1IncomingQueue;
  }

  transition(M_W, Ack)  {
    //Urmish - T62
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(M_W, All_acks_no_sharers, M) {TagArrayWrite} {
    //Urmish - T63
    gm_sendUnblockM;
    s_deallocateTBE;
    j_popTriggerQueue;
    kd_wakeUpDependents;
  }

  // Transitions from MM_W

  transition(MM_W, Ack) {
    //Urmish - T65
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(MM_W, All_acks_no_sharers, MM) {TagArrayWrite} {
    //Urmish - T66
    gm_sendUnblockM;
    s_deallocateTBE;
    j_popTriggerQueue;
    kd_wakeUpDependents;
  }

  // Transitions from IM
  transition(SM, {NC_DMA_GETS, Other_GETS}) {
    //Urmish - T39
    ff_sendAckShared;
    l_popForwardQueue;
  }

  transition(SM, {Other_GETX, Invalidate}, IM) {
    //Urmish - T36
    f_sendAck;
    l_popForwardQueue;
  }

  transition(IM, {Other_GETX, NC_DMA_GETS, Other_GETS, Invalidate}) {
    //Urmish - T9
    f_sendAck;
    l_popForwardQueue;
  }

  transition(IM, Ack) {
    //Urmish - T10
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(IM, Data, ISM) {DataArrayWrite} {
    //Urmish - T2
    u_writeDataToCache;
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    kd_wakeUpDependents;
    n_popResponseQueue;
  }

  transition(IM, Exclusive_Data, MM_W) {DataArrayWrite} {
    //Urmish - T3
    u_writeDataToCache;
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    sx_external_store_hit;
    aes_ackExternalStore;
    n_popResponseQueue;
    kd_wakeUpDependents;
  }

  // Transitions from ISM
  transition(ISM, Ack) {
    //Urmish - T11
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(ISM, All_acks_no_sharers, MM) {DataArrayWrite, TagArrayWrite} {
    //Urmish - T14
    sxt_trig_ext_store_hit;
    aes_ackExternalStore;
    gm_sendUnblockM;
    s_deallocateTBE;
    j_popTriggerQueue;
    kd_wakeUpDependents;
  }

  // Transitions from SS
  transition(SS, Ack) {
    //Urmish - T48
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(SS, Shared_Ack) {
    //Urmish - T49
    m_decrementNumberOfMessages;
    r_setSharerBit;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(SS, All_acks, S) {TagArrayWrite} {
    //Urmish - T50
    gs_sendUnblockS;
    s_deallocateTBE;
    j_popTriggerQueue;
    kd_wakeUpDependents;
  }

  transition(SS, All_acks_no_sharers, S) {TagArrayWrite} {
    //Urmish - T51
    // Note: The directory might still be the owner, so that is why we go to S
    gs_sendUnblockS;
    s_deallocateTBE;
    j_popTriggerQueue;
    kd_wakeUpDependents;
  }

  // Transitions from OM

  transition(OM, {Other_GETX, Invalidate}, IM) {
    //Urmish - T37
    e_sendData;
    pp_incrementNumberOfMessagesByOne;
    l_popForwardQueue;
  }

  transition(OM, {NC_DMA_GETS, Other_GETS}) {
    //Urmish - T41
    ee_sendDataShared;
    l_popForwardQueue;
  }

  transition(OM, Merged_GETS) {
    //Urmish - T42
    em_sendDataSharedMultiple;
    l_popForwardQueue;
  }

  transition(OM, Ack) {
    //Urmish - T43
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(OM, {All_acks, All_acks_no_sharers}, MM) {TagArrayWrite, DataArrayWrite} {
    //Urmish - T33
    sxt_trig_ext_store_hit;
    aes_ackExternalStore;
    gm_sendUnblockM;
    s_deallocateTBE;
    j_popTriggerQueue;
    kd_wakeUpDependents;
  }

  // Transitions from SM
  transition(SM, Ack) {
    //Urmish - T40
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  transition(SM, {Data, Exclusive_Data}, ISM) {
    //Urmish - T38
    v_writeDataToCacheVerify;
    m_decrementNumberOfMessages;
    o_checkForCompletion;
    n_popResponseQueue;
  }

  // Transitions for other cache requests

  transition(I, {Other_GETX, NC_DMA_GETS, Other_GETS, Invalidate}) {TagArrayRead} {
    //Urmish - T7
    f_sendAck;
    l_popForwardQueue;
  }

  transition(S, {NC_DMA_GETS, Other_GETS}) {TagArrayRead} {
    //Urmish - T17
    ff_sendAckShared;
    l_popForwardQueue;
  }

  transition(S, {Other_GETX, Invalidate}, I) {TagArrayRead, TagArrayWrite} {
    //Urmish - T18
    f_sendAck;
    l_popForwardQueue;
  }

  transition(O, {Other_GETX, Invalidate}, I) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T23
    e_sendData;
    l_popForwardQueue;
  }

  transition(O, {NC_DMA_GETS, Other_GETS}) {TagArrayRead, DataArrayRead} {
    //Urmish - T22
    ee_sendDataShared;
    l_popForwardQueue;
  }

  transition(MM, {Other_GETX, Invalidate}, I) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T34
    c_sendExclusiveData;
    l_popForwardQueue;
  }

  transition(MM, Other_GETS, I) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T35
    c_sendExclusiveData;
    l_popForwardQueue;
  }

  transition(MM, NC_DMA_GETS, O) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T24
    ee_sendDataShared;
    l_popForwardQueue;
  }

  transition(MM, Merged_GETS, O) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T25
    em_sendDataSharedMultiple;
    l_popForwardQueue;
  }

  transition(M, {Other_GETX, Invalidate}, I) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T29
    c_sendExclusiveData;
    l_popForwardQueue;
  }

  transition(M, Other_GETS, O) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T26
    ee_sendDataShared;
    l_popForwardQueue;
  }

  transition(M, NC_DMA_GETS, O) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T27
    ee_sendDataShared;
    l_popForwardQueue;
  }

  transition(M, Merged_GETS, O) {TagArrayRead, TagArrayWrite, DataArrayRead} {
    //Urmish - T28
    em_sendDataSharedMultiple;
    l_popForwardQueue;
  }

  // Transitions from II
  transition(II, {NC_DMA_GETS, Other_GETS, Other_GETX, Invalidate}, II) {
    //Urmish - T57
    f_sendAck;
    l_popForwardQueue;
  }

  transition(II, Writeback_Ack, I) {
    //Urmish - T58
    g_sendUnblock;
    s_deallocateTBE;
    l_popForwardQueue;
    kd_wakeUpDependents;
  }

  transition(II, Writeback_Nack, I) {
    //Urmish - T59
    s_deallocateTBE;
    l_popForwardQueue;
    kd_wakeUpDependents;
  }

}

