{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@122:142@HdlStmProcess", "    end else begin\n        rx_sync_reg_1 <= rx_sync_reg_1 ^ {rx_error_bad_frame_int, rx_error_bad_frame_int};\n    end\nend\n\nalways @(posedge logic_clk or posedge logic_rst) begin\n    if (logic_rst) begin\n        rx_sync_reg_2 <= 0;\n        rx_sync_reg_3 <= 0;\n        rx_sync_reg_4 <= 0;\n    end else begin\n        rx_sync_reg_2 <= rx_sync_reg_1;\n        rx_sync_reg_3 <= rx_sync_reg_2;\n        rx_sync_reg_4 <= rx_sync_reg_3;\n    end\nend\n\neth_mac_10g #(\n    .ENABLE_PADDING(ENABLE_PADDING),\n    .ENABLE_DIC(ENABLE_DIC),\n    .MIN_FRAME_LENGTH(MIN_FRAME_LENGTH)\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_fifo.v@119:139", "    end else begin\n        rx_sync_reg_1 <= rx_sync_reg_1 ^ {rx_error_bad_frame_int, rx_error_bad_frame_int};\n    end\nend\n\nalways @(posedge logic_clk or posedge logic_rst) begin\n    if (logic_rst) begin\n        rx_sync_reg_2 <= 0;\n        rx_sync_reg_3 <= 0;\n        rx_sync_reg_4 <= 0;\n    end else begin\n        rx_sync_reg_2 <= rx_sync_reg_1;\n        rx_sync_reg_3 <= rx_sync_reg_2;\n        rx_sync_reg_4 <= rx_sync_reg_3;\n    end\nend\n\neth_mac_1g #(\n    .ENABLE_PADDING(ENABLE_PADDING),\n    .MIN_FRAME_LENGTH(MIN_FRAME_LENGTH)\n)\n"]], "Diff Content": {"Delete": [[129, "        rx_sync_reg_2 <= 0;\n"], [130, "        rx_sync_reg_3 <= 0;\n"], [131, "        rx_sync_reg_4 <= 0;\n"]], "Add": [[131, "        rx_sync_reg_2 <= 2'd0;\n"], [131, "        rx_sync_reg_3 <= 2'd0;\n"], [131, "        rx_sync_reg_4 <= 2'd0;\n"]]}}