Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,27402
design__instance__area,168072
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,33
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,886
design__max_cap_violation__count__corner:nom_tt_025C_1v80,33
power__internal__total,0.0010813770350068808
power__switching__total,0.0004523546958807856
power__leakage__total,1.9432047793088714e-07
power__total,0.001533925998955965
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.271754
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.271754
timing__hold__ws__corner:nom_tt_025C_1v80,0.308241
timing__setup__ws__corner:nom_tt_025C_1v80,57.185326
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.308241
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,86.885132
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,296
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,886
design__max_cap_violation__count__corner:nom_ss_100C_1v60,35
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.465725
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.465725
timing__hold__ws__corner:nom_ss_100C_1v60,0.834199
timing__setup__ws__corner:nom_ss_100C_1v60,53.987381
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.834199
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,74.32206
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,886
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,30
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.191028
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.191028
timing__hold__ws__corner:nom_ff_n40C_1v95,0.104416
timing__setup__ws__corner:nom_ff_n40C_1v95,58.2248
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.104416
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,91.621315
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,338
design__max_fanout_violation__count,886
design__max_cap_violation__count,60
clock__skew__worst_hold,0.465725
clock__skew__worst_setup,-0.484044
timing__hold__ws,0.10285
timing__setup__ws,53.94952
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.10285
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,73.568481
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,27402
design__instance__area__stdcell,168072
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.563496
design__instance__utilization__stdcell,0.563496
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,115350089
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,537315
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1655
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,14052
route__net__special,2
route__drc_errors__iter:1,11468
route__wirelength__iter:1,680126
route__drc_errors__iter:2,4198
route__wirelength__iter:2,675333
route__drc_errors__iter:3,4107
route__wirelength__iter:3,673376
route__drc_errors__iter:4,394
route__wirelength__iter:4,672563
route__drc_errors__iter:5,15
route__wirelength__iter:5,672368
route__drc_errors__iter:6,0
route__wirelength__iter:6,672358
route__drc_errors,0
route__wirelength,672358
route__vias,116919
route__vias__singlecut,116919
route__vias__multicut,0
design__disconnected_pin__count,325
design__critical_disconnected_pin__count,0
route__wirelength__max,1236.49
timing__unannotated_net__count__corner:nom_tt_025C_1v80,526
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,526
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,526
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,21
design__max_fanout_violation__count__corner:min_tt_025C_1v80,886
design__max_cap_violation__count__corner:min_tt_025C_1v80,11
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.263203
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.263203
timing__hold__ws__corner:min_tt_025C_1v80,0.306703
timing__setup__ws__corner:min_tt_025C_1v80,57.207779
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306703
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,87.297661
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,526
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,203
design__max_fanout_violation__count__corner:min_ss_100C_1v60,886
design__max_cap_violation__count__corner:min_ss_100C_1v60,14
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.456406
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.456406
timing__hold__ws__corner:min_ss_100C_1v60,0.831129
timing__setup__ws__corner:min_ss_100C_1v60,54.023048
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.831129
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,75.085167
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,526
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,886
design__max_cap_violation__count__corner:min_ff_n40C_1v95,10
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.183231
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.183231
timing__hold__ws__corner:min_ff_n40C_1v95,0.105638
timing__setup__ws__corner:min_ff_n40C_1v95,58.241035
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105638
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,91.880081
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,526
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,42
design__max_fanout_violation__count__corner:max_tt_025C_1v80,886
design__max_cap_violation__count__corner:max_tt_025C_1v80,56
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.287533
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.287533
timing__hold__ws__corner:max_tt_025C_1v80,0.311021
timing__setup__ws__corner:max_tt_025C_1v80,57.163712
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311021
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,86.468803
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,526
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,338
design__max_fanout_violation__count__corner:max_ss_100C_1v60,886
design__max_cap_violation__count__corner:max_ss_100C_1v60,60
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.484044
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.484044
timing__hold__ws__corner:max_ss_100C_1v60,0.839974
timing__setup__ws__corner:max_ss_100C_1v60,53.94952
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.839974
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,73.568481
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,526
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,886
design__max_cap_violation__count__corner:max_ff_n40C_1v95,56
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.204494
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.204494
timing__hold__ws__corner:max_ff_n40C_1v95,0.10285
timing__setup__ws__corner:max_ff_n40C_1v95,58.203522
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.10285
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,91.356995
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,526
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,526
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000723757
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000058626
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000103929
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000058626
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001020000000000000059722192469191526242866530083119869232177734375
ir__drop__worst,0.00007239999999999999799431271707561563744093291461467742919921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
