#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f93d2a06520 .scope module, "gated_sr_latch_testbench" "gated_sr_latch_testbench" 2 1;
 .timescale 0 0;
v0x7f93d2a16ee0_0 .var "clk", 0 0;
v0x7f93d2a16f90_0 .var "enable", 0 0;
v0x7f93d2a17020_0 .net "q", 0 0, v0x7f93d2a16b90_0;  1 drivers
v0x7f93d2a170d0_0 .net "q_n", 0 0, v0x7f93d2a16c70_0;  1 drivers
v0x7f93d2a17180_0 .var "r", 0 0;
v0x7f93d2a17250_0 .var "s", 0 0;
S_0x7f93d2a06690 .scope module, "gated_sr_latch_inst" "gated_sr_latch" 2 6, 3 1 0, S_0x7f93d2a06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_n";
v0x7f93d2a06920_0 .net "clk", 0 0, v0x7f93d2a16ee0_0;  1 drivers
v0x7f93d2a169c0_0 .net "enable", 0 0, v0x7f93d2a16f90_0;  1 drivers
v0x7f93d2a16a60_0 .var "internal_r", 0 0;
v0x7f93d2a16af0_0 .var "internal_s", 0 0;
v0x7f93d2a16b90_0 .var "q", 0 0;
v0x7f93d2a16c70_0 .var "q_n", 0 0;
v0x7f93d2a16d10_0 .net "r", 0 0, v0x7f93d2a17180_0;  1 drivers
v0x7f93d2a16db0_0 .net "s", 0 0, v0x7f93d2a17250_0;  1 drivers
E_0x7f93d2a068e0 .event posedge, v0x7f93d2a06920_0;
    .scope S_0x7f93d2a06690;
T_0 ;
    %wait E_0x7f93d2a068e0;
    %load/vec4 v0x7f93d2a169c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f93d2a16db0_0;
    %assign/vec4 v0x7f93d2a16af0_0, 0;
    %load/vec4 v0x7f93d2a16d10_0;
    %assign/vec4 v0x7f93d2a16a60_0, 0;
    %load/vec4 v0x7f93d2a16a60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x7f93d2a16af0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93d2a16b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93d2a16c70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f93d2a16a60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0x7f93d2a16af0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93d2a16b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93d2a16c70_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7f93d2a16a60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0x7f93d2a16af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93d2a16b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93d2a16c70_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f93d2a16b90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f93d2a16c70_0, 0;
T_0.9 ;
T_0.6 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f93d2a06520;
T_1 ;
    %vpi_call 2 17 "$display", " S | R | EN | Q(t) | ~Q(t) | Q(t+1) | ~Q(t+1)" {0 0 0};
    %vpi_call 2 18 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a17250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a17180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %vpi_call 2 26 "$display", "| %b | %b | %b  |   %b   |   %b   |   %b    |    %b", v0x7f93d2a17250_0, v0x7f93d2a17180_0, v0x7f93d2a16f90_0, v0x7f93d2a17020_0, S<1,vec4,u1>, v0x7f93d2a17020_0, S<0,vec4,u1> {2 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a17250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a17180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %vpi_call 2 34 "$display", "| %b | %b | %b  |   %b   |   %b   |   %b    |    %b", v0x7f93d2a17250_0, v0x7f93d2a17180_0, v0x7f93d2a16f90_0, v0x7f93d2a17020_0, S<1,vec4,u1>, v0x7f93d2a17020_0, S<0,vec4,u1> {2 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a17250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a17180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %vpi_call 2 42 "$display", "| %b | %b | %b  |   %b   |   %b   |   %b    |    %b", v0x7f93d2a17250_0, v0x7f93d2a17180_0, v0x7f93d2a16f90_0, v0x7f93d2a17020_0, S<1,vec4,u1>, v0x7f93d2a17020_0, S<0,vec4,u1> {2 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a17250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a17180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %vpi_call 2 50 "$display", "| %b | %b | %b  |   %b   |   %b   |   X    |    X", v0x7f93d2a17250_0, v0x7f93d2a17180_0, v0x7f93d2a16f90_0, v0x7f93d2a17020_0, S<0,vec4,u1> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a17250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a17180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93d2a16ee0_0, 0, 1;
    %load/vec4 v0x7f93d2a17020_0;
    %inv;
    %vpi_call 2 58 "$display", "| %b | %b | %b  |   %b   |   %b   |   X    |    X", v0x7f93d2a17250_0, v0x7f93d2a17180_0, v0x7f93d2a16f90_0, v0x7f93d2a17020_0, S<0,vec4,u1> {1 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gated-sr-latch-test.v";
    "gated-sr-latch.v";
