{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767615893035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767615893035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 05 20:24:52 2026 " "Processing started: Mon Jan 05 20:24:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767615893035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615893035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIG_BOMB -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIG_BOMB -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615893035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767615893412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767615893412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/aa.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/aa.v" { { "Info" "ISGN_ENTITY_NAME" "1 AA " "Found entity 1: AA" {  } { { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901753 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "AA/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/aa_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/aa_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AA_adc_mega_0 " "Found entity 1: AA_adc_mega_0" {  } { { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615901784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "explode top.v(84) " "Verilog HDL Implicit Net warning at top.v(84): created implicit net for \"explode\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_2004a_activated top.v(85) " "Verilog HDL Implicit Net warning at top.v(85): created implicit net for \"LCD_2004a_activated\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_u top.v(434) " "Verilog HDL Implicit Net warning at top.v(434): created implicit net for \"maze_btn_u\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_d top.v(439) " "Verilog HDL Implicit Net warning at top.v(439): created implicit net for \"maze_btn_d\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 439 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_l top.v(444) " "Verilog HDL Implicit Net warning at top.v(444): created implicit net for \"maze_btn_l\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 444 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_r top.v(449) " "Verilog HDL Implicit Net warning at top.v(449): created implicit net for \"maze_btn_r\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 449 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767615901906 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.v 1 1 " "Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM\"" {  } { { "top.v" "FSM" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "center_timmer.v 1 1 " "Using design file center_timmer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Center_Timmer " "Found entity 1: Center_Timmer" {  } { { "center_timmer.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/center_timmer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Center_Timmer Center_Timmer:Center_Timmer_u " "Elaborating entity \"Center_Timmer\" for hierarchy \"Center_Timmer:Center_Timmer_u\"" {  } { { "top.v" "Center_Timmer_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_display_on_board.v 1 1 " "Using design file seven_display_on_board.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Display_on_Board " "Found entity 1: Seven_Display_on_Board" {  } { { "seven_display_on_board.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/seven_display_on_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Display_on_Board Seven_Display_on_Board:u_sevenseg " "Elaborating entity \"Seven_Display_on_Board\" for hierarchy \"Seven_Display_on_Board:u_sevenseg\"" {  } { { "top.v" "u_sevenseg" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tick_generator.v 1 1 " "Using design file tick_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "tick_generator.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tick_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901959 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tick_generator tick_generator.v(37) " "Verilog HDL Parameter Declaration warning at tick_generator.v(37): Parameter Declaration in module \"tick_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tick_generator.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tick_generator.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615901959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_generator tick_generator:tick_gen_u " "Elaborating entity \"tick_generator\" for hierarchy \"tick_generator:tick_gen_u\"" {  } { { "top.v" "tick_gen_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "free_counter.v 1 1 " "Using design file free_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 free_counter " "Found entity 1: free_counter" {  } { { "free_counter.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/free_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "free_counter free_counter:fc_1 " "Elaborating entity \"free_counter\" for hierarchy \"free_counter:fc_1\"" {  } { { "top.v" "fc_1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "random_number.v 1 1 " "Using design file random_number.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615901991 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615901991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number random_number:u_rng " "Elaborating entity \"random_number\" for hierarchy \"random_number:u_rng\"" {  } { { "top.v" "u_rng" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615901991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "random_serial_number.v 1 1 " "Using design file random_serial_number.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Serial_Number " "Found entity 1: Random_Serial_Number" {  } { { "random_serial_number.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_serial_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_Serial_Number Random_Serial_Number:u_serial " "Elaborating entity \"Random_Serial_Number\" for hierarchy \"Random_Serial_Number:u_serial\"" {  } { { "top.v" "u_serial" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd1602a.v 1 1 " "Using design file lcd1602a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602A " "Found entity 1: LCD1602A" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602A LCD1602A:u_lcd_1602a " "Elaborating entity \"LCD1602A\" for hierarchy \"LCD1602A:u_lcd_1602a\"" {  } { { "top.v" "u_lcd_1602a" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(80) " "Verilog HDL assignment warning at lcd1602a.v(80): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(92) " "Verilog HDL assignment warning at lcd1602a.v(92): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(104) " "Verilog HDL assignment warning at lcd1602a.v(104): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(117) " "Verilog HDL assignment warning at lcd1602a.v(117): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(128) " "Verilog HDL assignment warning at lcd1602a.v(128): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(142) " "Verilog HDL assignment warning at lcd1602a.v(142): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(144) " "Verilog HDL assignment warning at lcd1602a.v(144): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902023 "|top|LCD1602A:u_lcd_1602a"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activated ACTIVATED lcd2004a.v(36) " "Verilog HDL Declaration information at lcd2004a.v(36): object \"activated\" differs only in case from object \"ACTIVATED\" in the same scope" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd2004a.v 1 1 " "Using design file lcd2004a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD2004A " "Found entity 1: LCD2004A" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(41) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(41): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(42) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(42): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(43) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(43): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(44) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(44): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(45) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(45): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(46) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(46): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD2004A LCD2004A:u_lcd " "Elaborating entity \"LCD2004A\" for hierarchy \"LCD2004A:u_lcd\"" {  } { { "top.v" "u_lcd" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(101) " "Verilog HDL assignment warning at lcd2004a.v(101): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(113) " "Verilog HDL assignment warning at lcd2004a.v(113): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(125) " "Verilog HDL assignment warning at lcd2004a.v(125): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(138) " "Verilog HDL assignment warning at lcd2004a.v(138): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(149) " "Verilog HDL assignment warning at lcd2004a.v(149): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(163) " "Verilog HDL assignment warning at lcd2004a.v(163): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(165) " "Verilog HDL assignment warning at lcd2004a.v(165): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd2004a.v(316) " "Verilog HDL Case Statement information at lcd2004a.v(316): all case item expressions in this case statement are onehot" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 316 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd2004a.v(439) " "Verilog HDL Case Statement information at lcd2004a.v(439): all case item expressions in this case statement are onehot" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615902039 "|top|LCD2004A:u_lcd"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAD60 pad60 talking.v(91) " "Verilog HDL Declaration information at talking.v(91): object \"PAD60\" differs only in case from object \"pad60\" in the same scope" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615902055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "talking.v 1 1 " "Using design file talking.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 talking " "Found entity 1: talking" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "talking talking:talking_u " "Elaborating entity \"talking\" for hierarchy \"talking:talking_u\"" {  } { { "top.v" "talking_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 talking.v(126) " "Verilog HDL assignment warning at talking.v(126): truncated value with size 8 to match size of target (3)" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902055 "|top|talking:talking_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AA AA:adc_u " "Elaborating entity \"AA\" for hierarchy \"AA:adc_u\"" {  } { { "top.v" "adc_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AA_adc_mega_0 AA:adc_u\|AA_adc_mega_0:adc_mega_0 " "Elaborating entity \"AA_adc_mega_0\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\"" {  } { { "AA/synthesis/AA.v" "adc_mega_0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "AA/synthesis/submodules/AA_adc_mega_0.v" "ADC_CTRL" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902181 ""}  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615902181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/max10_adc_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902229 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615902229 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902245 ""}  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615902245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902421 ""}  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615902421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615902658 ""}  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615902658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer.v 1 1 " "Using design file buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:bebe_u " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:bebe_u\"" {  } { { "top.v" "bebe_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "booooom.v 1 1 " "Using design file booooom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BOOOOOM " "Found entity 1: BOOOOOM" {  } { { "booooom.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/booooom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902736 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOOOOM BOOOOOM:u_boooom " "Elaborating entity \"BOOOOOM\" for hierarchy \"BOOOOOM:u_boooom\"" {  } { { "top.v" "u_boooom" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902738 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booooom.v(68) " "Verilog HDL Case Statement information at booooom.v(68): all case item expressions in this case statement are onehot" {  } { { "booooom.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/booooom.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615902738 "|top|BOOOOOM:u_boooom"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activated ACTIVATED memorys.v(10) " "Verilog HDL Declaration information at memorys.v(10): object \"activated\" differs only in case from object \"ACTIVATED\" in the same scope" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615902743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "get_num_state GET_NUM_STATE memorys.v(43) " "Verilog HDL Declaration information at memorys.v(43): object \"get_num_state\" differs only in case from object \"GET_NUM_STATE\" in the same scope" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615902743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memorys.v 1 1 " "Using design file memorys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Memorys " "Found entity 1: Memorys" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memorys Memorys:memorys_u " "Elaborating entity \"Memorys\" for hierarchy \"Memorys:memorys_u\"" {  } { { "top.v" "memorys_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnd_reg memorys.v(40) " "Verilog HDL or VHDL warning at memorys.v(40): object \"rnd_reg\" assigned a value but never read" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615902754 "|top|Memorys:memorys_u"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memorys.v(69) " "Verilog HDL Case Statement warning at memorys.v(69): incomplete case statement has no default case item" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767615902754 "|top|Memorys:memorys_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memorys.v(131) " "Verilog HDL assignment warning at memorys.v(131): truncated value with size 32 to match size of target (3)" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902754 "|top|Memorys:memorys_u"}
{ "Warning" "WSGN_SEARCH_FILE" "deboucing.v 1 1 " "Using design file deboucing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deboucing " "Found entity 1: deboucing" {  } { { "deboucing.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/deboucing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deboucing Memorys:memorys_u\|deboucing:d1 " "Elaborating entity \"deboucing\" for hierarchy \"Memorys:memorys_u\|deboucing:d1\"" {  } { { "memorys.v" "d1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tm1637_driver.v 1 1 " "Using design file tm1637_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tm1637_driver " "Found entity 1: tm1637_driver" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615902786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615902786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tm1637_driver Memorys:memorys_u\|tm1637_driver:tm " "Elaborating entity \"tm1637_driver\" for hierarchy \"Memorys:memorys_u\|tm1637_driver:tm\"" {  } { { "memorys.v" "tm" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615902786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tm1637_driver.v(37) " "Verilog HDL assignment warning at tm1637_driver.v(37): truncated value with size 32 to match size of target (10)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902786 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tm1637_driver.v(85) " "Verilog HDL assignment warning at tm1637_driver.v(85): truncated value with size 32 to match size of target (4)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902786 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tm1637_driver.v(109) " "Verilog HDL assignment warning at tm1637_driver.v(109): truncated value with size 32 to match size of target (4)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902786 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tm1637_driver.v(143) " "Verilog HDL assignment warning at tm1637_driver.v(143): truncated value with size 32 to match size of target (4)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615902786 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  seven_digit_driver.v(45) " "Verilog HDL syntax error at seven_digit_driver.v(45) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seven_digit_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/seven_digit_driver.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767615902801 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "seven_digit_driver seven_digit_driver.v(1) " "Ignored design unit \"seven_digit_driver\" at seven_digit_driver.v(1) due to previous errors" {  } { { "seven_digit_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/seven_digit_driver.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1767615902801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/BIG_BOMB/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/BIG_BOMB/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767615902913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 05 20:25:02 2026 " "Processing ended: Mon Jan 05 20:25:02 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767615902913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767615902913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767615902913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615902913 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 53 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 53 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615903541 ""}
