
025RTC_AlarmA2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003608  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08003798  08003798  00013798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038c0  080038c0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080038c0  080038c0  000138c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038c8  080038c8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038c8  080038c8  000138c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038cc  080038cc  000138cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080038d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000180  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001f0  200001f0  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd2a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001993  00000000  00000000  0002bdca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000868  00000000  00000000  0002d760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007d0  00000000  00000000  0002dfc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000220f4  00000000  00000000  0002e798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b10c  00000000  00000000  0005088c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3e31  00000000  00000000  0005b998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012f7c9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000025e4  00000000  00000000  0012f81c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003780 	.word	0x08003780

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003780 	.word	0x08003780

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <SysTick_Handler>:

#include "main.h"
extern RTC_HandleTypeDef hrtc;

void SysTick_Handler (void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 800057c:	f000 fb96 	bl	8000cac <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000580:	f000 fd06 	bl	8000f90 <HAL_SYSTICK_IRQHandler>
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}

08000588 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800058c:	2001      	movs	r0, #1
 800058e:	f000 fec3 	bl	8001318 <HAL_GPIO_EXTI_IRQHandler>
}
 8000592:	bf00      	nop
 8000594:	bd80      	pop	{r7, pc}
	...

08000598 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&hrtc);
 800059c:	4802      	ldr	r0, [pc, #8]	; (80005a8 <RTC_Alarm_IRQHandler+0x10>)
 800059e:	f002 f891 	bl	80026c4 <HAL_RTC_AlarmIRQHandler>

}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000130 	.word	0x20000130

080005ac <printmsg>:


char message[150];

void printmsg(char *format, ...)
{
 80005ac:	b40f      	push	{r0, r1, r2, r3}
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b096      	sub	sp, #88	; 0x58
 80005b2:	af00      	add	r7, sp, #0
	char str[80];

	va_list args;
	va_start(args, format);
 80005b4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005b8:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 80005ba:	f107 0308 	add.w	r3, r7, #8
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80005c2:	4618      	mov	r0, r3
 80005c4:	f002 fcb6 	bl	8002f34 <vsiprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4618      	mov	r0, r3
 80005ce:	f7ff fdff 	bl	80001d0 <strlen>
 80005d2:	4603      	mov	r3, r0
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	f107 0108 	add.w	r1, r7, #8
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	4805      	ldr	r0, [pc, #20]	; (80005f4 <printmsg+0x48>)
 80005e0:	f002 f99d 	bl	800291e <HAL_UART_Transmit>
	va_end(args);
}
 80005e4:	bf00      	nop
 80005e6:	3758      	adds	r7, #88	; 0x58
 80005e8:	46bd      	mov	sp, r7
 80005ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005ee:	b004      	add	sp, #16
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000198 	.word	0x20000198

080005f8 <main>:

int main(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0

	HAL_Init();
 80005fc:	f000 fb04 	bl	8000c08 <HAL_Init>

	SystemClock_Config(SYS_CLOCK_FREQ_50_MHZ);
 8000600:	2032      	movs	r0, #50	; 0x32
 8000602:	f000 f85d 	bl	80006c0 <SystemClock_Config>

	GPIO_Init();
 8000606:	f000 f8e3 	bl	80007d0 <GPIO_Init>

	UART2_Init();
 800060a:	f000 f9f9 	bl	8000a00 <UART2_Init>

	RTC_Init();
 800060e:	f000 f801 	bl	8000614 <RTC_Init>


	while(1);
 8000612:	e7fe      	b.n	8000612 <main+0x1a>

08000614 <RTC_Init>:

}

void RTC_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	hrtc.Instance = RTC;
 8000618:	4b0f      	ldr	r3, [pc, #60]	; (8000658 <RTC_Init+0x44>)
 800061a:	4a10      	ldr	r2, [pc, #64]	; (800065c <RTC_Init+0x48>)
 800061c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800061e:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <RTC_Init+0x44>)
 8000620:	2240      	movs	r2, #64	; 0x40
 8000622:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 0x7F;
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <RTC_Init+0x44>)
 8000626:	227f      	movs	r2, #127	; 0x7f
 8000628:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 0xFF;
 800062a:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <RTC_Init+0x44>)
 800062c:	22ff      	movs	r2, #255	; 0xff
 800062e:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000630:	4b09      	ldr	r3, [pc, #36]	; (8000658 <RTC_Init+0x44>)
 8000632:	2200      	movs	r2, #0
 8000634:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <RTC_Init+0x44>)
 8000638:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800063c:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800063e:	4b06      	ldr	r3, [pc, #24]	; (8000658 <RTC_Init+0x44>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]

	if(HAL_RTC_Init(&hrtc) != HAL_OK)
 8000644:	4804      	ldr	r0, [pc, #16]	; (8000658 <RTC_Init+0x44>)
 8000646:	f001 fbd5 	bl	8001df4 <HAL_RTC_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <RTC_Init+0x40>
	{
		Error_handler();
 8000650:	f000 f9fc 	bl	8000a4c <Error_handler>
	}

}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000130 	.word	0x20000130
 800065c:	40002800 	.word	0x40002800

08000660 <RTC_CalendarConfig>:

void RTC_CalendarConfig(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
	RTC_DateTypeDef RTC_Date_Init;

	//this funtion does RTC Calendar Configurations
	//Lets configure the calendar for time 12:11:10 Date: 12 June 2018 Tuesday

	RTC_Time_Init.Hours = 12;
 8000666:	230c      	movs	r3, #12
 8000668:	713b      	strb	r3, [r7, #4]
	RTC_Time_Init.Minutes = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	717b      	strb	r3, [r7, #5]
	RTC_Time_Init.Seconds = 0;
 800066e:	2300      	movs	r3, #0
 8000670:	71bb      	strb	r3, [r7, #6]
	RTC_Time_Init.TimeFormat = RTC_HOURFORMAT12_PM;
 8000672:	2340      	movs	r3, #64	; 0x40
 8000674:	71fb      	strb	r3, [r7, #7]
	if(HAL_RTC_SetTime(&hrtc, &RTC_Time_Init, RTC_FORMAT_BIN) != HAL_OK)
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	2200      	movs	r2, #0
 800067a:	4619      	mov	r1, r3
 800067c:	480f      	ldr	r0, [pc, #60]	; (80006bc <RTC_CalendarConfig+0x5c>)
 800067e:	f001 fc4a 	bl	8001f16 <HAL_RTC_SetTime>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <RTC_CalendarConfig+0x2c>
	{
		Error_handler();
 8000688:	f000 f9e0 	bl	8000a4c <Error_handler>
	}

	RTC_Date_Init.Date = 12;
 800068c:	230c      	movs	r3, #12
 800068e:	70bb      	strb	r3, [r7, #2]
	RTC_Date_Init.Month = RTC_MONTH_JUNE;
 8000690:	2306      	movs	r3, #6
 8000692:	707b      	strb	r3, [r7, #1]
	RTC_Date_Init.Year = 18;
 8000694:	2312      	movs	r3, #18
 8000696:	70fb      	strb	r3, [r7, #3]
	RTC_Date_Init.WeekDay = RTC_WEEKDAY_TUESDAY;
 8000698:	2302      	movs	r3, #2
 800069a:	703b      	strb	r3, [r7, #0]
	if(HAL_RTC_SetDate(&hrtc, &RTC_Date_Init, RTC_FORMAT_BIN) != HAL_OK)
 800069c:	463b      	mov	r3, r7
 800069e:	2200      	movs	r2, #0
 80006a0:	4619      	mov	r1, r3
 80006a2:	4806      	ldr	r0, [pc, #24]	; (80006bc <RTC_CalendarConfig+0x5c>)
 80006a4:	f001 fd52 	bl	800214c <HAL_RTC_SetDate>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <RTC_CalendarConfig+0x52>
	{
		Error_handler();
 80006ae:	f000 f9cd 	bl	8000a4c <Error_handler>
	}
}
 80006b2:	bf00      	nop
 80006b4:	3718      	adds	r7, #24
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000130 	.word	0x20000130

080006c0 <SystemClock_Config>:
}
*/


void SystemClock_Config(uint8_t clock_freq)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b094      	sub	sp, #80	; 0x50
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;



	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 80006ca:	230a      	movs	r3, #10
 80006cc:	61fb      	str	r3, [r7, #28]
	osc_init.HSIState = RCC_HSI_ON;
 80006ce:	2301      	movs	r3, #1
 80006d0:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.LSIState = RCC_LSI_ON;
 80006d2:	2301      	movs	r3, #1
 80006d4:	633b      	str	r3, [r7, #48]	; 0x30
	osc_init.HSICalibrationValue = 16;
 80006d6:	2310      	movs	r3, #16
 80006d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80006da:	2302      	movs	r3, #2
 80006dc:	637b      	str	r3, [r7, #52]	; 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006de:	2300      	movs	r3, #0
 80006e0:	63bb      	str	r3, [r7, #56]	; 0x38


	switch(clock_freq)
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	2b78      	cmp	r3, #120	; 0x78
 80006e6:	d02e      	beq.n	8000746 <SystemClock_Config+0x86>
 80006e8:	2b78      	cmp	r3, #120	; 0x78
 80006ea:	dc6b      	bgt.n	80007c4 <SystemClock_Config+0x104>
 80006ec:	2b32      	cmp	r3, #50	; 0x32
 80006ee:	d002      	beq.n	80006f6 <SystemClock_Config+0x36>
 80006f0:	2b54      	cmp	r3, #84	; 0x54
 80006f2:	d014      	beq.n	800071e <SystemClock_Config+0x5e>
		clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
		break;

	}
	default: return;
 80006f4:	e066      	b.n	80007c4 <SystemClock_Config+0x104>
		osc_init.PLL.PLLM = 8;
 80006f6:	2308      	movs	r3, #8
 80006f8:	63fb      	str	r3, [r7, #60]	; 0x3c
		osc_init.PLL.PLLN = 50;
 80006fa:	2332      	movs	r3, #50	; 0x32
 80006fc:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLQ = 2; //default value
 8000702:	2302      	movs	r3, #2
 8000704:	64bb      	str	r3, [r7, #72]	; 0x48
		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000706:	230f      	movs	r3, #15
 8000708:	60bb      	str	r3, [r7, #8]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070a:	2302      	movs	r3, #2
 800070c:	60fb      	str	r3, [r7, #12]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	613b      	str	r3, [r7, #16]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000716:	617b      	str	r3, [r7, #20]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	61bb      	str	r3, [r7, #24]
		break;
 800071c:	e028      	b.n	8000770 <SystemClock_Config+0xb0>
		osc_init.PLL.PLLM = 8;
 800071e:	2308      	movs	r3, #8
 8000720:	63fb      	str	r3, [r7, #60]	; 0x3c
		osc_init.PLL.PLLN = 84;
 8000722:	2354      	movs	r3, #84	; 0x54
 8000724:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLQ = 2; //default value
 800072a:	2302      	movs	r3, #2
 800072c:	64bb      	str	r3, [r7, #72]	; 0x48
		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800072e:	230f      	movs	r3, #15
 8000730:	60bb      	str	r3, [r7, #8]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	2302      	movs	r3, #2
 8000734:	60fb      	str	r3, [r7, #12]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800073a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800073e:	617b      	str	r3, [r7, #20]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]
		break;
 8000744:	e014      	b.n	8000770 <SystemClock_Config+0xb0>
		osc_init.PLL.PLLM = 8;
 8000746:	2308      	movs	r3, #8
 8000748:	63fb      	str	r3, [r7, #60]	; 0x3c
		osc_init.PLL.PLLN = 120;
 800074a:	2378      	movs	r3, #120	; 0x78
 800074c:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 800074e:	2302      	movs	r3, #2
 8000750:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLQ = 2; //default value
 8000752:	2302      	movs	r3, #2
 8000754:	64bb      	str	r3, [r7, #72]	; 0x48
		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000756:	230f      	movs	r3, #15
 8000758:	60bb      	str	r3, [r7, #8]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2302      	movs	r3, #2
 800075c:	60fb      	str	r3, [r7, #12]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	613b      	str	r3, [r7, #16]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000762:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000766:	617b      	str	r3, [r7, #20]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000768:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800076c:	61bb      	str	r3, [r7, #24]
		break;
 800076e:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 8000770:	f107 031c 	add.w	r3, r7, #28
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fde7 	bl	8001348 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0xc4>
	{
		Error_handler();
 8000780:	f000 f964 	bl	8000a4c <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init,FLASH_LATENCY_2 ) != HAL_OK)
 8000784:	f107 0308 	add.w	r3, r7, #8
 8000788:	2102      	movs	r1, #2
 800078a:	4618      	mov	r0, r3
 800078c:	f001 f854 	bl	8001838 <HAL_RCC_ClockConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0xda>
	{
		Error_handler();
 8000796:	f000 f959 	bl	8000a4c <Error_handler>
	}
	uint32_t freq = HAL_RCC_GetHCLKFreq();
 800079a:	f001 fa15 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 800079e:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_SYSTICK_Config(freq/ 1000);
 80007a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007a2:	4a0a      	ldr	r2, [pc, #40]	; (80007cc <SystemClock_Config+0x10c>)
 80007a4:	fba2 2303 	umull	r2, r3, r2, r3
 80007a8:	099b      	lsrs	r3, r3, #6
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 fbc7 	bl	8000f3e <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007b0:	2004      	movs	r0, #4
 80007b2:	f000 fbd1 	bl	8000f58 <HAL_SYSTICK_CLKSourceConfig>

	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2100      	movs	r1, #0
 80007ba:	f04f 30ff 	mov.w	r0, #4294967295
 80007be:	f000 fb94 	bl	8000eea <HAL_NVIC_SetPriority>
 80007c2:	e000      	b.n	80007c6 <SystemClock_Config+0x106>
	default: return;
 80007c4:	bf00      	nop

}
 80007c6:	3750      	adds	r7, #80	; 0x50
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	10624dd3 	.word	0x10624dd3

080007d0 <GPIO_Init>:


void GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	; 0x30
 80007d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef led;


	led.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	2301      	movs	r3, #1
 80007d8:	623b      	str	r3, [r7, #32]
	led.Pin = GPIO_PIN_12;
 80007da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007de:	61fb      	str	r3, [r7, #28]
	led.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	627b      	str	r3, [r7, #36]	; 0x24
	led.Speed = GPIO_SPEED_FREQ_HIGH;
 80007e4:	2302      	movs	r3, #2
 80007e6:	62bb      	str	r3, [r7, #40]	; 0x28

	__HAL_RCC_GPIOD_CLK_ENABLE();
 80007e8:	2300      	movs	r3, #0
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <GPIO_Init+0x90>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f0:	4a1b      	ldr	r2, [pc, #108]	; (8000860 <GPIO_Init+0x90>)
 80007f2:	f043 0308 	orr.w	r3, r3, #8
 80007f6:	6313      	str	r3, [r2, #48]	; 0x30
 80007f8:	4b19      	ldr	r3, [pc, #100]	; (8000860 <GPIO_Init+0x90>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fc:	f003 0308 	and.w	r3, r3, #8
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	687b      	ldr	r3, [r7, #4]
	HAL_GPIO_Init(GPIOD, &led);
 8000804:	f107 031c 	add.w	r3, r7, #28
 8000808:	4619      	mov	r1, r3
 800080a:	4816      	ldr	r0, [pc, #88]	; (8000864 <GPIO_Init+0x94>)
 800080c:	f000 fbce 	bl	8000fac <HAL_GPIO_Init>


	GPIO_InitTypeDef button;
	button.Mode = GPIO_MODE_IT_FALLING;
 8000810:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000814:	60fb      	str	r3, [r7, #12]
	button.Pin = GPIO_PIN_0;
 8000816:	2301      	movs	r3, #1
 8000818:	60bb      	str	r3, [r7, #8]
	button.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <GPIO_Init+0x90>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a0e      	ldr	r2, [pc, #56]	; (8000860 <GPIO_Init+0x90>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <GPIO_Init+0x90>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_Init(GPIOA, &button);
 800083a:	f107 0308 	add.w	r3, r7, #8
 800083e:	4619      	mov	r1, r3
 8000840:	4809      	ldr	r0, [pc, #36]	; (8000868 <GPIO_Init+0x98>)
 8000842:	f000 fbb3 	bl	8000fac <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	210f      	movs	r1, #15
 800084a:	2006      	movs	r0, #6
 800084c:	f000 fb4d 	bl	8000eea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000850:	2006      	movs	r0, #6
 8000852:	f000 fb66 	bl	8000f22 <HAL_NVIC_EnableIRQ>


}
 8000856:	bf00      	nop
 8000858:	3730      	adds	r7, #48	; 0x30
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800
 8000864:	40020c00 	.word	0x40020c00
 8000868:	40020000 	.word	0x40020000

0800086c <GetDayofWeek>:

char* GetDayofWeek(uint8_t day)
{
 800086c:	b4b0      	push	{r4, r5, r7}
 800086e:	b08b      	sub	sp, #44	; 0x2c
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
	char* weekday[] = {" ","Monday", "Tuesday", "Wednesday", "Thursday", "Friday", "Saturday", "Sunday"};
 8000876:	4b0b      	ldr	r3, [pc, #44]	; (80008a4 <GetDayofWeek+0x38>)
 8000878:	f107 0408 	add.w	r4, r7, #8
 800087c:	461d      	mov	r5, r3
 800087e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000880:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000882:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000886:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	return weekday[day];
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000892:	4413      	add	r3, r2
 8000894:	f853 3c20 	ldr.w	r3, [r3, #-32]
}
 8000898:	4618      	mov	r0, r3
 800089a:	372c      	adds	r7, #44	; 0x2c
 800089c:	46bd      	mov	sp, r7
 800089e:	bcb0      	pop	{r4, r5, r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	080037e0 	.word	0x080037e0

080008a8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008aa:	b08b      	sub	sp, #44	; 0x2c
 80008ac:	af02      	add	r7, sp, #8
 80008ae:	4603      	mov	r3, r0
 80008b0:	80fb      	strh	r3, [r7, #6]
	RTC_TimeTypeDef RTC_TimeRead;
	RTC_DateTypeDef RTC_DateRead;

	RTC_CalendarConfig();
 80008b2:	f7ff fed5 	bl	8000660 <RTC_CalendarConfig>

	if(HAL_RTC_GetTime(&hrtc, &RTC_TimeRead, RTC_FORMAT_BIN) != HAL_OK)
 80008b6:	f107 030c 	add.w	r3, r7, #12
 80008ba:	2200      	movs	r2, #0
 80008bc:	4619      	mov	r1, r3
 80008be:	481a      	ldr	r0, [pc, #104]	; (8000928 <HAL_GPIO_EXTI_Callback+0x80>)
 80008c0:	f001 fbe6 	bl	8002090 <HAL_RTC_GetTime>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_GPIO_EXTI_Callback+0x26>
	{
		Error_handler();
 80008ca:	f000 f8bf 	bl	8000a4c <Error_handler>
	}

	if(HAL_RTC_GetDate(&hrtc, &RTC_DateRead, RTC_FORMAT_BIN) != HAL_OK)
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	2200      	movs	r2, #0
 80008d4:	4619      	mov	r1, r3
 80008d6:	4814      	ldr	r0, [pc, #80]	; (8000928 <HAL_GPIO_EXTI_Callback+0x80>)
 80008d8:	f001 fcdf 	bl	800229a <HAL_RTC_GetDate>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <HAL_GPIO_EXTI_Callback+0x3e>
	{
		Error_handler();
 80008e2:	f000 f8b3 	bl	8000a4c <Error_handler>
	}

	printmsg("Current Time: %02d:%02d:%02d\r\n", RTC_TimeRead.Hours,  RTC_TimeRead.Minutes, \
 80008e6:	7b3b      	ldrb	r3, [r7, #12]
 80008e8:	4619      	mov	r1, r3
 80008ea:	7b7b      	ldrb	r3, [r7, #13]
 80008ec:	461a      	mov	r2, r3
			RTC_TimeRead.Seconds);
 80008ee:	7bbb      	ldrb	r3, [r7, #14]
	printmsg("Current Time: %02d:%02d:%02d\r\n", RTC_TimeRead.Hours,  RTC_TimeRead.Minutes, \
 80008f0:	480e      	ldr	r0, [pc, #56]	; (800092c <HAL_GPIO_EXTI_Callback+0x84>)
 80008f2:	f7ff fe5b 	bl	80005ac <printmsg>

	printmsg("Current Date: %2d/%2d/%2d	[%s]\r\n", RTC_DateRead.Month, RTC_DateRead.Date, \
 80008f6:	7a7b      	ldrb	r3, [r7, #9]
 80008f8:	461c      	mov	r4, r3
 80008fa:	7abb      	ldrb	r3, [r7, #10]
 80008fc:	461d      	mov	r5, r3
			RTC_DateRead.Year, GetDayofWeek(RTC_DateRead.WeekDay));
 80008fe:	7afb      	ldrb	r3, [r7, #11]
	printmsg("Current Date: %2d/%2d/%2d	[%s]\r\n", RTC_DateRead.Month, RTC_DateRead.Date, \
 8000900:	461e      	mov	r6, r3
 8000902:	7a3b      	ldrb	r3, [r7, #8]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ffb1 	bl	800086c <GetDayofWeek>
 800090a:	4603      	mov	r3, r0
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	4633      	mov	r3, r6
 8000910:	462a      	mov	r2, r5
 8000912:	4621      	mov	r1, r4
 8000914:	4806      	ldr	r0, [pc, #24]	; (8000930 <HAL_GPIO_EXTI_Callback+0x88>)
 8000916:	f7ff fe49 	bl	80005ac <printmsg>

	RTC_AlarmAConfig();
 800091a:	f000 f80b 	bl	8000934 <RTC_AlarmAConfig>

}
 800091e:	bf00      	nop
 8000920:	3724      	adds	r7, #36	; 0x24
 8000922:	46bd      	mov	sp, r7
 8000924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000926:	bf00      	nop
 8000928:	20000130 	.word	0x20000130
 800092c:	08003800 	.word	0x08003800
 8000930:	08003820 	.word	0x08003820

08000934 <RTC_AlarmAConfig>:


void RTC_AlarmAConfig(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	; 0x28
 8000938:	af00      	add	r7, sp, #0
	RTC_AlarmTypeDef AlarmA_Set;

	memset(&AlarmA_Set, 0, sizeof(AlarmA_Set));
 800093a:	463b      	mov	r3, r7
 800093c:	2228      	movs	r2, #40	; 0x28
 800093e:	2100      	movs	r1, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f002 fad9 	bl	8002ef8 <memset>
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000946:	f44f 7180 	mov.w	r1, #256	; 0x100
 800094a:	4812      	ldr	r0, [pc, #72]	; (8000994 <RTC_AlarmAConfig+0x60>)
 800094c:	f001 fe2c 	bl	80025a8 <HAL_RTC_DeactivateAlarm>

	AlarmA_Set.Alarm = RTC_ALARM_A;
 8000950:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
	AlarmA_Set.AlarmTime.Hours = 12;
 8000956:	230c      	movs	r3, #12
 8000958:	703b      	strb	r3, [r7, #0]
	AlarmA_Set.AlarmTime.Minutes = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	707b      	strb	r3, [r7, #1]
	AlarmA_Set.AlarmTime.Seconds = 15;
 800095e:	230f      	movs	r3, #15
 8000960:	70bb      	strb	r3, [r7, #2]
	AlarmA_Set.AlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000962:	2340      	movs	r3, #64	; 0x40
 8000964:	70fb      	strb	r3, [r7, #3]
	AlarmA_Set.AlarmMask= RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS;
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <RTC_AlarmAConfig+0x64>)
 8000968:	617b      	str	r3, [r7, #20]
	AlarmA_Set.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 800096a:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800096e:	61bb      	str	r3, [r7, #24]


	//12:00:15
	if(HAL_RTC_SetAlarm_IT(&hrtc, &AlarmA_Set, RTC_FORMAT_BIN) != HAL_OK)
 8000970:	463b      	mov	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	4619      	mov	r1, r3
 8000976:	4807      	ldr	r0, [pc, #28]	; (8000994 <RTC_AlarmAConfig+0x60>)
 8000978:	f001 fcde 	bl	8002338 <HAL_RTC_SetAlarm_IT>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <RTC_AlarmAConfig+0x52>
	{
		Error_handler();
 8000982:	f000 f863 	bl	8000a4c <Error_handler>
	}

	printmsg("Alarm set successfully!\r\n");
 8000986:	4805      	ldr	r0, [pc, #20]	; (800099c <RTC_AlarmAConfig+0x68>)
 8000988:	f7ff fe10 	bl	80005ac <printmsg>
}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	; 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000130 	.word	0x20000130
 8000998:	80800000 	.word	0x80800000
 800099c:	08003844 	.word	0x08003844

080009a0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b088      	sub	sp, #32
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef RTC_TimeRead;

	HAL_RTC_GetTime(hrtc, &RTC_TimeRead, RTC_FORMAT_BIN);
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	2200      	movs	r2, #0
 80009ae:	4619      	mov	r1, r3
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f001 fb6d 	bl	8002090 <HAL_RTC_GetTime>

	printmsg("Current Time: %02d:%02d:%02d\r\n", RTC_TimeRead.Hours,  RTC_TimeRead.Minutes, \
 80009b6:	7b3b      	ldrb	r3, [r7, #12]
 80009b8:	4619      	mov	r1, r3
 80009ba:	7b7b      	ldrb	r3, [r7, #13]
 80009bc:	461a      	mov	r2, r3
			RTC_TimeRead.Seconds);
 80009be:	7bbb      	ldrb	r3, [r7, #14]
	printmsg("Current Time: %02d:%02d:%02d\r\n", RTC_TimeRead.Hours,  RTC_TimeRead.Minutes, \
 80009c0:	480c      	ldr	r0, [pc, #48]	; (80009f4 <HAL_RTC_AlarmAEventCallback+0x54>)
 80009c2:	f7ff fdf3 	bl	80005ac <printmsg>

	printmsg("Alarm Trigerred. \r\n");
 80009c6:	480c      	ldr	r0, [pc, #48]	; (80009f8 <HAL_RTC_AlarmAEventCallback+0x58>)
 80009c8:	f7ff fdf0 	bl	80005ac <printmsg>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d2:	480a      	ldr	r0, [pc, #40]	; (80009fc <HAL_RTC_AlarmAEventCallback+0x5c>)
 80009d4:	f000 fc86 	bl	80012e4 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 80009d8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80009dc:	f000 f986 	bl	8000cec <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009e6:	4805      	ldr	r0, [pc, #20]	; (80009fc <HAL_RTC_AlarmAEventCallback+0x5c>)
 80009e8:	f000 fc7c 	bl	80012e4 <HAL_GPIO_WritePin>

}
 80009ec:	bf00      	nop
 80009ee:	3720      	adds	r7, #32
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	08003800 	.word	0x08003800
 80009f8:	08003860 	.word	0x08003860
 80009fc:	40020c00 	.word	0x40020c00

08000a00 <UART2_Init>:

void UART2_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000a04:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <UART2_Init+0x44>)
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <UART2_Init+0x48>)
 8000a08:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	; (8000a44 <UART2_Init+0x44>)
 8000a0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a10:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a12:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <UART2_Init+0x44>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a18:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <UART2_Init+0x44>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <UART2_Init+0x44>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a24:	4b07      	ldr	r3, [pc, #28]	; (8000a44 <UART2_Init+0x44>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000a2a:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <UART2_Init+0x44>)
 8000a2c:	220c      	movs	r2, #12
 8000a2e:	615a      	str	r2, [r3, #20]
	if(HAL_UART_Init(&huart2) != HAL_OK)
 8000a30:	4804      	ldr	r0, [pc, #16]	; (8000a44 <UART2_Init+0x44>)
 8000a32:	f001 ff27 	bl	8002884 <HAL_UART_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <UART2_Init+0x40>
	{
		//if there is a problem
		Error_handler();
 8000a3c:	f000 f806 	bl	8000a4c <Error_handler>
	}


}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	20000198 	.word	0x20000198
 8000a48:	40004400 	.word	0x40004400

08000a4c <Error_handler>:

void Error_handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
	while(1);
 8000a50:	e7fe      	b.n	8000a50 <Error_handler+0x4>
	...

08000a54 <HAL_MspInit>:


#include "main.h"

void HAL_MspInit(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a58:	2003      	movs	r0, #3
 8000a5a:	f000 fa3b 	bl	8000ed4 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	; (8000a94 <HAL_MspInit+0x40>)
 8000a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a62:	4a0c      	ldr	r2, [pc, #48]	; (8000a94 <HAL_MspInit+0x40>)
 8000a64:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000a68:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	f06f 000b 	mvn.w	r0, #11
 8000a72:	f000 fa3a 	bl	8000eea <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2100      	movs	r1, #0
 8000a7a:	f06f 000a 	mvn.w	r0, #10
 8000a7e:	f000 fa34 	bl	8000eea <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2100      	movs	r1, #0
 8000a86:	f06f 0009 	mvn.w	r0, #9
 8000a8a:	f000 fa2e 	bl	8000eea <HAL_NVIC_SetPriority>
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	; 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	4b1e      	ldr	r3, [pc, #120]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa8:	4a1d      	ldr	r2, [pc, #116]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aae:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab0:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	4b17      	ldr	r3, [pc, #92]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac4:	4a16      	ldr	r2, [pc, #88]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	6313      	str	r3, [r2, #48]	; 0x30
 8000acc:	4b14      	ldr	r3, [pc, #80]	; (8000b20 <HAL_UART_MspInit+0x88>)
 8000ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad0:	f003 0301 	and.w	r3, r3, #1
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 8000ad8:	2304      	movs	r3, #4
 8000ada:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 8000adc:	2302      	movs	r3, #2
 8000ade:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 8000ae8:	2307      	movs	r3, #7
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	480c      	ldr	r0, [pc, #48]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000af4:	f000 fa5a 	bl	8000fac <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8000af8:	2308      	movs	r3, #8
 8000afa:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	4808      	ldr	r0, [pc, #32]	; (8000b24 <HAL_UART_MspInit+0x8c>)
 8000b04:	f000 fa52 	bl	8000fac <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b08:	2026      	movs	r0, #38	; 0x26
 8000b0a:	f000 fa0a 	bl	8000f22 <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	210f      	movs	r1, #15
 8000b12:	2026      	movs	r0, #38	; 0x26
 8000b14:	f000 f9e9 	bl	8000eea <HAL_NVIC_SetPriority>

}
 8000b18:	bf00      	nop
 8000b1a:	3728      	adds	r7, #40	; 0x28
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40020000 	.word	0x40020000

08000b28 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b092      	sub	sp, #72	; 0x48
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;

	//1. Turn on the LSE
	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_LSI;
 8000b30:	2308      	movs	r3, #8
 8000b32:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStructure.LSIState = RCC_LSI_ON;
 8000b34:	2301      	movs	r3, #1
 8000b36:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_NONE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	633b      	str	r3, [r7, #48]	; 0x30

	if(HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK)
 8000b3c:	f107 0318 	add.w	r3, r7, #24
 8000b40:	4618      	mov	r0, r3
 8000b42:	f000 fc01 	bl	8001348 <HAL_RCC_OscConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <HAL_RTC_MspInit+0x28>
	{
		Error_handler();
 8000b4c:	f7ff ff7e 	bl	8000a4c <Error_handler>
	}

	//2. Select LSE as RTCCLK
	RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b50:	2302      	movs	r3, #2
 8000b52:	60bb      	str	r3, [r7, #8]
	RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b58:	617b      	str	r3, [r7, #20]
	if(HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit) != HAL_OK)
 8000b5a:	f107 0308 	add.w	r3, r7, #8
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f001 f866 	bl	8001c30 <HAL_RCCEx_PeriphCLKConfig>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <HAL_RTC_MspInit+0x46>
	{
		Error_handler();
 8000b6a:	f7ff ff6f 	bl	8000a4c <Error_handler>
	}

	//3. Enable the RTC clock
	__HAL_RCC_RTC_ENABLE();
 8000b6e:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <HAL_RTC_MspInit+0x64>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	601a      	str	r2, [r3, #0]

	//4. Enable RTC alarm IRQ in NVIC
	HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 15, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	210f      	movs	r1, #15
 8000b78:	2029      	movs	r0, #41	; 0x29
 8000b7a:	f000 f9b6 	bl	8000eea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000b7e:	2029      	movs	r0, #41	; 0x29
 8000b80:	f000 f9cf 	bl	8000f22 <HAL_NVIC_EnableIRQ>

}
 8000b84:	bf00      	nop
 8000b86:	3748      	adds	r7, #72	; 0x48
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	42470e3c 	.word	0x42470e3c

08000b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <SystemInit+0x20>)
 8000b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b9a:	4a05      	ldr	r2, [pc, #20]	; (8000bb0 <SystemInit+0x20>)
 8000b9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ba0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000bb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bb8:	480d      	ldr	r0, [pc, #52]	; (8000bf0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bba:	490e      	ldr	r1, [pc, #56]	; (8000bf4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bbc:	4a0e      	ldr	r2, [pc, #56]	; (8000bf8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc0:	e002      	b.n	8000bc8 <LoopCopyDataInit>

08000bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bc6:	3304      	adds	r3, #4

08000bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bcc:	d3f9      	bcc.n	8000bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bce:	4a0b      	ldr	r2, [pc, #44]	; (8000bfc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bd0:	4c0b      	ldr	r4, [pc, #44]	; (8000c00 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd4:	e001      	b.n	8000bda <LoopFillZerobss>

08000bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd8:	3204      	adds	r2, #4

08000bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bdc:	d3fb      	bcc.n	8000bd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bde:	f7ff ffd7 	bl	8000b90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000be2:	f002 f965 	bl	8002eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000be6:	f7ff fd07 	bl	80005f8 <main>
  bx  lr    
 8000bea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bf8:	080038d0 	.word	0x080038d0
  ldr r2, =_sbss
 8000bfc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c00:	200001f0 	.word	0x200001f0

08000c04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c04:	e7fe      	b.n	8000c04 <ADC_IRQHandler>
	...

08000c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <HAL_Init+0x40>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a0d      	ldr	r2, [pc, #52]	; (8000c48 <HAL_Init+0x40>)
 8000c12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <HAL_Init+0x40>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <HAL_Init+0x40>)
 8000c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <HAL_Init+0x40>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a07      	ldr	r2, [pc, #28]	; (8000c48 <HAL_Init+0x40>)
 8000c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c30:	2003      	movs	r0, #3
 8000c32:	f000 f94f 	bl	8000ed4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c36:	2000      	movs	r0, #0
 8000c38:	f000 f808 	bl	8000c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c3c:	f7ff ff0a 	bl	8000a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40023c00 	.word	0x40023c00

08000c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c54:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <HAL_InitTick+0x54>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <HAL_InitTick+0x58>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f000 f967 	bl	8000f3e <HAL_SYSTICK_Config>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e00e      	b.n	8000c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2b0f      	cmp	r3, #15
 8000c7e:	d80a      	bhi.n	8000c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c80:	2200      	movs	r2, #0
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	f04f 30ff 	mov.w	r0, #4294967295
 8000c88:	f000 f92f 	bl	8000eea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c8c:	4a06      	ldr	r2, [pc, #24]	; (8000ca8 <HAL_InitTick+0x5c>)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c92:	2300      	movs	r3, #0
 8000c94:	e000      	b.n	8000c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000004 	.word	0x20000004

08000cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <HAL_IncTick+0x20>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_IncTick+0x24>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <HAL_IncTick+0x24>)
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	200001dc 	.word	0x200001dc

08000cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd8:	4b03      	ldr	r3, [pc, #12]	; (8000ce8 <HAL_GetTick+0x14>)
 8000cda:	681b      	ldr	r3, [r3, #0]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	200001dc 	.word	0x200001dc

08000cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cf4:	f7ff ffee 	bl	8000cd4 <HAL_GetTick>
 8000cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d04:	d005      	beq.n	8000d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d06:	4b0a      	ldr	r3, [pc, #40]	; (8000d30 <HAL_Delay+0x44>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4413      	add	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d12:	bf00      	nop
 8000d14:	f7ff ffde 	bl	8000cd4 <HAL_GetTick>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d8f7      	bhi.n	8000d14 <HAL_Delay+0x28>
  {
  }
}
 8000d24:	bf00      	nop
 8000d26:	bf00      	nop
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000008 	.word	0x20000008

08000d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f003 0307 	and.w	r3, r3, #7
 8000d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d44:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <__NVIC_SetPriorityGrouping+0x44>)
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d50:	4013      	ands	r3, r2
 8000d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d66:	4a04      	ldr	r2, [pc, #16]	; (8000d78 <__NVIC_SetPriorityGrouping+0x44>)
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	60d3      	str	r3, [r2, #12]
}
 8000d6c:	bf00      	nop
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <__NVIC_GetPriorityGrouping+0x18>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	0a1b      	lsrs	r3, r3, #8
 8000d86:	f003 0307 	and.w	r3, r3, #7
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	db0b      	blt.n	8000dc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	f003 021f 	and.w	r2, r3, #31
 8000db0:	4907      	ldr	r1, [pc, #28]	; (8000dd0 <__NVIC_EnableIRQ+0x38>)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	095b      	lsrs	r3, r3, #5
 8000db8:	2001      	movs	r0, #1
 8000dba:	fa00 f202 	lsl.w	r2, r0, r2
 8000dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000e100 	.word	0xe000e100

08000dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	6039      	str	r1, [r7, #0]
 8000dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	db0a      	blt.n	8000dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	490c      	ldr	r1, [pc, #48]	; (8000e20 <__NVIC_SetPriority+0x4c>)
 8000dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df2:	0112      	lsls	r2, r2, #4
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	440b      	add	r3, r1
 8000df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dfc:	e00a      	b.n	8000e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	4908      	ldr	r1, [pc, #32]	; (8000e24 <__NVIC_SetPriority+0x50>)
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f003 030f 	and.w	r3, r3, #15
 8000e0a:	3b04      	subs	r3, #4
 8000e0c:	0112      	lsls	r2, r2, #4
 8000e0e:	b2d2      	uxtb	r2, r2
 8000e10:	440b      	add	r3, r1
 8000e12:	761a      	strb	r2, [r3, #24]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	e000e100 	.word	0xe000e100
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b089      	sub	sp, #36	; 0x24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f003 0307 	and.w	r3, r3, #7
 8000e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e3c:	69fb      	ldr	r3, [r7, #28]
 8000e3e:	f1c3 0307 	rsb	r3, r3, #7
 8000e42:	2b04      	cmp	r3, #4
 8000e44:	bf28      	it	cs
 8000e46:	2304      	movcs	r3, #4
 8000e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3304      	adds	r3, #4
 8000e4e:	2b06      	cmp	r3, #6
 8000e50:	d902      	bls.n	8000e58 <NVIC_EncodePriority+0x30>
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3b03      	subs	r3, #3
 8000e56:	e000      	b.n	8000e5a <NVIC_EncodePriority+0x32>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	43da      	mvns	r2, r3
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	401a      	ands	r2, r3
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e70:	f04f 31ff 	mov.w	r1, #4294967295
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7a:	43d9      	mvns	r1, r3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e80:	4313      	orrs	r3, r2
         );
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3724      	adds	r7, #36	; 0x24
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ea0:	d301      	bcc.n	8000ea6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e00f      	b.n	8000ec6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea6:	4a0a      	ldr	r2, [pc, #40]	; (8000ed0 <SysTick_Config+0x40>)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eae:	210f      	movs	r1, #15
 8000eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb4:	f7ff ff8e 	bl	8000dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb8:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <SysTick_Config+0x40>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ebe:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <SysTick_Config+0x40>)
 8000ec0:	2207      	movs	r2, #7
 8000ec2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	e000e010 	.word	0xe000e010

08000ed4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff ff29 	bl	8000d34 <__NVIC_SetPriorityGrouping>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b086      	sub	sp, #24
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
 8000ef6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000efc:	f7ff ff3e 	bl	8000d7c <__NVIC_GetPriorityGrouping>
 8000f00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	68b9      	ldr	r1, [r7, #8]
 8000f06:	6978      	ldr	r0, [r7, #20]
 8000f08:	f7ff ff8e 	bl	8000e28 <NVIC_EncodePriority>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f12:	4611      	mov	r1, r2
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff ff5d 	bl	8000dd4 <__NVIC_SetPriority>
}
 8000f1a:	bf00      	nop
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b082      	sub	sp, #8
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	4603      	mov	r3, r0
 8000f2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ff31 	bl	8000d98 <__NVIC_EnableIRQ>
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffa2 	bl	8000e90 <SysTick_Config>
 8000f4c:	4603      	mov	r3, r0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b04      	cmp	r3, #4
 8000f64:	d106      	bne.n	8000f74 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f66:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a08      	ldr	r2, [pc, #32]	; (8000f8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f6c:	f043 0304 	orr.w	r3, r3, #4
 8000f70:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000f72:	e005      	b.n	8000f80 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f74:	4b05      	ldr	r3, [pc, #20]	; (8000f8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f7a:	f023 0304 	bic.w	r3, r3, #4
 8000f7e:	6013      	str	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000e010 	.word	0xe000e010

08000f90 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000f94:	f000 f802 	bl	8000f9c <HAL_SYSTICK_Callback>
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	; 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	e16b      	b.n	80012a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	f040 815a 	bne.w	800129a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 0303 	and.w	r3, r3, #3
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d005      	beq.n	8000ffe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d130      	bne.n	8001060 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	2203      	movs	r2, #3
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43db      	mvns	r3, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4013      	ands	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	68da      	ldr	r2, [r3, #12]
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4313      	orrs	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001034:	2201      	movs	r2, #1
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	091b      	lsrs	r3, r3, #4
 800104a:	f003 0201 	and.w	r2, r3, #1
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b03      	cmp	r3, #3
 800106a:	d017      	beq.n	800109c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	2203      	movs	r2, #3
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	689a      	ldr	r2, [r3, #8]
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0303 	and.w	r3, r3, #3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d123      	bne.n	80010f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	08da      	lsrs	r2, r3, #3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3208      	adds	r2, #8
 80010b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	220f      	movs	r2, #15
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	691a      	ldr	r2, [r3, #16]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	08da      	lsrs	r2, r3, #3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3208      	adds	r2, #8
 80010ea:	69b9      	ldr	r1, [r7, #24]
 80010ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 0203 	and.w	r2, r3, #3
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 80b4 	beq.w	800129a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b60      	ldr	r3, [pc, #384]	; (80012b8 <HAL_GPIO_Init+0x30c>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113a:	4a5f      	ldr	r2, [pc, #380]	; (80012b8 <HAL_GPIO_Init+0x30c>)
 800113c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001140:	6453      	str	r3, [r2, #68]	; 0x44
 8001142:	4b5d      	ldr	r3, [pc, #372]	; (80012b8 <HAL_GPIO_Init+0x30c>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800114e:	4a5b      	ldr	r2, [pc, #364]	; (80012bc <HAL_GPIO_Init+0x310>)
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	220f      	movs	r2, #15
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a52      	ldr	r2, [pc, #328]	; (80012c0 <HAL_GPIO_Init+0x314>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d02b      	beq.n	80011d2 <HAL_GPIO_Init+0x226>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a51      	ldr	r2, [pc, #324]	; (80012c4 <HAL_GPIO_Init+0x318>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d025      	beq.n	80011ce <HAL_GPIO_Init+0x222>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a50      	ldr	r2, [pc, #320]	; (80012c8 <HAL_GPIO_Init+0x31c>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d01f      	beq.n	80011ca <HAL_GPIO_Init+0x21e>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a4f      	ldr	r2, [pc, #316]	; (80012cc <HAL_GPIO_Init+0x320>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d019      	beq.n	80011c6 <HAL_GPIO_Init+0x21a>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a4e      	ldr	r2, [pc, #312]	; (80012d0 <HAL_GPIO_Init+0x324>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d013      	beq.n	80011c2 <HAL_GPIO_Init+0x216>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a4d      	ldr	r2, [pc, #308]	; (80012d4 <HAL_GPIO_Init+0x328>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d00d      	beq.n	80011be <HAL_GPIO_Init+0x212>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a4c      	ldr	r2, [pc, #304]	; (80012d8 <HAL_GPIO_Init+0x32c>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d007      	beq.n	80011ba <HAL_GPIO_Init+0x20e>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a4b      	ldr	r2, [pc, #300]	; (80012dc <HAL_GPIO_Init+0x330>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d101      	bne.n	80011b6 <HAL_GPIO_Init+0x20a>
 80011b2:	2307      	movs	r3, #7
 80011b4:	e00e      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011b6:	2308      	movs	r3, #8
 80011b8:	e00c      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011ba:	2306      	movs	r3, #6
 80011bc:	e00a      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011be:	2305      	movs	r3, #5
 80011c0:	e008      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011c2:	2304      	movs	r3, #4
 80011c4:	e006      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011c6:	2303      	movs	r3, #3
 80011c8:	e004      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011ca:	2302      	movs	r3, #2
 80011cc:	e002      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011ce:	2301      	movs	r3, #1
 80011d0:	e000      	b.n	80011d4 <HAL_GPIO_Init+0x228>
 80011d2:	2300      	movs	r3, #0
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	f002 0203 	and.w	r2, r2, #3
 80011da:	0092      	lsls	r2, r2, #2
 80011dc:	4093      	lsls	r3, r2
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011e4:	4935      	ldr	r1, [pc, #212]	; (80012bc <HAL_GPIO_Init+0x310>)
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	3302      	adds	r3, #2
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011f2:	4b3b      	ldr	r3, [pc, #236]	; (80012e0 <HAL_GPIO_Init+0x334>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001216:	4a32      	ldr	r2, [pc, #200]	; (80012e0 <HAL_GPIO_Init+0x334>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800121c:	4b30      	ldr	r3, [pc, #192]	; (80012e0 <HAL_GPIO_Init+0x334>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001240:	4a27      	ldr	r2, [pc, #156]	; (80012e0 <HAL_GPIO_Init+0x334>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001246:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <HAL_GPIO_Init+0x334>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	43db      	mvns	r3, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4013      	ands	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d003      	beq.n	800126a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800126a:	4a1d      	ldr	r2, [pc, #116]	; (80012e0 <HAL_GPIO_Init+0x334>)
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001270:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <HAL_GPIO_Init+0x334>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4313      	orrs	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001294:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <HAL_GPIO_Init+0x334>)
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3301      	adds	r3, #1
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	f67f ae90 	bls.w	8000fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3724      	adds	r7, #36	; 0x24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40013800 	.word	0x40013800
 80012c0:	40020000 	.word	0x40020000
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020800 	.word	0x40020800
 80012cc:	40020c00 	.word	0x40020c00
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40021400 	.word	0x40021400
 80012d8:	40021800 	.word	0x40021800
 80012dc:	40021c00 	.word	0x40021c00
 80012e0:	40013c00 	.word	0x40013c00

080012e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
 80012f0:	4613      	mov	r3, r2
 80012f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012f4:	787b      	ldrb	r3, [r7, #1]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001300:	e003      	b.n	800130a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	041a      	lsls	r2, r3, #16
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	619a      	str	r2, [r3, #24]
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001324:	695a      	ldr	r2, [r3, #20]
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	4013      	ands	r3, r2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d006      	beq.n	800133c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800132e:	4a05      	ldr	r2, [pc, #20]	; (8001344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fab6 	bl	80008a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40013c00 	.word	0x40013c00

08001348 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e264      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	2b00      	cmp	r3, #0
 8001364:	d075      	beq.n	8001452 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001366:	4ba3      	ldr	r3, [pc, #652]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	2b04      	cmp	r3, #4
 8001370:	d00c      	beq.n	800138c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001372:	4ba0      	ldr	r3, [pc, #640]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800137a:	2b08      	cmp	r3, #8
 800137c:	d112      	bne.n	80013a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800137e:	4b9d      	ldr	r3, [pc, #628]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001386:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800138a:	d10b      	bne.n	80013a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	4b99      	ldr	r3, [pc, #612]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d05b      	beq.n	8001450 <HAL_RCC_OscConfig+0x108>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d157      	bne.n	8001450 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e23f      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013ac:	d106      	bne.n	80013bc <HAL_RCC_OscConfig+0x74>
 80013ae:	4b91      	ldr	r3, [pc, #580]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a90      	ldr	r2, [pc, #576]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	e01d      	b.n	80013f8 <HAL_RCC_OscConfig+0xb0>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013c4:	d10c      	bne.n	80013e0 <HAL_RCC_OscConfig+0x98>
 80013c6:	4b8b      	ldr	r3, [pc, #556]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a8a      	ldr	r2, [pc, #552]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	4b88      	ldr	r3, [pc, #544]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a87      	ldr	r2, [pc, #540]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	e00b      	b.n	80013f8 <HAL_RCC_OscConfig+0xb0>
 80013e0:	4b84      	ldr	r3, [pc, #528]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a83      	ldr	r2, [pc, #524]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	4b81      	ldr	r3, [pc, #516]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a80      	ldr	r2, [pc, #512]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80013f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d013      	beq.n	8001428 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001400:	f7ff fc68 	bl	8000cd4 <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001408:	f7ff fc64 	bl	8000cd4 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b64      	cmp	r3, #100	; 0x64
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e204      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	4b76      	ldr	r3, [pc, #472]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0xc0>
 8001426:	e014      	b.n	8001452 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001428:	f7ff fc54 	bl	8000cd4 <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001430:	f7ff fc50 	bl	8000cd4 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b64      	cmp	r3, #100	; 0x64
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e1f0      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001442:	4b6c      	ldr	r3, [pc, #432]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0xe8>
 800144e:	e000      	b.n	8001452 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d063      	beq.n	8001526 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800145e:	4b65      	ldr	r3, [pc, #404]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f003 030c 	and.w	r3, r3, #12
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00b      	beq.n	8001482 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800146a:	4b62      	ldr	r3, [pc, #392]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001472:	2b08      	cmp	r3, #8
 8001474:	d11c      	bne.n	80014b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001476:	4b5f      	ldr	r3, [pc, #380]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d116      	bne.n	80014b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001482:	4b5c      	ldr	r3, [pc, #368]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d005      	beq.n	800149a <HAL_RCC_OscConfig+0x152>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d001      	beq.n	800149a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e1c4      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149a:	4b56      	ldr	r3, [pc, #344]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	4952      	ldr	r1, [pc, #328]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80014aa:	4313      	orrs	r3, r2
 80014ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ae:	e03a      	b.n	8001526 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d020      	beq.n	80014fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014b8:	4b4f      	ldr	r3, [pc, #316]	; (80015f8 <HAL_RCC_OscConfig+0x2b0>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014be:	f7ff fc09 	bl	8000cd4 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c6:	f7ff fc05 	bl	8000cd4 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e1a5      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d8:	4b46      	ldr	r3, [pc, #280]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e4:	4b43      	ldr	r3, [pc, #268]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	4940      	ldr	r1, [pc, #256]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80014f4:	4313      	orrs	r3, r2
 80014f6:	600b      	str	r3, [r1, #0]
 80014f8:	e015      	b.n	8001526 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014fa:	4b3f      	ldr	r3, [pc, #252]	; (80015f8 <HAL_RCC_OscConfig+0x2b0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001500:	f7ff fbe8 	bl	8000cd4 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001508:	f7ff fbe4 	bl	8000cd4 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e184      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151a:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0308 	and.w	r3, r3, #8
 800152e:	2b00      	cmp	r3, #0
 8001530:	d030      	beq.n	8001594 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d016      	beq.n	8001568 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800153a:	4b30      	ldr	r3, [pc, #192]	; (80015fc <HAL_RCC_OscConfig+0x2b4>)
 800153c:	2201      	movs	r2, #1
 800153e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001540:	f7ff fbc8 	bl	8000cd4 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001548:	f7ff fbc4 	bl	8000cd4 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e164      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800155a:	4b26      	ldr	r3, [pc, #152]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800155c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x200>
 8001566:	e015      	b.n	8001594 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001568:	4b24      	ldr	r3, [pc, #144]	; (80015fc <HAL_RCC_OscConfig+0x2b4>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800156e:	f7ff fbb1 	bl	8000cd4 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001576:	f7ff fbad 	bl	8000cd4 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e14d      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 800158a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1f0      	bne.n	8001576 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0304 	and.w	r3, r3, #4
 800159c:	2b00      	cmp	r3, #0
 800159e:	f000 80a0 	beq.w	80016e2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015a2:	2300      	movs	r3, #0
 80015a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a6:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d10f      	bne.n	80015d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	4a0e      	ldr	r2, [pc, #56]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c0:	6413      	str	r3, [r2, #64]	; 0x40
 80015c2:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <HAL_RCC_OscConfig+0x2ac>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ce:	2301      	movs	r3, #1
 80015d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d2:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <HAL_RCC_OscConfig+0x2b8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d121      	bne.n	8001622 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015de:	4b08      	ldr	r3, [pc, #32]	; (8001600 <HAL_RCC_OscConfig+0x2b8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a07      	ldr	r2, [pc, #28]	; (8001600 <HAL_RCC_OscConfig+0x2b8>)
 80015e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fb73 	bl	8000cd4 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f0:	e011      	b.n	8001616 <HAL_RCC_OscConfig+0x2ce>
 80015f2:	bf00      	nop
 80015f4:	40023800 	.word	0x40023800
 80015f8:	42470000 	.word	0x42470000
 80015fc:	42470e80 	.word	0x42470e80
 8001600:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001604:	f7ff fb66 	bl	8000cd4 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e106      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001616:	4b85      	ldr	r3, [pc, #532]	; (800182c <HAL_RCC_OscConfig+0x4e4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800161e:	2b00      	cmp	r3, #0
 8001620:	d0f0      	beq.n	8001604 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2b01      	cmp	r3, #1
 8001628:	d106      	bne.n	8001638 <HAL_RCC_OscConfig+0x2f0>
 800162a:	4b81      	ldr	r3, [pc, #516]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	4a80      	ldr	r2, [pc, #512]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6713      	str	r3, [r2, #112]	; 0x70
 8001636:	e01c      	b.n	8001672 <HAL_RCC_OscConfig+0x32a>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	2b05      	cmp	r3, #5
 800163e:	d10c      	bne.n	800165a <HAL_RCC_OscConfig+0x312>
 8001640:	4b7b      	ldr	r3, [pc, #492]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001644:	4a7a      	ldr	r2, [pc, #488]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001646:	f043 0304 	orr.w	r3, r3, #4
 800164a:	6713      	str	r3, [r2, #112]	; 0x70
 800164c:	4b78      	ldr	r3, [pc, #480]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 800164e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001650:	4a77      	ldr	r2, [pc, #476]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001652:	f043 0301 	orr.w	r3, r3, #1
 8001656:	6713      	str	r3, [r2, #112]	; 0x70
 8001658:	e00b      	b.n	8001672 <HAL_RCC_OscConfig+0x32a>
 800165a:	4b75      	ldr	r3, [pc, #468]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 800165c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165e:	4a74      	ldr	r2, [pc, #464]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001660:	f023 0301 	bic.w	r3, r3, #1
 8001664:	6713      	str	r3, [r2, #112]	; 0x70
 8001666:	4b72      	ldr	r3, [pc, #456]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166a:	4a71      	ldr	r2, [pc, #452]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 800166c:	f023 0304 	bic.w	r3, r3, #4
 8001670:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d015      	beq.n	80016a6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800167a:	f7ff fb2b 	bl	8000cd4 <HAL_GetTick>
 800167e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001680:	e00a      	b.n	8001698 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001682:	f7ff fb27 	bl	8000cd4 <HAL_GetTick>
 8001686:	4602      	mov	r2, r0
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001690:	4293      	cmp	r3, r2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e0c5      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001698:	4b65      	ldr	r3, [pc, #404]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 800169a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d0ee      	beq.n	8001682 <HAL_RCC_OscConfig+0x33a>
 80016a4:	e014      	b.n	80016d0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a6:	f7ff fb15 	bl	8000cd4 <HAL_GetTick>
 80016aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ac:	e00a      	b.n	80016c4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016ae:	f7ff fb11 	bl	8000cd4 <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016bc:	4293      	cmp	r3, r2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e0af      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016c4:	4b5a      	ldr	r3, [pc, #360]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 80016c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1ee      	bne.n	80016ae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016d0:	7dfb      	ldrb	r3, [r7, #23]
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d105      	bne.n	80016e2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016d6:	4b56      	ldr	r3, [pc, #344]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	4a55      	ldr	r2, [pc, #340]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 80016dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 809b 	beq.w	8001822 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016ec:	4b50      	ldr	r3, [pc, #320]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 030c 	and.w	r3, r3, #12
 80016f4:	2b08      	cmp	r3, #8
 80016f6:	d05c      	beq.n	80017b2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d141      	bne.n	8001784 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001700:	4b4c      	ldr	r3, [pc, #304]	; (8001834 <HAL_RCC_OscConfig+0x4ec>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001706:	f7ff fae5 	bl	8000cd4 <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170c:	e008      	b.n	8001720 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800170e:	f7ff fae1 	bl	8000cd4 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e081      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001720:	4b43      	ldr	r3, [pc, #268]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1f0      	bne.n	800170e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	69da      	ldr	r2, [r3, #28]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	431a      	orrs	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173a:	019b      	lsls	r3, r3, #6
 800173c:	431a      	orrs	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001742:	085b      	lsrs	r3, r3, #1
 8001744:	3b01      	subs	r3, #1
 8001746:	041b      	lsls	r3, r3, #16
 8001748:	431a      	orrs	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800174e:	061b      	lsls	r3, r3, #24
 8001750:	4937      	ldr	r1, [pc, #220]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001756:	4b37      	ldr	r3, [pc, #220]	; (8001834 <HAL_RCC_OscConfig+0x4ec>)
 8001758:	2201      	movs	r2, #1
 800175a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175c:	f7ff faba 	bl	8000cd4 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001764:	f7ff fab6 	bl	8000cd4 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e056      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001776:	4b2e      	ldr	r3, [pc, #184]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x41c>
 8001782:	e04e      	b.n	8001822 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001784:	4b2b      	ldr	r3, [pc, #172]	; (8001834 <HAL_RCC_OscConfig+0x4ec>)
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178a:	f7ff faa3 	bl	8000cd4 <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001792:	f7ff fa9f 	bl	8000cd4 <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e03f      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a4:	4b22      	ldr	r3, [pc, #136]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1f0      	bne.n	8001792 <HAL_RCC_OscConfig+0x44a>
 80017b0:	e037      	b.n	8001822 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d101      	bne.n	80017be <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e032      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017be:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <HAL_RCC_OscConfig+0x4e8>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d028      	beq.n	800181e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d121      	bne.n	800181e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d11a      	bne.n	800181e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017e8:	68fa      	ldr	r2, [r7, #12]
 80017ea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017ee:	4013      	ands	r3, r2
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017f4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d111      	bne.n	800181e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001804:	085b      	lsrs	r3, r3, #1
 8001806:	3b01      	subs	r3, #1
 8001808:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800180a:	429a      	cmp	r2, r3
 800180c:	d107      	bne.n	800181e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001818:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800181a:	429a      	cmp	r2, r3
 800181c:	d001      	beq.n	8001822 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e000      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40007000 	.word	0x40007000
 8001830:	40023800 	.word	0x40023800
 8001834:	42470060 	.word	0x42470060

08001838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d101      	bne.n	800184c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e0cc      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800184c:	4b68      	ldr	r3, [pc, #416]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d90c      	bls.n	8001874 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185a:	4b65      	ldr	r3, [pc, #404]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001862:	4b63      	ldr	r3, [pc, #396]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	429a      	cmp	r2, r3
 800186e:	d001      	beq.n	8001874 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e0b8      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d020      	beq.n	80018c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	2b00      	cmp	r3, #0
 800188a:	d005      	beq.n	8001898 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800188c:	4b59      	ldr	r3, [pc, #356]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	4a58      	ldr	r2, [pc, #352]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001892:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001896:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0308 	and.w	r3, r3, #8
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d005      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018a4:	4b53      	ldr	r3, [pc, #332]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	4a52      	ldr	r2, [pc, #328]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b0:	4b50      	ldr	r3, [pc, #320]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	494d      	ldr	r1, [pc, #308]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018be:	4313      	orrs	r3, r2
 80018c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d044      	beq.n	8001958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d107      	bne.n	80018e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d6:	4b47      	ldr	r3, [pc, #284]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d119      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e07f      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d003      	beq.n	80018f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d107      	bne.n	8001906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f6:	4b3f      	ldr	r3, [pc, #252]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d109      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e06f      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001906:	4b3b      	ldr	r3, [pc, #236]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e067      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001916:	4b37      	ldr	r3, [pc, #220]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f023 0203 	bic.w	r2, r3, #3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4934      	ldr	r1, [pc, #208]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001924:	4313      	orrs	r3, r2
 8001926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001928:	f7ff f9d4 	bl	8000cd4 <HAL_GetTick>
 800192c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192e:	e00a      	b.n	8001946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001930:	f7ff f9d0 	bl	8000cd4 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	f241 3288 	movw	r2, #5000	; 0x1388
 800193e:	4293      	cmp	r3, r2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e04f      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001946:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 020c 	and.w	r2, r3, #12
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	429a      	cmp	r2, r3
 8001956:	d1eb      	bne.n	8001930 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001958:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d20c      	bcs.n	8001980 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	683a      	ldr	r2, [r7, #0]
 8001978:	429a      	cmp	r2, r3
 800197a:	d001      	beq.n	8001980 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e032      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d008      	beq.n	800199e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800198c:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	4916      	ldr	r1, [pc, #88]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 800199a:	4313      	orrs	r3, r2
 800199c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d009      	beq.n	80019be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019aa:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	490e      	ldr	r1, [pc, #56]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019be:	f000 f821 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 80019c2:	4602      	mov	r2, r0
 80019c4:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	091b      	lsrs	r3, r3, #4
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	490a      	ldr	r1, [pc, #40]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 80019d0:	5ccb      	ldrb	r3, [r1, r3]
 80019d2:	fa22 f303 	lsr.w	r3, r2, r3
 80019d6:	4a09      	ldr	r2, [pc, #36]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019da:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <HAL_RCC_ClockConfig+0x1c8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff f934 	bl	8000c4c <HAL_InitTick>

  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3710      	adds	r7, #16
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40023c00 	.word	0x40023c00
 80019f4:	40023800 	.word	0x40023800
 80019f8:	08003874 	.word	0x08003874
 80019fc:	20000000 	.word	0x20000000
 8001a00:	20000004 	.word	0x20000004

08001a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a08:	b084      	sub	sp, #16
 8001a0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	2300      	movs	r3, #0
 8001a16:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a1c:	4b67      	ldr	r3, [pc, #412]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 030c 	and.w	r3, r3, #12
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d00d      	beq.n	8001a44 <HAL_RCC_GetSysClockFreq+0x40>
 8001a28:	2b08      	cmp	r3, #8
 8001a2a:	f200 80bd 	bhi.w	8001ba8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <HAL_RCC_GetSysClockFreq+0x34>
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d003      	beq.n	8001a3e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a36:	e0b7      	b.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a38:	4b61      	ldr	r3, [pc, #388]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001a3a:	60bb      	str	r3, [r7, #8]
       break;
 8001a3c:	e0b7      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a3e:	4b61      	ldr	r3, [pc, #388]	; (8001bc4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001a40:	60bb      	str	r3, [r7, #8]
      break;
 8001a42:	e0b4      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a44:	4b5d      	ldr	r3, [pc, #372]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a4e:	4b5b      	ldr	r3, [pc, #364]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d04d      	beq.n	8001af6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a5a:	4b58      	ldr	r3, [pc, #352]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	099b      	lsrs	r3, r3, #6
 8001a60:	461a      	mov	r2, r3
 8001a62:	f04f 0300 	mov.w	r3, #0
 8001a66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	ea02 0800 	and.w	r8, r2, r0
 8001a72:	ea03 0901 	and.w	r9, r3, r1
 8001a76:	4640      	mov	r0, r8
 8001a78:	4649      	mov	r1, r9
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	014b      	lsls	r3, r1, #5
 8001a84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a88:	0142      	lsls	r2, r0, #5
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	ebb0 0008 	subs.w	r0, r0, r8
 8001a92:	eb61 0109 	sbc.w	r1, r1, r9
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	018b      	lsls	r3, r1, #6
 8001aa0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001aa4:	0182      	lsls	r2, r0, #6
 8001aa6:	1a12      	subs	r2, r2, r0
 8001aa8:	eb63 0301 	sbc.w	r3, r3, r1
 8001aac:	f04f 0000 	mov.w	r0, #0
 8001ab0:	f04f 0100 	mov.w	r1, #0
 8001ab4:	00d9      	lsls	r1, r3, #3
 8001ab6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001aba:	00d0      	lsls	r0, r2, #3
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	eb12 0208 	adds.w	r2, r2, r8
 8001ac4:	eb43 0309 	adc.w	r3, r3, r9
 8001ac8:	f04f 0000 	mov.w	r0, #0
 8001acc:	f04f 0100 	mov.w	r1, #0
 8001ad0:	0259      	lsls	r1, r3, #9
 8001ad2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001ad6:	0250      	lsls	r0, r2, #9
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4610      	mov	r0, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	f7fe fbca 	bl	8000280 <__aeabi_uldivmod>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4613      	mov	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	e04a      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001af6:	4b31      	ldr	r3, [pc, #196]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	099b      	lsrs	r3, r3, #6
 8001afc:	461a      	mov	r2, r3
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001b06:	f04f 0100 	mov.w	r1, #0
 8001b0a:	ea02 0400 	and.w	r4, r2, r0
 8001b0e:	ea03 0501 	and.w	r5, r3, r1
 8001b12:	4620      	mov	r0, r4
 8001b14:	4629      	mov	r1, r5
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	014b      	lsls	r3, r1, #5
 8001b20:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b24:	0142      	lsls	r2, r0, #5
 8001b26:	4610      	mov	r0, r2
 8001b28:	4619      	mov	r1, r3
 8001b2a:	1b00      	subs	r0, r0, r4
 8001b2c:	eb61 0105 	sbc.w	r1, r1, r5
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	018b      	lsls	r3, r1, #6
 8001b3a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b3e:	0182      	lsls	r2, r0, #6
 8001b40:	1a12      	subs	r2, r2, r0
 8001b42:	eb63 0301 	sbc.w	r3, r3, r1
 8001b46:	f04f 0000 	mov.w	r0, #0
 8001b4a:	f04f 0100 	mov.w	r1, #0
 8001b4e:	00d9      	lsls	r1, r3, #3
 8001b50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b54:	00d0      	lsls	r0, r2, #3
 8001b56:	4602      	mov	r2, r0
 8001b58:	460b      	mov	r3, r1
 8001b5a:	1912      	adds	r2, r2, r4
 8001b5c:	eb45 0303 	adc.w	r3, r5, r3
 8001b60:	f04f 0000 	mov.w	r0, #0
 8001b64:	f04f 0100 	mov.w	r1, #0
 8001b68:	0299      	lsls	r1, r3, #10
 8001b6a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001b6e:	0290      	lsls	r0, r2, #10
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f04f 0300 	mov.w	r3, #0
 8001b80:	f7fe fb7e 	bl	8000280 <__aeabi_uldivmod>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4613      	mov	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	0c1b      	lsrs	r3, r3, #16
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	3301      	adds	r3, #1
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba4:	60bb      	str	r3, [r7, #8]
      break;
 8001ba6:	e002      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001baa:	60bb      	str	r3, [r7, #8]
      break;
 8001bac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bae:	68bb      	ldr	r3, [r7, #8]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	00f42400 	.word	0x00f42400
 8001bc4:	007a1200 	.word	0x007a1200

08001bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bcc:	4b03      	ldr	r3, [pc, #12]	; (8001bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000000 	.word	0x20000000

08001be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001be4:	f7ff fff0 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 8001be8:	4602      	mov	r2, r0
 8001bea:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	0a9b      	lsrs	r3, r3, #10
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	4903      	ldr	r1, [pc, #12]	; (8001c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf6:	5ccb      	ldrb	r3, [r1, r3]
 8001bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40023800 	.word	0x40023800
 8001c04:	08003884 	.word	0x08003884

08001c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c0c:	f7ff ffdc 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 8001c10:	4602      	mov	r2, r0
 8001c12:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	0b5b      	lsrs	r3, r3, #13
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	4903      	ldr	r1, [pc, #12]	; (8001c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1e:	5ccb      	ldrb	r3, [r1, r3]
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	08003884 	.word	0x08003884

08001c30 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d105      	bne.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d035      	beq.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001c58:	4b62      	ldr	r3, [pc, #392]	; (8001de4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c5e:	f7ff f839 	bl	8000cd4 <HAL_GetTick>
 8001c62:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c66:	f7ff f835 	bl	8000cd4 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e0b0      	b.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c78:	4b5b      	ldr	r3, [pc, #364]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f0      	bne.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	019a      	lsls	r2, r3, #6
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	071b      	lsls	r3, r3, #28
 8001c90:	4955      	ldr	r1, [pc, #340]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001c98:	4b52      	ldr	r3, [pc, #328]	; (8001de4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c9e:	f7ff f819 	bl	8000cd4 <HAL_GetTick>
 8001ca2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001ca6:	f7ff f815 	bl	8000cd4 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e090      	b.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001cb8:	4b4b      	ldr	r3, [pc, #300]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0f0      	beq.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f000 8083 	beq.w	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	4b44      	ldr	r3, [pc, #272]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	4a43      	ldr	r2, [pc, #268]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce2:	4b41      	ldr	r3, [pc, #260]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	60fb      	str	r3, [r7, #12]
 8001cec:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001cee:	4b3f      	ldr	r3, [pc, #252]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a3e      	ldr	r2, [pc, #248]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001cfa:	f7fe ffeb 	bl	8000cd4 <HAL_GetTick>
 8001cfe:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001d00:	e008      	b.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001d02:	f7fe ffe7 	bl	8000cd4 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e062      	b.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001d14:	4b35      	ldr	r3, [pc, #212]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0f0      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d20:	4b31      	ldr	r3, [pc, #196]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d28:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d02f      	beq.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d028      	beq.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d3e:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d46:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d48:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d4e:	4b28      	ldr	r3, [pc, #160]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001d54:	4a24      	ldr	r2, [pc, #144]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001d5a:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d114      	bne.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001d66:	f7fe ffb5 	bl	8000cd4 <HAL_GetTick>
 8001d6a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d6c:	e00a      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7fe ffb1 	bl	8000cd4 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e02a      	b.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d84:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0ee      	beq.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d9c:	d10d      	bne.n	8001dba <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001db2:	490d      	ldr	r1, [pc, #52]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	608b      	str	r3, [r1, #8]
 8001db8:	e005      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001dba:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dc0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001dc4:	6093      	str	r3, [r2, #8]
 8001dc6:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dc8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dd2:	4905      	ldr	r1, [pc, #20]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	42470068 	.word	0x42470068
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40007000 	.word	0x40007000
 8001df0:	42470e40 	.word	0x42470e40

08001df4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e083      	b.n	8001f0e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	7f5b      	ldrb	r3, [r3, #29]
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d105      	bne.n	8001e1c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7fe fe86 	bl	8000b28 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2202      	movs	r2, #2
 8001e20:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	22ca      	movs	r2, #202	; 0xca
 8001e28:	625a      	str	r2, [r3, #36]	; 0x24
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2253      	movs	r2, #83	; 0x53
 8001e30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 fcb4 	bl	80027a0 <RTC_EnterInitMode>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d008      	beq.n	8001e50 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	22ff      	movs	r2, #255	; 0xff
 8001e44:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2204      	movs	r2, #4
 8001e4a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e05e      	b.n	8001f0e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6812      	ldr	r2, [r2, #0]
 8001e5a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001e5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e62:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6899      	ldr	r1, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	431a      	orrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	68d2      	ldr	r2, [r2, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6919      	ldr	r1, [r3, #16]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	041a      	lsls	r2, r3, #16
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d10e      	bne.n	8001edc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 fc46 	bl	8002750 <HAL_RTC_WaitForSynchro>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d008      	beq.n	8001edc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	22ff      	movs	r2, #255	; 0xff
 8001ed0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e018      	b.n	8001f0e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001eea:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	699a      	ldr	r2, [r3, #24]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	22ff      	movs	r2, #255	; 0xff
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
  }
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f16:	b590      	push	{r4, r7, lr}
 8001f18:	b087      	sub	sp, #28
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	7f1b      	ldrb	r3, [r3, #28]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <HAL_RTC_SetTime+0x1c>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e0aa      	b.n	8002088 <HAL_RTC_SetTime+0x172>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2201      	movs	r2, #1
 8001f36:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d126      	bne.n	8001f92 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d102      	bne.n	8001f58 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	2200      	movs	r2, #0
 8001f56:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fc4b 	bl	80027f8 <RTC_ByteToBcd2>
 8001f62:	4603      	mov	r3, r0
 8001f64:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	785b      	ldrb	r3, [r3, #1]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 fc44 	bl	80027f8 <RTC_ByteToBcd2>
 8001f70:	4603      	mov	r3, r0
 8001f72:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f74:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	789b      	ldrb	r3, [r3, #2]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 fc3c 	bl	80027f8 <RTC_ByteToBcd2>
 8001f80:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001f82:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	78db      	ldrb	r3, [r3, #3]
 8001f8a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	e018      	b.n	8001fc4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	785b      	ldrb	r3, [r3, #1]
 8001fb0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fb2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001fb8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	78db      	ldrb	r3, [r3, #3]
 8001fbe:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	22ca      	movs	r2, #202	; 0xca
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2253      	movs	r2, #83	; 0x53
 8001fd2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f000 fbe3 	bl	80027a0 <RTC_EnterInitMode>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00b      	beq.n	8001ff8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	22ff      	movs	r2, #255	; 0xff
 8001fe6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2204      	movs	r2, #4
 8001fec:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e047      	b.n	8002088 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002002:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002006:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002016:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6899      	ldr	r1, [r3, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	431a      	orrs	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68da      	ldr	r2, [r3, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800203e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 0320 	and.w	r3, r3, #32
 800204a:	2b00      	cmp	r3, #0
 800204c:	d111      	bne.n	8002072 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 fb7e 	bl	8002750 <HAL_RTC_WaitForSynchro>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00b      	beq.n	8002072 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	22ff      	movs	r2, #255	; 0xff
 8002060:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2204      	movs	r2, #4
 8002066:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2200      	movs	r2, #0
 800206c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e00a      	b.n	8002088 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	22ff      	movs	r2, #255	; 0xff
 8002078:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2201      	movs	r2, #1
 800207e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2200      	movs	r2, #0
 8002084:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8002086:	2300      	movs	r3, #0
  }
}
 8002088:	4618      	mov	r0, r3
 800208a:	371c      	adds	r7, #28
 800208c:	46bd      	mov	sp, r7
 800208e:	bd90      	pop	{r4, r7, pc}

08002090 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80020c2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80020c6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	0c1b      	lsrs	r3, r3, #16
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	0a1b      	lsrs	r3, r3, #8
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	0c1b      	lsrs	r3, r3, #16
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002100:	b2da      	uxtb	r2, r3
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d11a      	bne.n	8002142 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f000 fb8f 	bl	8002834 <RTC_Bcd2ToByte>
 8002116:	4603      	mov	r3, r0
 8002118:	461a      	mov	r2, r3
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	785b      	ldrb	r3, [r3, #1]
 8002122:	4618      	mov	r0, r3
 8002124:	f000 fb86 	bl	8002834 <RTC_Bcd2ToByte>
 8002128:	4603      	mov	r3, r0
 800212a:	461a      	mov	r2, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	789b      	ldrb	r3, [r3, #2]
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fb7d 	bl	8002834 <RTC_Bcd2ToByte>
 800213a:	4603      	mov	r3, r0
 800213c:	461a      	mov	r2, r3
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	7f1b      	ldrb	r3, [r3, #28]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d101      	bne.n	8002168 <HAL_RTC_SetDate+0x1c>
 8002164:	2302      	movs	r3, #2
 8002166:	e094      	b.n	8002292 <HAL_RTC_SetDate+0x146>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2201      	movs	r2, #1
 800216c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2202      	movs	r2, #2
 8002172:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10e      	bne.n	8002198 <HAL_RTC_SetDate+0x4c>
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	785b      	ldrb	r3, [r3, #1]
 800217e:	f003 0310 	and.w	r3, r3, #16
 8002182:	2b00      	cmp	r3, #0
 8002184:	d008      	beq.n	8002198 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	785b      	ldrb	r3, [r3, #1]
 800218a:	f023 0310 	bic.w	r3, r3, #16
 800218e:	b2db      	uxtb	r3, r3
 8002190:	330a      	adds	r3, #10
 8002192:	b2da      	uxtb	r2, r3
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d11c      	bne.n	80021d8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	78db      	ldrb	r3, [r3, #3]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fb28 	bl	80027f8 <RTC_ByteToBcd2>
 80021a8:	4603      	mov	r3, r0
 80021aa:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	785b      	ldrb	r3, [r3, #1]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 fb21 	bl	80027f8 <RTC_ByteToBcd2>
 80021b6:	4603      	mov	r3, r0
 80021b8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80021ba:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	789b      	ldrb	r3, [r3, #2]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fb19 	bl	80027f8 <RTC_ByteToBcd2>
 80021c6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80021c8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80021d2:	4313      	orrs	r3, r2
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	e00e      	b.n	80021f6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	78db      	ldrb	r3, [r3, #3]
 80021dc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	785b      	ldrb	r3, [r3, #1]
 80021e2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80021e4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80021ea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80021f2:	4313      	orrs	r3, r2
 80021f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	22ca      	movs	r2, #202	; 0xca
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2253      	movs	r2, #83	; 0x53
 8002204:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	f000 faca 	bl	80027a0 <RTC_EnterInitMode>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00b      	beq.n	800222a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	22ff      	movs	r2, #255	; 0xff
 8002218:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2204      	movs	r2, #4
 800221e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2200      	movs	r2, #0
 8002224:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e033      	b.n	8002292 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002234:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002238:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002248:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 0320 	and.w	r3, r3, #32
 8002254:	2b00      	cmp	r3, #0
 8002256:	d111      	bne.n	800227c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 fa79 	bl	8002750 <HAL_RTC_WaitForSynchro>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00b      	beq.n	800227c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	22ff      	movs	r2, #255	; 0xff
 800226a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2204      	movs	r2, #4
 8002270:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e00a      	b.n	8002292 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	22ff      	movs	r2, #255	; 0xff
 8002282:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2201      	movs	r2, #1
 8002288:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002290:	2300      	movs	r3, #0
  }
}
 8002292:	4618      	mov	r0, r3
 8002294:	371c      	adds	r7, #28
 8002296:	46bd      	mov	sp, r7
 8002298:	bd90      	pop	{r4, r7, pc}

0800229a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80022b4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80022b8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	0c1b      	lsrs	r3, r3, #16
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	0a1b      	lsrs	r3, r3, #8
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	0b5b      	lsrs	r3, r3, #13
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d11a      	bne.n	800232e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	78db      	ldrb	r3, [r3, #3]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fa99 	bl	8002834 <RTC_Bcd2ToByte>
 8002302:	4603      	mov	r3, r0
 8002304:	461a      	mov	r2, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	785b      	ldrb	r3, [r3, #1]
 800230e:	4618      	mov	r0, r3
 8002310:	f000 fa90 	bl	8002834 <RTC_Bcd2ToByte>
 8002314:	4603      	mov	r3, r0
 8002316:	461a      	mov	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	789b      	ldrb	r3, [r3, #2]
 8002320:	4618      	mov	r0, r3
 8002322:	f000 fa87 	bl	8002834 <RTC_Bcd2ToByte>
 8002326:	4603      	mov	r3, r0
 8002328:	461a      	mov	r2, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b089      	sub	sp, #36	; 0x24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	61fb      	str	r3, [r7, #28]
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800234c:	4b93      	ldr	r3, [pc, #588]	; (800259c <HAL_RTC_SetAlarm_IT+0x264>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a93      	ldr	r2, [pc, #588]	; (80025a0 <HAL_RTC_SetAlarm_IT+0x268>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	0adb      	lsrs	r3, r3, #11
 8002358:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800235c:	fb02 f303 	mul.w	r3, r2, r3
 8002360:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	7f1b      	ldrb	r3, [r3, #28]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d101      	bne.n	800236e <HAL_RTC_SetAlarm_IT+0x36>
 800236a:	2302      	movs	r3, #2
 800236c:	e111      	b.n	8002592 <HAL_RTC_SetAlarm_IT+0x25a>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2201      	movs	r2, #1
 8002372:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2202      	movs	r2, #2
 8002378:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d137      	bne.n	80023f0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800238a:	2b00      	cmp	r3, #0
 800238c:	d102      	bne.n	8002394 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2200      	movs	r2, #0
 8002392:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f000 fa2d 	bl	80027f8 <RTC_ByteToBcd2>
 800239e:	4603      	mov	r3, r0
 80023a0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	785b      	ldrb	r3, [r3, #1]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 fa26 	bl	80027f8 <RTC_ByteToBcd2>
 80023ac:	4603      	mov	r3, r0
 80023ae:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80023b0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	789b      	ldrb	r3, [r3, #2]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fa1e 	bl	80027f8 <RTC_ByteToBcd2>
 80023bc:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80023be:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	78db      	ldrb	r3, [r3, #3]
 80023c6:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80023c8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fa10 	bl	80027f8 <RTC_ByteToBcd2>
 80023d8:	4603      	mov	r3, r0
 80023da:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80023dc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80023e4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80023ea:	4313      	orrs	r3, r2
 80023ec:	61fb      	str	r3, [r7, #28]
 80023ee:	e023      	b.n	8002438 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d102      	bne.n	8002404 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2200      	movs	r2, #0
 8002402:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	785b      	ldrb	r3, [r3, #1]
 800240e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002410:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002416:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	78db      	ldrb	r3, [r3, #3]
 800241c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800241e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002426:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002428:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800242e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002434:	4313      	orrs	r3, r2
 8002436:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	4313      	orrs	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	22ca      	movs	r2, #202	; 0xca
 800244a:	625a      	str	r2, [r3, #36]	; 0x24
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2253      	movs	r2, #83	; 0x53
 8002452:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002458:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800245c:	d141      	bne.n	80024e2 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800246c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	b2da      	uxtb	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800247e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	1e5a      	subs	r2, r3, #1
 8002484:	617a      	str	r2, [r7, #20]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10b      	bne.n	80024a2 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	22ff      	movs	r2, #255	; 0xff
 8002490:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2203      	movs	r2, #3
 8002496:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e077      	b.n	8002592 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0e7      	beq.n	8002480 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69fa      	ldr	r2, [r7, #28]
 80024b6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024ce:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	e040      	b.n	8002564 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024f0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	b2da      	uxtb	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002502:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	1e5a      	subs	r2, r3, #1
 8002508:	617a      	str	r2, [r7, #20]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10b      	bne.n	8002526 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	22ff      	movs	r2, #255	; 0xff
 8002514:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2203      	movs	r2, #3
 800251a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e035      	b.n	8002592 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0e7      	beq.n	8002504 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002552:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002562:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002564:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0e      	ldr	r2, [pc, #56]	; (80025a4 <HAL_RTC_SetAlarm_IT+0x26c>)
 800256a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800256e:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8002570:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	4a0b      	ldr	r2, [pc, #44]	; (80025a4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002576:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800257a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	22ff      	movs	r2, #255	; 0xff
 8002582:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2201      	movs	r2, #1
 8002588:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3724      	adds	r7, #36	; 0x24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd90      	pop	{r4, r7, pc}
 800259a:	bf00      	nop
 800259c:	20000000 	.word	0x20000000
 80025a0:	10624dd3 	.word	0x10624dd3
 80025a4:	40013c00 	.word	0x40013c00

080025a8 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	7f1b      	ldrb	r3, [r3, #28]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_RTC_DeactivateAlarm+0x1a>
 80025be:	2302      	movs	r3, #2
 80025c0:	e07b      	b.n	80026ba <HAL_RTC_DeactivateAlarm+0x112>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2201      	movs	r2, #1
 80025c6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	22ca      	movs	r2, #202	; 0xca
 80025d4:	625a      	str	r2, [r3, #36]	; 0x24
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2253      	movs	r2, #83	; 0x53
 80025dc:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025e4:	d12f      	bne.n	8002646 <HAL_RTC_DeactivateAlarm+0x9e>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025f4:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689a      	ldr	r2, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002604:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002606:	f7fe fb65 	bl	8000cd4 <HAL_GetTick>
 800260a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800260c:	e013      	b.n	8002636 <HAL_RTC_DeactivateAlarm+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800260e:	f7fe fb61 	bl	8000cd4 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800261c:	d90b      	bls.n	8002636 <HAL_RTC_DeactivateAlarm+0x8e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	22ff      	movs	r2, #255	; 0xff
 8002624:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2203      	movs	r2, #3
 800262a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e041      	b.n	80026ba <HAL_RTC_DeactivateAlarm+0x112>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0e4      	beq.n	800260e <HAL_RTC_DeactivateAlarm+0x66>
 8002644:	e02e      	b.n	80026a4 <HAL_RTC_DeactivateAlarm+0xfc>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002654:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002664:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002666:	f7fe fb35 	bl	8000cd4 <HAL_GetTick>
 800266a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800266c:	e013      	b.n	8002696 <HAL_RTC_DeactivateAlarm+0xee>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800266e:	f7fe fb31 	bl	8000cd4 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800267c:	d90b      	bls.n	8002696 <HAL_RTC_DeactivateAlarm+0xee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	22ff      	movs	r2, #255	; 0xff
 8002684:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2203      	movs	r2, #3
 800268a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e011      	b.n	80026ba <HAL_RTC_DeactivateAlarm+0x112>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0e4      	beq.n	800266e <HAL_RTC_DeactivateAlarm+0xc6>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	22ff      	movs	r2, #255	; 0xff
 80026aa:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d012      	beq.n	8002700 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00b      	beq.n	8002700 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f7fe f959 	bl	80009a0 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80026fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d012      	beq.n	8002734 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00b      	beq.n	8002734 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f000 f8a7 	bl	8002870 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	b2da      	uxtb	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002732:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002734:	4b05      	ldr	r3, [pc, #20]	; (800274c <HAL_RTC_AlarmIRQHandler+0x88>)
 8002736:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800273a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	775a      	strb	r2, [r3, #29]
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40013c00 	.word	0x40013c00

08002750 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68da      	ldr	r2, [r3, #12]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800276a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800276c:	f7fe fab2 	bl	8000cd4 <HAL_GetTick>
 8002770:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002772:	e009      	b.n	8002788 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002774:	f7fe faae 	bl	8000cd4 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002782:	d901      	bls.n	8002788 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e007      	b.n	8002798 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f003 0320 	and.w	r3, r3, #32
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0ee      	beq.n	8002774 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3710      	adds	r7, #16
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d119      	bne.n	80027ee <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f04f 32ff 	mov.w	r2, #4294967295
 80027c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027c4:	f7fe fa86 	bl	8000cd4 <HAL_GetTick>
 80027c8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027ca:	e009      	b.n	80027e0 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80027cc:	f7fe fa82 	bl	8000cd4 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027da:	d901      	bls.n	80027e0 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e007      	b.n	80027f0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0ee      	beq.n	80027cc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8002806:	e005      	b.n	8002814 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	3301      	adds	r3, #1
 800280c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	3b0a      	subs	r3, #10
 8002812:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	2b09      	cmp	r3, #9
 8002818:	d8f6      	bhi.n	8002808 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	b2db      	uxtb	r3, r3
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	b2da      	uxtb	r2, r3
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	4313      	orrs	r3, r2
 8002826:	b2db      	uxtb	r3, r3
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	091b      	lsrs	r3, r3, #4
 8002846:	b2db      	uxtb	r3, r3
 8002848:	461a      	mov	r2, r3
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	b2da      	uxtb	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	4413      	add	r3, r2
 8002862:	b2db      	uxtb	r3, r3
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e03f      	b.n	8002916 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d106      	bne.n	80028b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7fe f8f4 	bl	8000a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2224      	movs	r2, #36	; 0x24
 80028b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68da      	ldr	r2, [r3, #12]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f929 	bl	8002b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	691a      	ldr	r2, [r3, #16]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	695a      	ldr	r2, [r3, #20]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68da      	ldr	r2, [r3, #12]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2220      	movs	r2, #32
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2220      	movs	r2, #32
 8002910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b08a      	sub	sp, #40	; 0x28
 8002922:	af02      	add	r7, sp, #8
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	603b      	str	r3, [r7, #0]
 800292a:	4613      	mov	r3, r2
 800292c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b20      	cmp	r3, #32
 800293c:	d17c      	bne.n	8002a38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <HAL_UART_Transmit+0x2c>
 8002944:	88fb      	ldrh	r3, [r7, #6]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e075      	b.n	8002a3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_UART_Transmit+0x3e>
 8002958:	2302      	movs	r3, #2
 800295a:	e06e      	b.n	8002a3a <HAL_UART_Transmit+0x11c>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2221      	movs	r2, #33	; 0x21
 800296e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002972:	f7fe f9af 	bl	8000cd4 <HAL_GetTick>
 8002976:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	88fa      	ldrh	r2, [r7, #6]
 800297c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	88fa      	ldrh	r2, [r7, #6]
 8002982:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800298c:	d108      	bne.n	80029a0 <HAL_UART_Transmit+0x82>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d104      	bne.n	80029a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	61bb      	str	r3, [r7, #24]
 800299e:	e003      	b.n	80029a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80029b0:	e02a      	b.n	8002a08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2200      	movs	r2, #0
 80029ba:	2180      	movs	r1, #128	; 0x80
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 f840 	bl	8002a42 <UART_WaitOnFlagUntilTimeout>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e036      	b.n	8002a3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10b      	bne.n	80029ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	3302      	adds	r3, #2
 80029e6:	61bb      	str	r3, [r7, #24]
 80029e8:	e007      	b.n	80029fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	781a      	ldrb	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	3301      	adds	r3, #1
 80029f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1cf      	bne.n	80029b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2140      	movs	r1, #64	; 0x40
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 f810 	bl	8002a42 <UART_WaitOnFlagUntilTimeout>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e006      	b.n	8002a3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
  }
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3720      	adds	r7, #32
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b090      	sub	sp, #64	; 0x40
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	603b      	str	r3, [r7, #0]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a52:	e050      	b.n	8002af6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5a:	d04c      	beq.n	8002af6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a62:	f7fe f937 	bl	8000cd4 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d241      	bcs.n	8002af6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	330c      	adds	r3, #12
 8002a78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7c:	e853 3f00 	ldrex	r3, [r3]
 8002a80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	330c      	adds	r3, #12
 8002a90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a92:	637a      	str	r2, [r7, #52]	; 0x34
 8002a94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a9a:	e841 2300 	strex	r3, r2, [r1]
 8002a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1e5      	bne.n	8002a72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	3314      	adds	r3, #20
 8002aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	e853 3f00 	ldrex	r3, [r3]
 8002ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	f023 0301 	bic.w	r3, r3, #1
 8002abc:	63bb      	str	r3, [r7, #56]	; 0x38
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	3314      	adds	r3, #20
 8002ac4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ac6:	623a      	str	r2, [r7, #32]
 8002ac8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aca:	69f9      	ldr	r1, [r7, #28]
 8002acc:	6a3a      	ldr	r2, [r7, #32]
 8002ace:	e841 2300 	strex	r3, r2, [r1]
 8002ad2:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1e5      	bne.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2220      	movs	r2, #32
 8002ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e00f      	b.n	8002b16 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4013      	ands	r3, r2
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	bf0c      	ite	eq
 8002b06:	2301      	moveq	r3, #1
 8002b08:	2300      	movne	r3, #0
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d09f      	beq.n	8002a54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3740      	adds	r7, #64	; 0x40
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b24:	b09f      	sub	sp, #124	; 0x7c
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b36:	68d9      	ldr	r1, [r3, #12]
 8002b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	ea40 0301 	orr.w	r3, r0, r1
 8002b40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	431a      	orrs	r2, r3
 8002b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002b64:	f021 010c 	bic.w	r1, r1, #12
 8002b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b6e:	430b      	orrs	r3, r1
 8002b70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002b7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b7e:	6999      	ldr	r1, [r3, #24]
 8002b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	ea40 0301 	orr.w	r3, r0, r1
 8002b88:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	4bc5      	ldr	r3, [pc, #788]	; (8002ea4 <UART_SetConfig+0x384>)
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d004      	beq.n	8002b9e <UART_SetConfig+0x7e>
 8002b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	4bc3      	ldr	r3, [pc, #780]	; (8002ea8 <UART_SetConfig+0x388>)
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d103      	bne.n	8002ba6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b9e:	f7ff f833 	bl	8001c08 <HAL_RCC_GetPCLK2Freq>
 8002ba2:	6778      	str	r0, [r7, #116]	; 0x74
 8002ba4:	e002      	b.n	8002bac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ba6:	f7ff f81b 	bl	8001be0 <HAL_RCC_GetPCLK1Freq>
 8002baa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bb4:	f040 80b6 	bne.w	8002d24 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bba:	461c      	mov	r4, r3
 8002bbc:	f04f 0500 	mov.w	r5, #0
 8002bc0:	4622      	mov	r2, r4
 8002bc2:	462b      	mov	r3, r5
 8002bc4:	1891      	adds	r1, r2, r2
 8002bc6:	6439      	str	r1, [r7, #64]	; 0x40
 8002bc8:	415b      	adcs	r3, r3
 8002bca:	647b      	str	r3, [r7, #68]	; 0x44
 8002bcc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002bd0:	1912      	adds	r2, r2, r4
 8002bd2:	eb45 0303 	adc.w	r3, r5, r3
 8002bd6:	f04f 0000 	mov.w	r0, #0
 8002bda:	f04f 0100 	mov.w	r1, #0
 8002bde:	00d9      	lsls	r1, r3, #3
 8002be0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002be4:	00d0      	lsls	r0, r2, #3
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	1911      	adds	r1, r2, r4
 8002bec:	6639      	str	r1, [r7, #96]	; 0x60
 8002bee:	416b      	adcs	r3, r5
 8002bf0:	667b      	str	r3, [r7, #100]	; 0x64
 8002bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	1891      	adds	r1, r2, r2
 8002bfe:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c00:	415b      	adcs	r3, r3
 8002c02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c08:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002c0c:	f7fd fb38 	bl	8000280 <__aeabi_uldivmod>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	4ba5      	ldr	r3, [pc, #660]	; (8002eac <UART_SetConfig+0x38c>)
 8002c16:	fba3 2302 	umull	r2, r3, r3, r2
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	011e      	lsls	r6, r3, #4
 8002c1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c20:	461c      	mov	r4, r3
 8002c22:	f04f 0500 	mov.w	r5, #0
 8002c26:	4622      	mov	r2, r4
 8002c28:	462b      	mov	r3, r5
 8002c2a:	1891      	adds	r1, r2, r2
 8002c2c:	6339      	str	r1, [r7, #48]	; 0x30
 8002c2e:	415b      	adcs	r3, r3
 8002c30:	637b      	str	r3, [r7, #52]	; 0x34
 8002c32:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002c36:	1912      	adds	r2, r2, r4
 8002c38:	eb45 0303 	adc.w	r3, r5, r3
 8002c3c:	f04f 0000 	mov.w	r0, #0
 8002c40:	f04f 0100 	mov.w	r1, #0
 8002c44:	00d9      	lsls	r1, r3, #3
 8002c46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c4a:	00d0      	lsls	r0, r2, #3
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	1911      	adds	r1, r2, r4
 8002c52:	65b9      	str	r1, [r7, #88]	; 0x58
 8002c54:	416b      	adcs	r3, r5
 8002c56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	f04f 0300 	mov.w	r3, #0
 8002c62:	1891      	adds	r1, r2, r2
 8002c64:	62b9      	str	r1, [r7, #40]	; 0x28
 8002c66:	415b      	adcs	r3, r3
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c6e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002c72:	f7fd fb05 	bl	8000280 <__aeabi_uldivmod>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4b8c      	ldr	r3, [pc, #560]	; (8002eac <UART_SetConfig+0x38c>)
 8002c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002c80:	095b      	lsrs	r3, r3, #5
 8002c82:	2164      	movs	r1, #100	; 0x64
 8002c84:	fb01 f303 	mul.w	r3, r1, r3
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	3332      	adds	r3, #50	; 0x32
 8002c8e:	4a87      	ldr	r2, [pc, #540]	; (8002eac <UART_SetConfig+0x38c>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	095b      	lsrs	r3, r3, #5
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c9c:	441e      	add	r6, r3
 8002c9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f04f 0100 	mov.w	r1, #0
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	1894      	adds	r4, r2, r2
 8002cac:	623c      	str	r4, [r7, #32]
 8002cae:	415b      	adcs	r3, r3
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002cb6:	1812      	adds	r2, r2, r0
 8002cb8:	eb41 0303 	adc.w	r3, r1, r3
 8002cbc:	f04f 0400 	mov.w	r4, #0
 8002cc0:	f04f 0500 	mov.w	r5, #0
 8002cc4:	00dd      	lsls	r5, r3, #3
 8002cc6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002cca:	00d4      	lsls	r4, r2, #3
 8002ccc:	4622      	mov	r2, r4
 8002cce:	462b      	mov	r3, r5
 8002cd0:	1814      	adds	r4, r2, r0
 8002cd2:	653c      	str	r4, [r7, #80]	; 0x50
 8002cd4:	414b      	adcs	r3, r1
 8002cd6:	657b      	str	r3, [r7, #84]	; 0x54
 8002cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	1891      	adds	r1, r2, r2
 8002ce4:	61b9      	str	r1, [r7, #24]
 8002ce6:	415b      	adcs	r3, r3
 8002ce8:	61fb      	str	r3, [r7, #28]
 8002cea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002cf2:	f7fd fac5 	bl	8000280 <__aeabi_uldivmod>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	4b6c      	ldr	r3, [pc, #432]	; (8002eac <UART_SetConfig+0x38c>)
 8002cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8002d00:	095b      	lsrs	r3, r3, #5
 8002d02:	2164      	movs	r1, #100	; 0x64
 8002d04:	fb01 f303 	mul.w	r3, r1, r3
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	3332      	adds	r3, #50	; 0x32
 8002d0e:	4a67      	ldr	r2, [pc, #412]	; (8002eac <UART_SetConfig+0x38c>)
 8002d10:	fba2 2303 	umull	r2, r3, r2, r3
 8002d14:	095b      	lsrs	r3, r3, #5
 8002d16:	f003 0207 	and.w	r2, r3, #7
 8002d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4432      	add	r2, r6
 8002d20:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d22:	e0b9      	b.n	8002e98 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d26:	461c      	mov	r4, r3
 8002d28:	f04f 0500 	mov.w	r5, #0
 8002d2c:	4622      	mov	r2, r4
 8002d2e:	462b      	mov	r3, r5
 8002d30:	1891      	adds	r1, r2, r2
 8002d32:	6139      	str	r1, [r7, #16]
 8002d34:	415b      	adcs	r3, r3
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d3c:	1912      	adds	r2, r2, r4
 8002d3e:	eb45 0303 	adc.w	r3, r5, r3
 8002d42:	f04f 0000 	mov.w	r0, #0
 8002d46:	f04f 0100 	mov.w	r1, #0
 8002d4a:	00d9      	lsls	r1, r3, #3
 8002d4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d50:	00d0      	lsls	r0, r2, #3
 8002d52:	4602      	mov	r2, r0
 8002d54:	460b      	mov	r3, r1
 8002d56:	eb12 0804 	adds.w	r8, r2, r4
 8002d5a:	eb43 0905 	adc.w	r9, r3, r5
 8002d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f04f 0100 	mov.w	r1, #0
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	f04f 0300 	mov.w	r3, #0
 8002d70:	008b      	lsls	r3, r1, #2
 8002d72:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002d76:	0082      	lsls	r2, r0, #2
 8002d78:	4640      	mov	r0, r8
 8002d7a:	4649      	mov	r1, r9
 8002d7c:	f7fd fa80 	bl	8000280 <__aeabi_uldivmod>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4b49      	ldr	r3, [pc, #292]	; (8002eac <UART_SetConfig+0x38c>)
 8002d86:	fba3 2302 	umull	r2, r3, r3, r2
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	011e      	lsls	r6, r3, #4
 8002d8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d90:	4618      	mov	r0, r3
 8002d92:	f04f 0100 	mov.w	r1, #0
 8002d96:	4602      	mov	r2, r0
 8002d98:	460b      	mov	r3, r1
 8002d9a:	1894      	adds	r4, r2, r2
 8002d9c:	60bc      	str	r4, [r7, #8]
 8002d9e:	415b      	adcs	r3, r3
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002da6:	1812      	adds	r2, r2, r0
 8002da8:	eb41 0303 	adc.w	r3, r1, r3
 8002dac:	f04f 0400 	mov.w	r4, #0
 8002db0:	f04f 0500 	mov.w	r5, #0
 8002db4:	00dd      	lsls	r5, r3, #3
 8002db6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002dba:	00d4      	lsls	r4, r2, #3
 8002dbc:	4622      	mov	r2, r4
 8002dbe:	462b      	mov	r3, r5
 8002dc0:	1814      	adds	r4, r2, r0
 8002dc2:	64bc      	str	r4, [r7, #72]	; 0x48
 8002dc4:	414b      	adcs	r3, r1
 8002dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f04f 0100 	mov.w	r1, #0
 8002dd2:	f04f 0200 	mov.w	r2, #0
 8002dd6:	f04f 0300 	mov.w	r3, #0
 8002dda:	008b      	lsls	r3, r1, #2
 8002ddc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002de0:	0082      	lsls	r2, r0, #2
 8002de2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002de6:	f7fd fa4b 	bl	8000280 <__aeabi_uldivmod>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	4b2f      	ldr	r3, [pc, #188]	; (8002eac <UART_SetConfig+0x38c>)
 8002df0:	fba3 1302 	umull	r1, r3, r3, r2
 8002df4:	095b      	lsrs	r3, r3, #5
 8002df6:	2164      	movs	r1, #100	; 0x64
 8002df8:	fb01 f303 	mul.w	r3, r1, r3
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	3332      	adds	r3, #50	; 0x32
 8002e02:	4a2a      	ldr	r2, [pc, #168]	; (8002eac <UART_SetConfig+0x38c>)
 8002e04:	fba2 2303 	umull	r2, r3, r2, r3
 8002e08:	095b      	lsrs	r3, r3, #5
 8002e0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e0e:	441e      	add	r6, r3
 8002e10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e12:	4618      	mov	r0, r3
 8002e14:	f04f 0100 	mov.w	r1, #0
 8002e18:	4602      	mov	r2, r0
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	1894      	adds	r4, r2, r2
 8002e1e:	603c      	str	r4, [r7, #0]
 8002e20:	415b      	adcs	r3, r3
 8002e22:	607b      	str	r3, [r7, #4]
 8002e24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e28:	1812      	adds	r2, r2, r0
 8002e2a:	eb41 0303 	adc.w	r3, r1, r3
 8002e2e:	f04f 0400 	mov.w	r4, #0
 8002e32:	f04f 0500 	mov.w	r5, #0
 8002e36:	00dd      	lsls	r5, r3, #3
 8002e38:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002e3c:	00d4      	lsls	r4, r2, #3
 8002e3e:	4622      	mov	r2, r4
 8002e40:	462b      	mov	r3, r5
 8002e42:	eb12 0a00 	adds.w	sl, r2, r0
 8002e46:	eb43 0b01 	adc.w	fp, r3, r1
 8002e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f04f 0100 	mov.w	r1, #0
 8002e54:	f04f 0200 	mov.w	r2, #0
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	008b      	lsls	r3, r1, #2
 8002e5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e62:	0082      	lsls	r2, r0, #2
 8002e64:	4650      	mov	r0, sl
 8002e66:	4659      	mov	r1, fp
 8002e68:	f7fd fa0a 	bl	8000280 <__aeabi_uldivmod>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <UART_SetConfig+0x38c>)
 8002e72:	fba3 1302 	umull	r1, r3, r3, r2
 8002e76:	095b      	lsrs	r3, r3, #5
 8002e78:	2164      	movs	r1, #100	; 0x64
 8002e7a:	fb01 f303 	mul.w	r3, r1, r3
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	3332      	adds	r3, #50	; 0x32
 8002e84:	4a09      	ldr	r2, [pc, #36]	; (8002eac <UART_SetConfig+0x38c>)
 8002e86:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8a:	095b      	lsrs	r3, r3, #5
 8002e8c:	f003 020f 	and.w	r2, r3, #15
 8002e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4432      	add	r2, r6
 8002e96:	609a      	str	r2, [r3, #8]
}
 8002e98:	bf00      	nop
 8002e9a:	377c      	adds	r7, #124	; 0x7c
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40011000 	.word	0x40011000
 8002ea8:	40011400 	.word	0x40011400
 8002eac:	51eb851f 	.word	0x51eb851f

08002eb0 <__libc_init_array>:
 8002eb0:	b570      	push	{r4, r5, r6, lr}
 8002eb2:	4d0d      	ldr	r5, [pc, #52]	; (8002ee8 <__libc_init_array+0x38>)
 8002eb4:	4c0d      	ldr	r4, [pc, #52]	; (8002eec <__libc_init_array+0x3c>)
 8002eb6:	1b64      	subs	r4, r4, r5
 8002eb8:	10a4      	asrs	r4, r4, #2
 8002eba:	2600      	movs	r6, #0
 8002ebc:	42a6      	cmp	r6, r4
 8002ebe:	d109      	bne.n	8002ed4 <__libc_init_array+0x24>
 8002ec0:	4d0b      	ldr	r5, [pc, #44]	; (8002ef0 <__libc_init_array+0x40>)
 8002ec2:	4c0c      	ldr	r4, [pc, #48]	; (8002ef4 <__libc_init_array+0x44>)
 8002ec4:	f000 fc5c 	bl	8003780 <_init>
 8002ec8:	1b64      	subs	r4, r4, r5
 8002eca:	10a4      	asrs	r4, r4, #2
 8002ecc:	2600      	movs	r6, #0
 8002ece:	42a6      	cmp	r6, r4
 8002ed0:	d105      	bne.n	8002ede <__libc_init_array+0x2e>
 8002ed2:	bd70      	pop	{r4, r5, r6, pc}
 8002ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ed8:	4798      	blx	r3
 8002eda:	3601      	adds	r6, #1
 8002edc:	e7ee      	b.n	8002ebc <__libc_init_array+0xc>
 8002ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ee2:	4798      	blx	r3
 8002ee4:	3601      	adds	r6, #1
 8002ee6:	e7f2      	b.n	8002ece <__libc_init_array+0x1e>
 8002ee8:	080038c8 	.word	0x080038c8
 8002eec:	080038c8 	.word	0x080038c8
 8002ef0:	080038c8 	.word	0x080038c8
 8002ef4:	080038cc 	.word	0x080038cc

08002ef8 <memset>:
 8002ef8:	4402      	add	r2, r0
 8002efa:	4603      	mov	r3, r0
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d100      	bne.n	8002f02 <memset+0xa>
 8002f00:	4770      	bx	lr
 8002f02:	f803 1b01 	strb.w	r1, [r3], #1
 8002f06:	e7f9      	b.n	8002efc <memset+0x4>

08002f08 <_vsiprintf_r>:
 8002f08:	b500      	push	{lr}
 8002f0a:	b09b      	sub	sp, #108	; 0x6c
 8002f0c:	9100      	str	r1, [sp, #0]
 8002f0e:	9104      	str	r1, [sp, #16]
 8002f10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002f14:	9105      	str	r1, [sp, #20]
 8002f16:	9102      	str	r1, [sp, #8]
 8002f18:	4905      	ldr	r1, [pc, #20]	; (8002f30 <_vsiprintf_r+0x28>)
 8002f1a:	9103      	str	r1, [sp, #12]
 8002f1c:	4669      	mov	r1, sp
 8002f1e:	f000 f86f 	bl	8003000 <_svfiprintf_r>
 8002f22:	9b00      	ldr	r3, [sp, #0]
 8002f24:	2200      	movs	r2, #0
 8002f26:	701a      	strb	r2, [r3, #0]
 8002f28:	b01b      	add	sp, #108	; 0x6c
 8002f2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f2e:	bf00      	nop
 8002f30:	ffff0208 	.word	0xffff0208

08002f34 <vsiprintf>:
 8002f34:	4613      	mov	r3, r2
 8002f36:	460a      	mov	r2, r1
 8002f38:	4601      	mov	r1, r0
 8002f3a:	4802      	ldr	r0, [pc, #8]	; (8002f44 <vsiprintf+0x10>)
 8002f3c:	6800      	ldr	r0, [r0, #0]
 8002f3e:	f7ff bfe3 	b.w	8002f08 <_vsiprintf_r>
 8002f42:	bf00      	nop
 8002f44:	2000000c 	.word	0x2000000c

08002f48 <__ssputs_r>:
 8002f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f4c:	688e      	ldr	r6, [r1, #8]
 8002f4e:	429e      	cmp	r6, r3
 8002f50:	4682      	mov	sl, r0
 8002f52:	460c      	mov	r4, r1
 8002f54:	4690      	mov	r8, r2
 8002f56:	461f      	mov	r7, r3
 8002f58:	d838      	bhi.n	8002fcc <__ssputs_r+0x84>
 8002f5a:	898a      	ldrh	r2, [r1, #12]
 8002f5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002f60:	d032      	beq.n	8002fc8 <__ssputs_r+0x80>
 8002f62:	6825      	ldr	r5, [r4, #0]
 8002f64:	6909      	ldr	r1, [r1, #16]
 8002f66:	eba5 0901 	sub.w	r9, r5, r1
 8002f6a:	6965      	ldr	r5, [r4, #20]
 8002f6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002f74:	3301      	adds	r3, #1
 8002f76:	444b      	add	r3, r9
 8002f78:	106d      	asrs	r5, r5, #1
 8002f7a:	429d      	cmp	r5, r3
 8002f7c:	bf38      	it	cc
 8002f7e:	461d      	movcc	r5, r3
 8002f80:	0553      	lsls	r3, r2, #21
 8002f82:	d531      	bpl.n	8002fe8 <__ssputs_r+0xa0>
 8002f84:	4629      	mov	r1, r5
 8002f86:	f000 fb47 	bl	8003618 <_malloc_r>
 8002f8a:	4606      	mov	r6, r0
 8002f8c:	b950      	cbnz	r0, 8002fa4 <__ssputs_r+0x5c>
 8002f8e:	230c      	movs	r3, #12
 8002f90:	f8ca 3000 	str.w	r3, [sl]
 8002f94:	89a3      	ldrh	r3, [r4, #12]
 8002f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f9a:	81a3      	strh	r3, [r4, #12]
 8002f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fa4:	6921      	ldr	r1, [r4, #16]
 8002fa6:	464a      	mov	r2, r9
 8002fa8:	f000 fabe 	bl	8003528 <memcpy>
 8002fac:	89a3      	ldrh	r3, [r4, #12]
 8002fae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fb6:	81a3      	strh	r3, [r4, #12]
 8002fb8:	6126      	str	r6, [r4, #16]
 8002fba:	6165      	str	r5, [r4, #20]
 8002fbc:	444e      	add	r6, r9
 8002fbe:	eba5 0509 	sub.w	r5, r5, r9
 8002fc2:	6026      	str	r6, [r4, #0]
 8002fc4:	60a5      	str	r5, [r4, #8]
 8002fc6:	463e      	mov	r6, r7
 8002fc8:	42be      	cmp	r6, r7
 8002fca:	d900      	bls.n	8002fce <__ssputs_r+0x86>
 8002fcc:	463e      	mov	r6, r7
 8002fce:	4632      	mov	r2, r6
 8002fd0:	6820      	ldr	r0, [r4, #0]
 8002fd2:	4641      	mov	r1, r8
 8002fd4:	f000 fab6 	bl	8003544 <memmove>
 8002fd8:	68a3      	ldr	r3, [r4, #8]
 8002fda:	6822      	ldr	r2, [r4, #0]
 8002fdc:	1b9b      	subs	r3, r3, r6
 8002fde:	4432      	add	r2, r6
 8002fe0:	60a3      	str	r3, [r4, #8]
 8002fe2:	6022      	str	r2, [r4, #0]
 8002fe4:	2000      	movs	r0, #0
 8002fe6:	e7db      	b.n	8002fa0 <__ssputs_r+0x58>
 8002fe8:	462a      	mov	r2, r5
 8002fea:	f000 fb6f 	bl	80036cc <_realloc_r>
 8002fee:	4606      	mov	r6, r0
 8002ff0:	2800      	cmp	r0, #0
 8002ff2:	d1e1      	bne.n	8002fb8 <__ssputs_r+0x70>
 8002ff4:	6921      	ldr	r1, [r4, #16]
 8002ff6:	4650      	mov	r0, sl
 8002ff8:	f000 fabe 	bl	8003578 <_free_r>
 8002ffc:	e7c7      	b.n	8002f8e <__ssputs_r+0x46>
	...

08003000 <_svfiprintf_r>:
 8003000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003004:	4698      	mov	r8, r3
 8003006:	898b      	ldrh	r3, [r1, #12]
 8003008:	061b      	lsls	r3, r3, #24
 800300a:	b09d      	sub	sp, #116	; 0x74
 800300c:	4607      	mov	r7, r0
 800300e:	460d      	mov	r5, r1
 8003010:	4614      	mov	r4, r2
 8003012:	d50e      	bpl.n	8003032 <_svfiprintf_r+0x32>
 8003014:	690b      	ldr	r3, [r1, #16]
 8003016:	b963      	cbnz	r3, 8003032 <_svfiprintf_r+0x32>
 8003018:	2140      	movs	r1, #64	; 0x40
 800301a:	f000 fafd 	bl	8003618 <_malloc_r>
 800301e:	6028      	str	r0, [r5, #0]
 8003020:	6128      	str	r0, [r5, #16]
 8003022:	b920      	cbnz	r0, 800302e <_svfiprintf_r+0x2e>
 8003024:	230c      	movs	r3, #12
 8003026:	603b      	str	r3, [r7, #0]
 8003028:	f04f 30ff 	mov.w	r0, #4294967295
 800302c:	e0d1      	b.n	80031d2 <_svfiprintf_r+0x1d2>
 800302e:	2340      	movs	r3, #64	; 0x40
 8003030:	616b      	str	r3, [r5, #20]
 8003032:	2300      	movs	r3, #0
 8003034:	9309      	str	r3, [sp, #36]	; 0x24
 8003036:	2320      	movs	r3, #32
 8003038:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800303c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003040:	2330      	movs	r3, #48	; 0x30
 8003042:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80031ec <_svfiprintf_r+0x1ec>
 8003046:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800304a:	f04f 0901 	mov.w	r9, #1
 800304e:	4623      	mov	r3, r4
 8003050:	469a      	mov	sl, r3
 8003052:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003056:	b10a      	cbz	r2, 800305c <_svfiprintf_r+0x5c>
 8003058:	2a25      	cmp	r2, #37	; 0x25
 800305a:	d1f9      	bne.n	8003050 <_svfiprintf_r+0x50>
 800305c:	ebba 0b04 	subs.w	fp, sl, r4
 8003060:	d00b      	beq.n	800307a <_svfiprintf_r+0x7a>
 8003062:	465b      	mov	r3, fp
 8003064:	4622      	mov	r2, r4
 8003066:	4629      	mov	r1, r5
 8003068:	4638      	mov	r0, r7
 800306a:	f7ff ff6d 	bl	8002f48 <__ssputs_r>
 800306e:	3001      	adds	r0, #1
 8003070:	f000 80aa 	beq.w	80031c8 <_svfiprintf_r+0x1c8>
 8003074:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003076:	445a      	add	r2, fp
 8003078:	9209      	str	r2, [sp, #36]	; 0x24
 800307a:	f89a 3000 	ldrb.w	r3, [sl]
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 80a2 	beq.w	80031c8 <_svfiprintf_r+0x1c8>
 8003084:	2300      	movs	r3, #0
 8003086:	f04f 32ff 	mov.w	r2, #4294967295
 800308a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800308e:	f10a 0a01 	add.w	sl, sl, #1
 8003092:	9304      	str	r3, [sp, #16]
 8003094:	9307      	str	r3, [sp, #28]
 8003096:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800309a:	931a      	str	r3, [sp, #104]	; 0x68
 800309c:	4654      	mov	r4, sl
 800309e:	2205      	movs	r2, #5
 80030a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030a4:	4851      	ldr	r0, [pc, #324]	; (80031ec <_svfiprintf_r+0x1ec>)
 80030a6:	f7fd f89b 	bl	80001e0 <memchr>
 80030aa:	9a04      	ldr	r2, [sp, #16]
 80030ac:	b9d8      	cbnz	r0, 80030e6 <_svfiprintf_r+0xe6>
 80030ae:	06d0      	lsls	r0, r2, #27
 80030b0:	bf44      	itt	mi
 80030b2:	2320      	movmi	r3, #32
 80030b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80030b8:	0711      	lsls	r1, r2, #28
 80030ba:	bf44      	itt	mi
 80030bc:	232b      	movmi	r3, #43	; 0x2b
 80030be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80030c2:	f89a 3000 	ldrb.w	r3, [sl]
 80030c6:	2b2a      	cmp	r3, #42	; 0x2a
 80030c8:	d015      	beq.n	80030f6 <_svfiprintf_r+0xf6>
 80030ca:	9a07      	ldr	r2, [sp, #28]
 80030cc:	4654      	mov	r4, sl
 80030ce:	2000      	movs	r0, #0
 80030d0:	f04f 0c0a 	mov.w	ip, #10
 80030d4:	4621      	mov	r1, r4
 80030d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030da:	3b30      	subs	r3, #48	; 0x30
 80030dc:	2b09      	cmp	r3, #9
 80030de:	d94e      	bls.n	800317e <_svfiprintf_r+0x17e>
 80030e0:	b1b0      	cbz	r0, 8003110 <_svfiprintf_r+0x110>
 80030e2:	9207      	str	r2, [sp, #28]
 80030e4:	e014      	b.n	8003110 <_svfiprintf_r+0x110>
 80030e6:	eba0 0308 	sub.w	r3, r0, r8
 80030ea:	fa09 f303 	lsl.w	r3, r9, r3
 80030ee:	4313      	orrs	r3, r2
 80030f0:	9304      	str	r3, [sp, #16]
 80030f2:	46a2      	mov	sl, r4
 80030f4:	e7d2      	b.n	800309c <_svfiprintf_r+0x9c>
 80030f6:	9b03      	ldr	r3, [sp, #12]
 80030f8:	1d19      	adds	r1, r3, #4
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	9103      	str	r1, [sp, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	bfbb      	ittet	lt
 8003102:	425b      	neglt	r3, r3
 8003104:	f042 0202 	orrlt.w	r2, r2, #2
 8003108:	9307      	strge	r3, [sp, #28]
 800310a:	9307      	strlt	r3, [sp, #28]
 800310c:	bfb8      	it	lt
 800310e:	9204      	strlt	r2, [sp, #16]
 8003110:	7823      	ldrb	r3, [r4, #0]
 8003112:	2b2e      	cmp	r3, #46	; 0x2e
 8003114:	d10c      	bne.n	8003130 <_svfiprintf_r+0x130>
 8003116:	7863      	ldrb	r3, [r4, #1]
 8003118:	2b2a      	cmp	r3, #42	; 0x2a
 800311a:	d135      	bne.n	8003188 <_svfiprintf_r+0x188>
 800311c:	9b03      	ldr	r3, [sp, #12]
 800311e:	1d1a      	adds	r2, r3, #4
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	9203      	str	r2, [sp, #12]
 8003124:	2b00      	cmp	r3, #0
 8003126:	bfb8      	it	lt
 8003128:	f04f 33ff 	movlt.w	r3, #4294967295
 800312c:	3402      	adds	r4, #2
 800312e:	9305      	str	r3, [sp, #20]
 8003130:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80031fc <_svfiprintf_r+0x1fc>
 8003134:	7821      	ldrb	r1, [r4, #0]
 8003136:	2203      	movs	r2, #3
 8003138:	4650      	mov	r0, sl
 800313a:	f7fd f851 	bl	80001e0 <memchr>
 800313e:	b140      	cbz	r0, 8003152 <_svfiprintf_r+0x152>
 8003140:	2340      	movs	r3, #64	; 0x40
 8003142:	eba0 000a 	sub.w	r0, r0, sl
 8003146:	fa03 f000 	lsl.w	r0, r3, r0
 800314a:	9b04      	ldr	r3, [sp, #16]
 800314c:	4303      	orrs	r3, r0
 800314e:	3401      	adds	r4, #1
 8003150:	9304      	str	r3, [sp, #16]
 8003152:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003156:	4826      	ldr	r0, [pc, #152]	; (80031f0 <_svfiprintf_r+0x1f0>)
 8003158:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800315c:	2206      	movs	r2, #6
 800315e:	f7fd f83f 	bl	80001e0 <memchr>
 8003162:	2800      	cmp	r0, #0
 8003164:	d038      	beq.n	80031d8 <_svfiprintf_r+0x1d8>
 8003166:	4b23      	ldr	r3, [pc, #140]	; (80031f4 <_svfiprintf_r+0x1f4>)
 8003168:	bb1b      	cbnz	r3, 80031b2 <_svfiprintf_r+0x1b2>
 800316a:	9b03      	ldr	r3, [sp, #12]
 800316c:	3307      	adds	r3, #7
 800316e:	f023 0307 	bic.w	r3, r3, #7
 8003172:	3308      	adds	r3, #8
 8003174:	9303      	str	r3, [sp, #12]
 8003176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003178:	4433      	add	r3, r6
 800317a:	9309      	str	r3, [sp, #36]	; 0x24
 800317c:	e767      	b.n	800304e <_svfiprintf_r+0x4e>
 800317e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003182:	460c      	mov	r4, r1
 8003184:	2001      	movs	r0, #1
 8003186:	e7a5      	b.n	80030d4 <_svfiprintf_r+0xd4>
 8003188:	2300      	movs	r3, #0
 800318a:	3401      	adds	r4, #1
 800318c:	9305      	str	r3, [sp, #20]
 800318e:	4619      	mov	r1, r3
 8003190:	f04f 0c0a 	mov.w	ip, #10
 8003194:	4620      	mov	r0, r4
 8003196:	f810 2b01 	ldrb.w	r2, [r0], #1
 800319a:	3a30      	subs	r2, #48	; 0x30
 800319c:	2a09      	cmp	r2, #9
 800319e:	d903      	bls.n	80031a8 <_svfiprintf_r+0x1a8>
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0c5      	beq.n	8003130 <_svfiprintf_r+0x130>
 80031a4:	9105      	str	r1, [sp, #20]
 80031a6:	e7c3      	b.n	8003130 <_svfiprintf_r+0x130>
 80031a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80031ac:	4604      	mov	r4, r0
 80031ae:	2301      	movs	r3, #1
 80031b0:	e7f0      	b.n	8003194 <_svfiprintf_r+0x194>
 80031b2:	ab03      	add	r3, sp, #12
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	462a      	mov	r2, r5
 80031b8:	4b0f      	ldr	r3, [pc, #60]	; (80031f8 <_svfiprintf_r+0x1f8>)
 80031ba:	a904      	add	r1, sp, #16
 80031bc:	4638      	mov	r0, r7
 80031be:	f3af 8000 	nop.w
 80031c2:	1c42      	adds	r2, r0, #1
 80031c4:	4606      	mov	r6, r0
 80031c6:	d1d6      	bne.n	8003176 <_svfiprintf_r+0x176>
 80031c8:	89ab      	ldrh	r3, [r5, #12]
 80031ca:	065b      	lsls	r3, r3, #25
 80031cc:	f53f af2c 	bmi.w	8003028 <_svfiprintf_r+0x28>
 80031d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80031d2:	b01d      	add	sp, #116	; 0x74
 80031d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031d8:	ab03      	add	r3, sp, #12
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	462a      	mov	r2, r5
 80031de:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <_svfiprintf_r+0x1f8>)
 80031e0:	a904      	add	r1, sp, #16
 80031e2:	4638      	mov	r0, r7
 80031e4:	f000 f87a 	bl	80032dc <_printf_i>
 80031e8:	e7eb      	b.n	80031c2 <_svfiprintf_r+0x1c2>
 80031ea:	bf00      	nop
 80031ec:	0800388c 	.word	0x0800388c
 80031f0:	08003896 	.word	0x08003896
 80031f4:	00000000 	.word	0x00000000
 80031f8:	08002f49 	.word	0x08002f49
 80031fc:	08003892 	.word	0x08003892

08003200 <_printf_common>:
 8003200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003204:	4616      	mov	r6, r2
 8003206:	4699      	mov	r9, r3
 8003208:	688a      	ldr	r2, [r1, #8]
 800320a:	690b      	ldr	r3, [r1, #16]
 800320c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003210:	4293      	cmp	r3, r2
 8003212:	bfb8      	it	lt
 8003214:	4613      	movlt	r3, r2
 8003216:	6033      	str	r3, [r6, #0]
 8003218:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800321c:	4607      	mov	r7, r0
 800321e:	460c      	mov	r4, r1
 8003220:	b10a      	cbz	r2, 8003226 <_printf_common+0x26>
 8003222:	3301      	adds	r3, #1
 8003224:	6033      	str	r3, [r6, #0]
 8003226:	6823      	ldr	r3, [r4, #0]
 8003228:	0699      	lsls	r1, r3, #26
 800322a:	bf42      	ittt	mi
 800322c:	6833      	ldrmi	r3, [r6, #0]
 800322e:	3302      	addmi	r3, #2
 8003230:	6033      	strmi	r3, [r6, #0]
 8003232:	6825      	ldr	r5, [r4, #0]
 8003234:	f015 0506 	ands.w	r5, r5, #6
 8003238:	d106      	bne.n	8003248 <_printf_common+0x48>
 800323a:	f104 0a19 	add.w	sl, r4, #25
 800323e:	68e3      	ldr	r3, [r4, #12]
 8003240:	6832      	ldr	r2, [r6, #0]
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	42ab      	cmp	r3, r5
 8003246:	dc26      	bgt.n	8003296 <_printf_common+0x96>
 8003248:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800324c:	1e13      	subs	r3, r2, #0
 800324e:	6822      	ldr	r2, [r4, #0]
 8003250:	bf18      	it	ne
 8003252:	2301      	movne	r3, #1
 8003254:	0692      	lsls	r2, r2, #26
 8003256:	d42b      	bmi.n	80032b0 <_printf_common+0xb0>
 8003258:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800325c:	4649      	mov	r1, r9
 800325e:	4638      	mov	r0, r7
 8003260:	47c0      	blx	r8
 8003262:	3001      	adds	r0, #1
 8003264:	d01e      	beq.n	80032a4 <_printf_common+0xa4>
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	68e5      	ldr	r5, [r4, #12]
 800326a:	6832      	ldr	r2, [r6, #0]
 800326c:	f003 0306 	and.w	r3, r3, #6
 8003270:	2b04      	cmp	r3, #4
 8003272:	bf08      	it	eq
 8003274:	1aad      	subeq	r5, r5, r2
 8003276:	68a3      	ldr	r3, [r4, #8]
 8003278:	6922      	ldr	r2, [r4, #16]
 800327a:	bf0c      	ite	eq
 800327c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003280:	2500      	movne	r5, #0
 8003282:	4293      	cmp	r3, r2
 8003284:	bfc4      	itt	gt
 8003286:	1a9b      	subgt	r3, r3, r2
 8003288:	18ed      	addgt	r5, r5, r3
 800328a:	2600      	movs	r6, #0
 800328c:	341a      	adds	r4, #26
 800328e:	42b5      	cmp	r5, r6
 8003290:	d11a      	bne.n	80032c8 <_printf_common+0xc8>
 8003292:	2000      	movs	r0, #0
 8003294:	e008      	b.n	80032a8 <_printf_common+0xa8>
 8003296:	2301      	movs	r3, #1
 8003298:	4652      	mov	r2, sl
 800329a:	4649      	mov	r1, r9
 800329c:	4638      	mov	r0, r7
 800329e:	47c0      	blx	r8
 80032a0:	3001      	adds	r0, #1
 80032a2:	d103      	bne.n	80032ac <_printf_common+0xac>
 80032a4:	f04f 30ff 	mov.w	r0, #4294967295
 80032a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032ac:	3501      	adds	r5, #1
 80032ae:	e7c6      	b.n	800323e <_printf_common+0x3e>
 80032b0:	18e1      	adds	r1, r4, r3
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	2030      	movs	r0, #48	; 0x30
 80032b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80032ba:	4422      	add	r2, r4
 80032bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80032c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80032c4:	3302      	adds	r3, #2
 80032c6:	e7c7      	b.n	8003258 <_printf_common+0x58>
 80032c8:	2301      	movs	r3, #1
 80032ca:	4622      	mov	r2, r4
 80032cc:	4649      	mov	r1, r9
 80032ce:	4638      	mov	r0, r7
 80032d0:	47c0      	blx	r8
 80032d2:	3001      	adds	r0, #1
 80032d4:	d0e6      	beq.n	80032a4 <_printf_common+0xa4>
 80032d6:	3601      	adds	r6, #1
 80032d8:	e7d9      	b.n	800328e <_printf_common+0x8e>
	...

080032dc <_printf_i>:
 80032dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032e0:	460c      	mov	r4, r1
 80032e2:	4691      	mov	r9, r2
 80032e4:	7e27      	ldrb	r7, [r4, #24]
 80032e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80032e8:	2f78      	cmp	r7, #120	; 0x78
 80032ea:	4680      	mov	r8, r0
 80032ec:	469a      	mov	sl, r3
 80032ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032f2:	d807      	bhi.n	8003304 <_printf_i+0x28>
 80032f4:	2f62      	cmp	r7, #98	; 0x62
 80032f6:	d80a      	bhi.n	800330e <_printf_i+0x32>
 80032f8:	2f00      	cmp	r7, #0
 80032fa:	f000 80d8 	beq.w	80034ae <_printf_i+0x1d2>
 80032fe:	2f58      	cmp	r7, #88	; 0x58
 8003300:	f000 80a3 	beq.w	800344a <_printf_i+0x16e>
 8003304:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003308:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800330c:	e03a      	b.n	8003384 <_printf_i+0xa8>
 800330e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003312:	2b15      	cmp	r3, #21
 8003314:	d8f6      	bhi.n	8003304 <_printf_i+0x28>
 8003316:	a001      	add	r0, pc, #4	; (adr r0, 800331c <_printf_i+0x40>)
 8003318:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800331c:	08003375 	.word	0x08003375
 8003320:	08003389 	.word	0x08003389
 8003324:	08003305 	.word	0x08003305
 8003328:	08003305 	.word	0x08003305
 800332c:	08003305 	.word	0x08003305
 8003330:	08003305 	.word	0x08003305
 8003334:	08003389 	.word	0x08003389
 8003338:	08003305 	.word	0x08003305
 800333c:	08003305 	.word	0x08003305
 8003340:	08003305 	.word	0x08003305
 8003344:	08003305 	.word	0x08003305
 8003348:	08003495 	.word	0x08003495
 800334c:	080033b9 	.word	0x080033b9
 8003350:	08003477 	.word	0x08003477
 8003354:	08003305 	.word	0x08003305
 8003358:	08003305 	.word	0x08003305
 800335c:	080034b7 	.word	0x080034b7
 8003360:	08003305 	.word	0x08003305
 8003364:	080033b9 	.word	0x080033b9
 8003368:	08003305 	.word	0x08003305
 800336c:	08003305 	.word	0x08003305
 8003370:	0800347f 	.word	0x0800347f
 8003374:	680b      	ldr	r3, [r1, #0]
 8003376:	1d1a      	adds	r2, r3, #4
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	600a      	str	r2, [r1, #0]
 800337c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003380:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003384:	2301      	movs	r3, #1
 8003386:	e0a3      	b.n	80034d0 <_printf_i+0x1f4>
 8003388:	6825      	ldr	r5, [r4, #0]
 800338a:	6808      	ldr	r0, [r1, #0]
 800338c:	062e      	lsls	r6, r5, #24
 800338e:	f100 0304 	add.w	r3, r0, #4
 8003392:	d50a      	bpl.n	80033aa <_printf_i+0xce>
 8003394:	6805      	ldr	r5, [r0, #0]
 8003396:	600b      	str	r3, [r1, #0]
 8003398:	2d00      	cmp	r5, #0
 800339a:	da03      	bge.n	80033a4 <_printf_i+0xc8>
 800339c:	232d      	movs	r3, #45	; 0x2d
 800339e:	426d      	negs	r5, r5
 80033a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033a4:	485e      	ldr	r0, [pc, #376]	; (8003520 <_printf_i+0x244>)
 80033a6:	230a      	movs	r3, #10
 80033a8:	e019      	b.n	80033de <_printf_i+0x102>
 80033aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80033ae:	6805      	ldr	r5, [r0, #0]
 80033b0:	600b      	str	r3, [r1, #0]
 80033b2:	bf18      	it	ne
 80033b4:	b22d      	sxthne	r5, r5
 80033b6:	e7ef      	b.n	8003398 <_printf_i+0xbc>
 80033b8:	680b      	ldr	r3, [r1, #0]
 80033ba:	6825      	ldr	r5, [r4, #0]
 80033bc:	1d18      	adds	r0, r3, #4
 80033be:	6008      	str	r0, [r1, #0]
 80033c0:	0628      	lsls	r0, r5, #24
 80033c2:	d501      	bpl.n	80033c8 <_printf_i+0xec>
 80033c4:	681d      	ldr	r5, [r3, #0]
 80033c6:	e002      	b.n	80033ce <_printf_i+0xf2>
 80033c8:	0669      	lsls	r1, r5, #25
 80033ca:	d5fb      	bpl.n	80033c4 <_printf_i+0xe8>
 80033cc:	881d      	ldrh	r5, [r3, #0]
 80033ce:	4854      	ldr	r0, [pc, #336]	; (8003520 <_printf_i+0x244>)
 80033d0:	2f6f      	cmp	r7, #111	; 0x6f
 80033d2:	bf0c      	ite	eq
 80033d4:	2308      	moveq	r3, #8
 80033d6:	230a      	movne	r3, #10
 80033d8:	2100      	movs	r1, #0
 80033da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80033de:	6866      	ldr	r6, [r4, #4]
 80033e0:	60a6      	str	r6, [r4, #8]
 80033e2:	2e00      	cmp	r6, #0
 80033e4:	bfa2      	ittt	ge
 80033e6:	6821      	ldrge	r1, [r4, #0]
 80033e8:	f021 0104 	bicge.w	r1, r1, #4
 80033ec:	6021      	strge	r1, [r4, #0]
 80033ee:	b90d      	cbnz	r5, 80033f4 <_printf_i+0x118>
 80033f0:	2e00      	cmp	r6, #0
 80033f2:	d04d      	beq.n	8003490 <_printf_i+0x1b4>
 80033f4:	4616      	mov	r6, r2
 80033f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80033fa:	fb03 5711 	mls	r7, r3, r1, r5
 80033fe:	5dc7      	ldrb	r7, [r0, r7]
 8003400:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003404:	462f      	mov	r7, r5
 8003406:	42bb      	cmp	r3, r7
 8003408:	460d      	mov	r5, r1
 800340a:	d9f4      	bls.n	80033f6 <_printf_i+0x11a>
 800340c:	2b08      	cmp	r3, #8
 800340e:	d10b      	bne.n	8003428 <_printf_i+0x14c>
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	07df      	lsls	r7, r3, #31
 8003414:	d508      	bpl.n	8003428 <_printf_i+0x14c>
 8003416:	6923      	ldr	r3, [r4, #16]
 8003418:	6861      	ldr	r1, [r4, #4]
 800341a:	4299      	cmp	r1, r3
 800341c:	bfde      	ittt	le
 800341e:	2330      	movle	r3, #48	; 0x30
 8003420:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003424:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003428:	1b92      	subs	r2, r2, r6
 800342a:	6122      	str	r2, [r4, #16]
 800342c:	f8cd a000 	str.w	sl, [sp]
 8003430:	464b      	mov	r3, r9
 8003432:	aa03      	add	r2, sp, #12
 8003434:	4621      	mov	r1, r4
 8003436:	4640      	mov	r0, r8
 8003438:	f7ff fee2 	bl	8003200 <_printf_common>
 800343c:	3001      	adds	r0, #1
 800343e:	d14c      	bne.n	80034da <_printf_i+0x1fe>
 8003440:	f04f 30ff 	mov.w	r0, #4294967295
 8003444:	b004      	add	sp, #16
 8003446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800344a:	4835      	ldr	r0, [pc, #212]	; (8003520 <_printf_i+0x244>)
 800344c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003450:	6823      	ldr	r3, [r4, #0]
 8003452:	680e      	ldr	r6, [r1, #0]
 8003454:	061f      	lsls	r7, r3, #24
 8003456:	f856 5b04 	ldr.w	r5, [r6], #4
 800345a:	600e      	str	r6, [r1, #0]
 800345c:	d514      	bpl.n	8003488 <_printf_i+0x1ac>
 800345e:	07d9      	lsls	r1, r3, #31
 8003460:	bf44      	itt	mi
 8003462:	f043 0320 	orrmi.w	r3, r3, #32
 8003466:	6023      	strmi	r3, [r4, #0]
 8003468:	b91d      	cbnz	r5, 8003472 <_printf_i+0x196>
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	f023 0320 	bic.w	r3, r3, #32
 8003470:	6023      	str	r3, [r4, #0]
 8003472:	2310      	movs	r3, #16
 8003474:	e7b0      	b.n	80033d8 <_printf_i+0xfc>
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	f043 0320 	orr.w	r3, r3, #32
 800347c:	6023      	str	r3, [r4, #0]
 800347e:	2378      	movs	r3, #120	; 0x78
 8003480:	4828      	ldr	r0, [pc, #160]	; (8003524 <_printf_i+0x248>)
 8003482:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003486:	e7e3      	b.n	8003450 <_printf_i+0x174>
 8003488:	065e      	lsls	r6, r3, #25
 800348a:	bf48      	it	mi
 800348c:	b2ad      	uxthmi	r5, r5
 800348e:	e7e6      	b.n	800345e <_printf_i+0x182>
 8003490:	4616      	mov	r6, r2
 8003492:	e7bb      	b.n	800340c <_printf_i+0x130>
 8003494:	680b      	ldr	r3, [r1, #0]
 8003496:	6826      	ldr	r6, [r4, #0]
 8003498:	6960      	ldr	r0, [r4, #20]
 800349a:	1d1d      	adds	r5, r3, #4
 800349c:	600d      	str	r5, [r1, #0]
 800349e:	0635      	lsls	r5, r6, #24
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	d501      	bpl.n	80034a8 <_printf_i+0x1cc>
 80034a4:	6018      	str	r0, [r3, #0]
 80034a6:	e002      	b.n	80034ae <_printf_i+0x1d2>
 80034a8:	0671      	lsls	r1, r6, #25
 80034aa:	d5fb      	bpl.n	80034a4 <_printf_i+0x1c8>
 80034ac:	8018      	strh	r0, [r3, #0]
 80034ae:	2300      	movs	r3, #0
 80034b0:	6123      	str	r3, [r4, #16]
 80034b2:	4616      	mov	r6, r2
 80034b4:	e7ba      	b.n	800342c <_printf_i+0x150>
 80034b6:	680b      	ldr	r3, [r1, #0]
 80034b8:	1d1a      	adds	r2, r3, #4
 80034ba:	600a      	str	r2, [r1, #0]
 80034bc:	681e      	ldr	r6, [r3, #0]
 80034be:	6862      	ldr	r2, [r4, #4]
 80034c0:	2100      	movs	r1, #0
 80034c2:	4630      	mov	r0, r6
 80034c4:	f7fc fe8c 	bl	80001e0 <memchr>
 80034c8:	b108      	cbz	r0, 80034ce <_printf_i+0x1f2>
 80034ca:	1b80      	subs	r0, r0, r6
 80034cc:	6060      	str	r0, [r4, #4]
 80034ce:	6863      	ldr	r3, [r4, #4]
 80034d0:	6123      	str	r3, [r4, #16]
 80034d2:	2300      	movs	r3, #0
 80034d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034d8:	e7a8      	b.n	800342c <_printf_i+0x150>
 80034da:	6923      	ldr	r3, [r4, #16]
 80034dc:	4632      	mov	r2, r6
 80034de:	4649      	mov	r1, r9
 80034e0:	4640      	mov	r0, r8
 80034e2:	47d0      	blx	sl
 80034e4:	3001      	adds	r0, #1
 80034e6:	d0ab      	beq.n	8003440 <_printf_i+0x164>
 80034e8:	6823      	ldr	r3, [r4, #0]
 80034ea:	079b      	lsls	r3, r3, #30
 80034ec:	d413      	bmi.n	8003516 <_printf_i+0x23a>
 80034ee:	68e0      	ldr	r0, [r4, #12]
 80034f0:	9b03      	ldr	r3, [sp, #12]
 80034f2:	4298      	cmp	r0, r3
 80034f4:	bfb8      	it	lt
 80034f6:	4618      	movlt	r0, r3
 80034f8:	e7a4      	b.n	8003444 <_printf_i+0x168>
 80034fa:	2301      	movs	r3, #1
 80034fc:	4632      	mov	r2, r6
 80034fe:	4649      	mov	r1, r9
 8003500:	4640      	mov	r0, r8
 8003502:	47d0      	blx	sl
 8003504:	3001      	adds	r0, #1
 8003506:	d09b      	beq.n	8003440 <_printf_i+0x164>
 8003508:	3501      	adds	r5, #1
 800350a:	68e3      	ldr	r3, [r4, #12]
 800350c:	9903      	ldr	r1, [sp, #12]
 800350e:	1a5b      	subs	r3, r3, r1
 8003510:	42ab      	cmp	r3, r5
 8003512:	dcf2      	bgt.n	80034fa <_printf_i+0x21e>
 8003514:	e7eb      	b.n	80034ee <_printf_i+0x212>
 8003516:	2500      	movs	r5, #0
 8003518:	f104 0619 	add.w	r6, r4, #25
 800351c:	e7f5      	b.n	800350a <_printf_i+0x22e>
 800351e:	bf00      	nop
 8003520:	0800389d 	.word	0x0800389d
 8003524:	080038ae 	.word	0x080038ae

08003528 <memcpy>:
 8003528:	440a      	add	r2, r1
 800352a:	4291      	cmp	r1, r2
 800352c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003530:	d100      	bne.n	8003534 <memcpy+0xc>
 8003532:	4770      	bx	lr
 8003534:	b510      	push	{r4, lr}
 8003536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800353a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800353e:	4291      	cmp	r1, r2
 8003540:	d1f9      	bne.n	8003536 <memcpy+0xe>
 8003542:	bd10      	pop	{r4, pc}

08003544 <memmove>:
 8003544:	4288      	cmp	r0, r1
 8003546:	b510      	push	{r4, lr}
 8003548:	eb01 0402 	add.w	r4, r1, r2
 800354c:	d902      	bls.n	8003554 <memmove+0x10>
 800354e:	4284      	cmp	r4, r0
 8003550:	4623      	mov	r3, r4
 8003552:	d807      	bhi.n	8003564 <memmove+0x20>
 8003554:	1e43      	subs	r3, r0, #1
 8003556:	42a1      	cmp	r1, r4
 8003558:	d008      	beq.n	800356c <memmove+0x28>
 800355a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800355e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003562:	e7f8      	b.n	8003556 <memmove+0x12>
 8003564:	4402      	add	r2, r0
 8003566:	4601      	mov	r1, r0
 8003568:	428a      	cmp	r2, r1
 800356a:	d100      	bne.n	800356e <memmove+0x2a>
 800356c:	bd10      	pop	{r4, pc}
 800356e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003576:	e7f7      	b.n	8003568 <memmove+0x24>

08003578 <_free_r>:
 8003578:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800357a:	2900      	cmp	r1, #0
 800357c:	d048      	beq.n	8003610 <_free_r+0x98>
 800357e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003582:	9001      	str	r0, [sp, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	f1a1 0404 	sub.w	r4, r1, #4
 800358a:	bfb8      	it	lt
 800358c:	18e4      	addlt	r4, r4, r3
 800358e:	f000 f8d3 	bl	8003738 <__malloc_lock>
 8003592:	4a20      	ldr	r2, [pc, #128]	; (8003614 <_free_r+0x9c>)
 8003594:	9801      	ldr	r0, [sp, #4]
 8003596:	6813      	ldr	r3, [r2, #0]
 8003598:	4615      	mov	r5, r2
 800359a:	b933      	cbnz	r3, 80035aa <_free_r+0x32>
 800359c:	6063      	str	r3, [r4, #4]
 800359e:	6014      	str	r4, [r2, #0]
 80035a0:	b003      	add	sp, #12
 80035a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80035a6:	f000 b8cd 	b.w	8003744 <__malloc_unlock>
 80035aa:	42a3      	cmp	r3, r4
 80035ac:	d90b      	bls.n	80035c6 <_free_r+0x4e>
 80035ae:	6821      	ldr	r1, [r4, #0]
 80035b0:	1862      	adds	r2, r4, r1
 80035b2:	4293      	cmp	r3, r2
 80035b4:	bf04      	itt	eq
 80035b6:	681a      	ldreq	r2, [r3, #0]
 80035b8:	685b      	ldreq	r3, [r3, #4]
 80035ba:	6063      	str	r3, [r4, #4]
 80035bc:	bf04      	itt	eq
 80035be:	1852      	addeq	r2, r2, r1
 80035c0:	6022      	streq	r2, [r4, #0]
 80035c2:	602c      	str	r4, [r5, #0]
 80035c4:	e7ec      	b.n	80035a0 <_free_r+0x28>
 80035c6:	461a      	mov	r2, r3
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	b10b      	cbz	r3, 80035d0 <_free_r+0x58>
 80035cc:	42a3      	cmp	r3, r4
 80035ce:	d9fa      	bls.n	80035c6 <_free_r+0x4e>
 80035d0:	6811      	ldr	r1, [r2, #0]
 80035d2:	1855      	adds	r5, r2, r1
 80035d4:	42a5      	cmp	r5, r4
 80035d6:	d10b      	bne.n	80035f0 <_free_r+0x78>
 80035d8:	6824      	ldr	r4, [r4, #0]
 80035da:	4421      	add	r1, r4
 80035dc:	1854      	adds	r4, r2, r1
 80035de:	42a3      	cmp	r3, r4
 80035e0:	6011      	str	r1, [r2, #0]
 80035e2:	d1dd      	bne.n	80035a0 <_free_r+0x28>
 80035e4:	681c      	ldr	r4, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	6053      	str	r3, [r2, #4]
 80035ea:	4421      	add	r1, r4
 80035ec:	6011      	str	r1, [r2, #0]
 80035ee:	e7d7      	b.n	80035a0 <_free_r+0x28>
 80035f0:	d902      	bls.n	80035f8 <_free_r+0x80>
 80035f2:	230c      	movs	r3, #12
 80035f4:	6003      	str	r3, [r0, #0]
 80035f6:	e7d3      	b.n	80035a0 <_free_r+0x28>
 80035f8:	6825      	ldr	r5, [r4, #0]
 80035fa:	1961      	adds	r1, r4, r5
 80035fc:	428b      	cmp	r3, r1
 80035fe:	bf04      	itt	eq
 8003600:	6819      	ldreq	r1, [r3, #0]
 8003602:	685b      	ldreq	r3, [r3, #4]
 8003604:	6063      	str	r3, [r4, #4]
 8003606:	bf04      	itt	eq
 8003608:	1949      	addeq	r1, r1, r5
 800360a:	6021      	streq	r1, [r4, #0]
 800360c:	6054      	str	r4, [r2, #4]
 800360e:	e7c7      	b.n	80035a0 <_free_r+0x28>
 8003610:	b003      	add	sp, #12
 8003612:	bd30      	pop	{r4, r5, pc}
 8003614:	2000008c 	.word	0x2000008c

08003618 <_malloc_r>:
 8003618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800361a:	1ccd      	adds	r5, r1, #3
 800361c:	f025 0503 	bic.w	r5, r5, #3
 8003620:	3508      	adds	r5, #8
 8003622:	2d0c      	cmp	r5, #12
 8003624:	bf38      	it	cc
 8003626:	250c      	movcc	r5, #12
 8003628:	2d00      	cmp	r5, #0
 800362a:	4606      	mov	r6, r0
 800362c:	db01      	blt.n	8003632 <_malloc_r+0x1a>
 800362e:	42a9      	cmp	r1, r5
 8003630:	d903      	bls.n	800363a <_malloc_r+0x22>
 8003632:	230c      	movs	r3, #12
 8003634:	6033      	str	r3, [r6, #0]
 8003636:	2000      	movs	r0, #0
 8003638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800363a:	f000 f87d 	bl	8003738 <__malloc_lock>
 800363e:	4921      	ldr	r1, [pc, #132]	; (80036c4 <_malloc_r+0xac>)
 8003640:	680a      	ldr	r2, [r1, #0]
 8003642:	4614      	mov	r4, r2
 8003644:	b99c      	cbnz	r4, 800366e <_malloc_r+0x56>
 8003646:	4f20      	ldr	r7, [pc, #128]	; (80036c8 <_malloc_r+0xb0>)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	b923      	cbnz	r3, 8003656 <_malloc_r+0x3e>
 800364c:	4621      	mov	r1, r4
 800364e:	4630      	mov	r0, r6
 8003650:	f000 f862 	bl	8003718 <_sbrk_r>
 8003654:	6038      	str	r0, [r7, #0]
 8003656:	4629      	mov	r1, r5
 8003658:	4630      	mov	r0, r6
 800365a:	f000 f85d 	bl	8003718 <_sbrk_r>
 800365e:	1c43      	adds	r3, r0, #1
 8003660:	d123      	bne.n	80036aa <_malloc_r+0x92>
 8003662:	230c      	movs	r3, #12
 8003664:	6033      	str	r3, [r6, #0]
 8003666:	4630      	mov	r0, r6
 8003668:	f000 f86c 	bl	8003744 <__malloc_unlock>
 800366c:	e7e3      	b.n	8003636 <_malloc_r+0x1e>
 800366e:	6823      	ldr	r3, [r4, #0]
 8003670:	1b5b      	subs	r3, r3, r5
 8003672:	d417      	bmi.n	80036a4 <_malloc_r+0x8c>
 8003674:	2b0b      	cmp	r3, #11
 8003676:	d903      	bls.n	8003680 <_malloc_r+0x68>
 8003678:	6023      	str	r3, [r4, #0]
 800367a:	441c      	add	r4, r3
 800367c:	6025      	str	r5, [r4, #0]
 800367e:	e004      	b.n	800368a <_malloc_r+0x72>
 8003680:	6863      	ldr	r3, [r4, #4]
 8003682:	42a2      	cmp	r2, r4
 8003684:	bf0c      	ite	eq
 8003686:	600b      	streq	r3, [r1, #0]
 8003688:	6053      	strne	r3, [r2, #4]
 800368a:	4630      	mov	r0, r6
 800368c:	f000 f85a 	bl	8003744 <__malloc_unlock>
 8003690:	f104 000b 	add.w	r0, r4, #11
 8003694:	1d23      	adds	r3, r4, #4
 8003696:	f020 0007 	bic.w	r0, r0, #7
 800369a:	1ac2      	subs	r2, r0, r3
 800369c:	d0cc      	beq.n	8003638 <_malloc_r+0x20>
 800369e:	1a1b      	subs	r3, r3, r0
 80036a0:	50a3      	str	r3, [r4, r2]
 80036a2:	e7c9      	b.n	8003638 <_malloc_r+0x20>
 80036a4:	4622      	mov	r2, r4
 80036a6:	6864      	ldr	r4, [r4, #4]
 80036a8:	e7cc      	b.n	8003644 <_malloc_r+0x2c>
 80036aa:	1cc4      	adds	r4, r0, #3
 80036ac:	f024 0403 	bic.w	r4, r4, #3
 80036b0:	42a0      	cmp	r0, r4
 80036b2:	d0e3      	beq.n	800367c <_malloc_r+0x64>
 80036b4:	1a21      	subs	r1, r4, r0
 80036b6:	4630      	mov	r0, r6
 80036b8:	f000 f82e 	bl	8003718 <_sbrk_r>
 80036bc:	3001      	adds	r0, #1
 80036be:	d1dd      	bne.n	800367c <_malloc_r+0x64>
 80036c0:	e7cf      	b.n	8003662 <_malloc_r+0x4a>
 80036c2:	bf00      	nop
 80036c4:	2000008c 	.word	0x2000008c
 80036c8:	20000090 	.word	0x20000090

080036cc <_realloc_r>:
 80036cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ce:	4607      	mov	r7, r0
 80036d0:	4614      	mov	r4, r2
 80036d2:	460e      	mov	r6, r1
 80036d4:	b921      	cbnz	r1, 80036e0 <_realloc_r+0x14>
 80036d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80036da:	4611      	mov	r1, r2
 80036dc:	f7ff bf9c 	b.w	8003618 <_malloc_r>
 80036e0:	b922      	cbnz	r2, 80036ec <_realloc_r+0x20>
 80036e2:	f7ff ff49 	bl	8003578 <_free_r>
 80036e6:	4625      	mov	r5, r4
 80036e8:	4628      	mov	r0, r5
 80036ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036ec:	f000 f830 	bl	8003750 <_malloc_usable_size_r>
 80036f0:	42a0      	cmp	r0, r4
 80036f2:	d20f      	bcs.n	8003714 <_realloc_r+0x48>
 80036f4:	4621      	mov	r1, r4
 80036f6:	4638      	mov	r0, r7
 80036f8:	f7ff ff8e 	bl	8003618 <_malloc_r>
 80036fc:	4605      	mov	r5, r0
 80036fe:	2800      	cmp	r0, #0
 8003700:	d0f2      	beq.n	80036e8 <_realloc_r+0x1c>
 8003702:	4631      	mov	r1, r6
 8003704:	4622      	mov	r2, r4
 8003706:	f7ff ff0f 	bl	8003528 <memcpy>
 800370a:	4631      	mov	r1, r6
 800370c:	4638      	mov	r0, r7
 800370e:	f7ff ff33 	bl	8003578 <_free_r>
 8003712:	e7e9      	b.n	80036e8 <_realloc_r+0x1c>
 8003714:	4635      	mov	r5, r6
 8003716:	e7e7      	b.n	80036e8 <_realloc_r+0x1c>

08003718 <_sbrk_r>:
 8003718:	b538      	push	{r3, r4, r5, lr}
 800371a:	4d06      	ldr	r5, [pc, #24]	; (8003734 <_sbrk_r+0x1c>)
 800371c:	2300      	movs	r3, #0
 800371e:	4604      	mov	r4, r0
 8003720:	4608      	mov	r0, r1
 8003722:	602b      	str	r3, [r5, #0]
 8003724:	f000 f81e 	bl	8003764 <_sbrk>
 8003728:	1c43      	adds	r3, r0, #1
 800372a:	d102      	bne.n	8003732 <_sbrk_r+0x1a>
 800372c:	682b      	ldr	r3, [r5, #0]
 800372e:	b103      	cbz	r3, 8003732 <_sbrk_r+0x1a>
 8003730:	6023      	str	r3, [r4, #0]
 8003732:	bd38      	pop	{r3, r4, r5, pc}
 8003734:	200001e0 	.word	0x200001e0

08003738 <__malloc_lock>:
 8003738:	4801      	ldr	r0, [pc, #4]	; (8003740 <__malloc_lock+0x8>)
 800373a:	f000 b811 	b.w	8003760 <__retarget_lock_acquire_recursive>
 800373e:	bf00      	nop
 8003740:	200001e8 	.word	0x200001e8

08003744 <__malloc_unlock>:
 8003744:	4801      	ldr	r0, [pc, #4]	; (800374c <__malloc_unlock+0x8>)
 8003746:	f000 b80c 	b.w	8003762 <__retarget_lock_release_recursive>
 800374a:	bf00      	nop
 800374c:	200001e8 	.word	0x200001e8

08003750 <_malloc_usable_size_r>:
 8003750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003754:	1f18      	subs	r0, r3, #4
 8003756:	2b00      	cmp	r3, #0
 8003758:	bfbc      	itt	lt
 800375a:	580b      	ldrlt	r3, [r1, r0]
 800375c:	18c0      	addlt	r0, r0, r3
 800375e:	4770      	bx	lr

08003760 <__retarget_lock_acquire_recursive>:
 8003760:	4770      	bx	lr

08003762 <__retarget_lock_release_recursive>:
 8003762:	4770      	bx	lr

08003764 <_sbrk>:
 8003764:	4b04      	ldr	r3, [pc, #16]	; (8003778 <_sbrk+0x14>)
 8003766:	6819      	ldr	r1, [r3, #0]
 8003768:	4602      	mov	r2, r0
 800376a:	b909      	cbnz	r1, 8003770 <_sbrk+0xc>
 800376c:	4903      	ldr	r1, [pc, #12]	; (800377c <_sbrk+0x18>)
 800376e:	6019      	str	r1, [r3, #0]
 8003770:	6818      	ldr	r0, [r3, #0]
 8003772:	4402      	add	r2, r0
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	4770      	bx	lr
 8003778:	20000094 	.word	0x20000094
 800377c:	200001f0 	.word	0x200001f0

08003780 <_init>:
 8003780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003782:	bf00      	nop
 8003784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003786:	bc08      	pop	{r3}
 8003788:	469e      	mov	lr, r3
 800378a:	4770      	bx	lr

0800378c <_fini>:
 800378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800378e:	bf00      	nop
 8003790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003792:	bc08      	pop	{r3}
 8003794:	469e      	mov	lr, r3
 8003796:	4770      	bx	lr
