Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:51:41 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : sv_chip3_hierarchy_no_mem
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 creg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            creg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  creg1_reg/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  creg1_reg/Q
                         net (fo=1, unplaced)         0.094     0.194    creg1
                         FDRE                                         r  creg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1[1]
                         FDRE                                         r  vidin_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[12]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[12]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[12]
                         FDRE                                         r  vidin_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[13]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[13]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[13]
                         FDRE                                         r  vidin_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[14]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[14]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[14]
                         FDRE                                         r  vidin_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[15]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[15]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[15]
                         FDRE                                         r  vidin_addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[16]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[16]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[16]
                         FDRE                                         r  vidin_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[17]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[17]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[17]
                         FDRE                                         r  vidin_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[18]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[18]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1__0[18]
                         FDRE                                         r  vidin_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.194    vidin_addr_reg1[2]
                         FDRE                                         r  vidin_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------




