$date
	Mon Dec 05 17:36:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inst_rom_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " addr_in [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module instruction_memory $end
$var wire 32 % addr_in [31:0] $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 32 & data_out [31:0] $end
$var reg 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
bx "
bx !
$end
#1000
1$
1#
#2000
0$
0#
#3000
b0 "
b0 %
1#
#4000
b1 "
b1 %
0#
#5000
b100000000000000000000 !
b100000000000000000000 &
b1000000000000 '
b10 "
b10 %
1#
#6000
b11 "
b11 %
0#
#7000
b100 "
b100 %
1#
#8000
b101 "
b101 %
0#
#9000
b100000000 !
b100000000 &
b10000000000000000 '
b110 "
b110 %
1#
#10000
b111 "
b111 %
0#
#11000
b1000 "
b1000 %
1#
#12000
b1001 "
b1001 %
0#
#13000
b0 !
b0 &
b0 '
b1010 "
b1010 %
1#
#14000
b1011 "
b1011 %
0#
#15000
b1100 "
b1100 %
1#
#16000
b1101 "
b1101 %
0#
#17000
b10000000000000000 !
b10000000000000000 &
b100000000 '
b1110 "
b1110 %
1#
#18000
b1111 "
b1111 %
0#
#19000
b10000 "
b10000 %
1#
#20000
0#
#21000
bx !
bx &
bx '
1#
#22000
0#
#23000
1#
#24000
0#
#25000
1#
#26000
0#
#27000
1#
#28000
0#
#29000
1#
#30000
0#
#31000
1#
#32000
0#
#33000
1#
#34000
0#
