<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Stratix® 10 FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">   
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 
    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series.html">Intel® Stratix® Series FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Intel® Stratix® 10 FPGA and SoC FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
<!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 FPGA and SoC FPGA deliver innovative advantages in performance, power efficiency, density, and system integration. Featuring the revolutionary Intel® Hyperflex™ FPGA Architecture and built combining Intel's patented Embedded Multi-Die Interconnect Bridge (EMIB) technology, the Advanced Interface Bus (AIB), and a growing portfolio of chiplets, Intel® Stratix® 10 devices deliver up to 2X performance gains over previous-generation, high-performance FPGA.<sup>1</sup></p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Features</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_application.html" class="nav-link mv_nav_link_key_features" id="pills-app-tab" role="tab">Applications</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->
    
    <!--------------------------------- Designed ------------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <div class="row">
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intel_stratix_10_GX_FPGA_overview.html">Intel® Stratix® 10 GX FPGA</a></h4>
                            <p class="mb-0">Designed to meet the high-performance demands of high-throughput systems.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/darshit/dk_product/Intel_stratix_10_SX_SoC_FPGA_overview.html">Intel® Stratix® 10 SX SoC FPGA</a></h4>
                            <p class="mb-0">Features hard processor system with 64 bit quad-core ARM* Cortex-A53 processor.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intel_stratix_10_TX_FPGA_overview.html">Intel® Stratix® 10 TX FPGA</a></h4>
                            <p class="mb-0">Delivers the most advanced transceiver capabilities in the industry by combining H- and E- transceiver tiles.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intel_stratix_10_MX_FPGA_overview.html">Intel® Stratix® 10 MX FPGA</a></h4>
                            <p class="mb-0">Essential multi-function accelerator for high performance computing (HPC).</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/darshit/dk_product/Intel_stratix_10_DX_FPGA_overview.html">Intel® Stratix® 10 DX FPGA</a></h4>
                            <p class="mb-0">Supports Intel® Ultra Path Interconnect for direct coherent connection to future select Intel® Xeon® Scalable processors.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intel_stratix_10_NX_FPGA_overview.html">Intel® Stratix® 10 NX FPGA</a></h4>
                            <p class="mb-0">Designed to meet the high-performance demands of high-throughput systems.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intel_stratix_10_AX_FPGA.html">Intel® Stratix® 10 AX FPGA</a></h4>
                            <p class="mb-0">Delivers direct RF capabilities by integrating high-performance data converters.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!----------------------------- Intel® Stratix® 10 -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Intel® Stratix® 10 FPGA Features and Benefits</h2>
                    <p>Intel® Stratix® 10 FPGA devices address the design challenges in next-generation, high-performance systems in wireline and wireless communications, computing, storage, military, broadcast, medical, and test and measurement end markets.</p>
                    <a class="mv_view_all_btn" href="">View all features</a>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Up to 2x Core Performance<sup>1</sup></a></h4>
                        <p class="mb-0">The ground breaking Intel® Hyperflex™ FPGA Architecture delivers up to 2X the core performance.1 With the Intel® Stratix® 10 family, you can extract high levels of performance with up to 8.6 TFLOPS of single-precision floating-point DSP performance and up to twenty 100 GbE interfaces.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Up to 7x Transceiver Bandwidth vs. Previous Generation FPGA<sup>1</sup></a></h4>
                        <p class="mb-0">Breakthrough Bandwidth Barrier with up to 144 transceivers in a single device, with data rates up to 57.8 Gbps PAM-4 and 28.9 Gbps NRZ. Up to 287.5 Gbps of DDR4 memory bandwidth. Up to 512 Gbps of HBM2 memory bandwidth. PCI Express hard and soft IP support up to 4.0 x16 at 16 GT/s per lane. Intel® Ultra Path Interconnect (Intel® UPI) hard IP with up to 20 lanes at 11.2 GT/s for direct cache coherent connection to future select Intel® Xeon® Scalable processors.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Up to 16 GB of HBM2 Memory in Package</a></h4>
                        <p class="mb-0">Achieve higher system integration with the largest monolithic FPGA device with 2.8 million LEs and heterogeneous 3D SiP solutions including transceivers and other advanced components such as HBM2. Other system support includes standard external memories and Intel® Optane™ memory products. Intel® Stratix® 10 SoC FPGA comes packed with a 64 bit quad-core ARM* Cortex-A53 up to 1.35 GHz with hardened peripherals and high bandwidth interfaces directly to FPGA fabric at 30 Gbps.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Up to 143 INT8 TOPS or 286 INT4 TOPS2 for High Throughput AI Applications</a></h4>
                        <p class="mb-0">The Intel® Stratix® 10 NX FPGA embeds a new type of AI-optimized block called the AI Tensor Block. The AI Tensor Block is tuned for the common matrix-matrix or vector-matrix multiplications used in AI computations, with capabilities designed to work efficiently for both small and large matrix sizes. A single AI Tensor Block achieves 143 INT8 TOPS or 286 INT4 TOPS.<sup>2</sup></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Intel® Hyperflex -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Intel® Hyperflex™ FPGA Architecture</a></h4>
                        <p>To address the challenges presented by next-generation systems, Intel® Stratix® 10 FPGA and SoC FPGA feature the new Intel® Hyperflex™ FPGA Architecture, which delivers 2X the clock frequency performance and up to 70% lower power compared to previous-generation, high-end FPGA.<sup>1</sup></p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Heterogeneous 3D Integration</a></h4>
                        <p>Intel® Stratix® 10 FPGA and SoC FPGA leverage heterogeneous 3D System-in-Package (SiP) technology to integrate a monolithic FPGA core fabric with 3D SiP transceiver tiles and other advanced components in a single package.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Transceivers</a></h4>
                        <p>Intel® Stratix® 10 FPGA and SoC FPGA deliver a new era of transceiver technology with the introduction of innovative heterogeneous 3D System-in-Package (SiP) transceivers.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">External Memory Interfaces</a></h4>
                        <p>Intel® Stratix® 10 devices provide memory interface support, including serial, parallel interfaces, and selected Intel® Optane™ DC persistent memory.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">AI Tensor Blocks</a></h4>
                        <p>The Intel® Stratix® 10 NX FPGA embeds a new type of AI-optimized block called the AI Tensor Block. The AI Tensor Block is tuned for the common matrix-matrix or vector-matrix multiplications used in AI computations, with capabilities designed to work efficiently for both small and large matrix sizes. A single AI Tensor Block achieves up to 15X more INT82 throughput than standard Intel® Stratix® 10 FPGA DSP Block.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">DSP</a></h4>
                        <p>With Intel® Stratix® 10 devices, digital signal processing (DSP) designs can achieve up to 8.6 Tera floating point operations per second (TFLOPS) of IEEE 754 single-precision floating-point operations.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Interconnect to CPUs, ASICs, and ASSPs</a></h4>
                        <p>Intel® Stratix® 10 DX devices accelerate applications used in Data Center, Networking, Cloud Computing, and Test & Measurement markets through hard and soft intellectual property blocks supporting both UPI and PCIe 4.0 interfaces.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html">Hard Processor System</a></h4>
                        <p>Building on Intel's leadership in SoCs, Intel® Stratix® 10 SoC FPGA includes a next-generation hard processor system (HPS) to deliver the industry's highest performance and most power-efficient SoCs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Intel® Hyperflex -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="text-center">Intel® Stratix® 10 SX SoC FPGA Benefits</h2>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Intel® Hyperflex™ FPGA Architecture</a></h4>
                        <p class="mb-0">To address the challenges presented by next-generation systems, Intel® Stratix® 10 FPGA and SoC FPGA feature the new Intel® Hyperflex™ FPGA Architecture, which delivers 2X the clock frequency performance and up to 70% lower power compared to previous-generation, high-end FPGA.<sup>1</sup></p>
                    </div>
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Heterogeneous 3D Integration</a></h4>
                        <p class="mb-0">Intel® Stratix® 10 FPGA and SoC FPGA leverage heterogeneous 3D System-in-Package (SiP) technology to integrate a monolithic FPGA core fabric with 3D SiP transceiver tiles and other advanced components in a single package.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Block Diagram ---------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 350;">Intel® Stratix® 10 SoC FPGA Block Diagram</h2>
                        <p>HPS: Quad-core ARM* Cortex*-A53 Hard Processor System<br>SDM: Secure Device Manager<br>EMIB: Embedded Multi-Die Interconnect Bridge</p>
                    </div>
                    <div class="col-md-5">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/stratix-10-soc-diagram-rev-16x9.jpg.rendition.intel.web.720.405.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Feature table ------------------------------->
    <section>
        <div class="mv_product_padd">
            <div class="container">
                <table class="mv_product_table w-100">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Feature</p>
                            </th>
                            <th>
                                <p class="mb-2">Description</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td><p class="mb-2"><b>Processor</b></p></td>
                            <td><p class="mb-2">Quad-core ARM* Cortex*–A53 MPCore* processor cluster up to 1.5 GHz</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b></b></p></td>
                            <td><p class="mb-2"></p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Coprocessors</b></p></td>
                            <td><p class="mb-2">Vector floating-point unit (VFPU) single and double precision, ARM* Neon* media processing engine for each processor</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Level 1 Cache</b></p></td>
                            <td><p class="mb-2">32 KB L1 instruction cache with parity, 32 KB L1 data cache with error correction code (ECC)</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Level 2 Cache</b></p></td>
                            <td><p class="mb-2">1 MB KB shared L2 cache with ECC</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>On-Chip Memory</b></p></td>
                            <td><p class="mb-2">256 KB on-chip RAM</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>System Memory Management Unit</b></p></td>
                            <td><p class="mb-2">System Memory Management Unit enables a unified memory model and extends hardware virtualization into peripherals implemented in the FPGA fabric</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Cache Coherency Unit</b></p></td>
                            <td><p class="mb-2">Provides one-way (I/O) coherency that allows a CCU master to view the coherent memory of the ARM* Cortex*–A53 MPCore* CPUs</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Direct Memory Access (DMA) Controller</b></p></td>
                            <td><p class="mb-2">8-channel direct memory access (DMA)</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Ethernet Media Access Controller (EMAC)</b></p></td>
                            <td><p class="mb-2">3X 10/100/1000 EMAC with integrated DMA</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>USB On-The-Go Controller (OTG)</b></p></td>
                            <td><p class="mb-2">2X USB OTG with integrated DMA</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>UART Controller</b></p></td>
                            <td><p class="mb-2">2X UART 16550 compatible</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Serial Peripheral Interface (SPI) Controller</b></p></td>
                            <td><p class="mb-2">4X SPI</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>I2C Controller</b></p></td>
                            <td><p class="mb-2">5X I2C</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>SD/SDIO/MMC Controller</b></p></td>
                            <td><p class="mb-2">1X eMMC 4.5 with DMA and CE-ATA support</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>NAND Flash Controller</b></p></td>
                            <td><p class="mb-2">1X ONFI 1.0 or later 8 and 16-bit support</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>General-Purpose I/O (GPIO)</b></p></td>
                            <td><p class="mb-2">Maximum 48 software-programmable GPIO</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Timers</b></p></td>
                            <td><p class="mb-2">4X general-purpose timers, 4X watchdog timers</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>System Manager</b></p></td>
                            <td><p class="mb-2">Contains memory-mapped control and status registers and logic to control system-level functions and other HPS modules</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Reset Manager</b></p></td>
                            <td><p class="mb-2">Resets signals based on reset requests from sources in the HPS and FPGA fabric, and software writing to the module reset control registers</p></td>
                        </tr>
                        <tr>
                            <td><p class="mb-2"><b>Clock Manager</b></p></td>
                            <td><p class="mb-2">Provides software-programmable clock control to configure all clocks generated in the HPS</p></td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Applications -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Applications</h2>
                    <a class="mv_view_all_btn" href="">View all applications</a>
                </div>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">ASIC Prototyping</h4>
                        <p class="mb-0">Higher productivity by reducing design partitioning complexity using monolithic FPGA fabric.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Cyber Security</h4>
                        <p class="mb-0">f<sub>MAX</sub> over 900 MHz allows monitoring of all supported protocols at line rates.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Data Center Acceleration</h4>
                        <p class="mb-0">UPI for direct coherent connection to future select Intel® Xeon® Scalable processor and PCIe Gen4 x16 along with Intel® Hyperflex™ FPGA Architecture, configurable DSP engines, and AI Tensor Blocks to enable breakthrough in computational throughput.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Wireline</h4>
                        <p class="mb-0">f<sub>MAX</sub> over 700 MHz using the Intel® Hyperflex™ FPGA Architecture enabling 400G Ethernet.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Radar</h4>
                        <p class="mb-0">Up to 8.6 TFLOPS of IEEE 754 compliant single-precision floating-point performance delivers GPU class performance at a fraction of the power.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">OTN/Data Center Interconnect</h4>
                        <p class="mb-0">Heterogeneous 3D System-in-Package (SiP) integration of transceiver tiles delivers 30G backplane support with a path to 57.8 Gbps and 28.9 Gbps.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
     
    <!----------------------------- Applications -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Intel® Stratix® 10 Device Demo Videos</h2>
                </div>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Introduction to Intel® Stratix® 10 DX FPGA</a></h4>
                        <p class="mb-0">Introducing Intel® Stratix® 10 DX FPGA for your high bandwidth and evolving data center requirements. It is the first FPGA to support Intel® Ultra Path Interconnect (Intel® UPI), PCIe 4.0 x16 and select Intel® Optane™ DC persistent memory DIMMs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Intel® Stratix® 10 DX Features Demo</a></h4>
                        <p class="mb-0">Join Intel Engineers in the lab to learn more about the three main new features in the Intel® Stratix® 10 DX FPGA: Intel® Ultra Path Interconnect (Intel® UPI), PCIe 4.0 x16 and Intel® Optane™ DC persistent memory DIMMs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">58G PAM-4 Transceivers</a></h4>
                        <p class="mb-0">Applications needing massive I/O throughput such as Muxponder and Transponder systems, Optical Switches, and 5G networks need the performance of 58G PAM-4 transceiver I/O's, offered in Intel® Stratix® 10 TX FPGA.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">PCIe 3.0 DMA to DDR4 SDRA</a></h4>
                        <p class="mb-0">Intel® Stratix® 10 devices, which include PCIe and memory controller hard IP blocks, when combined with Avalon® Memory Mapped and direct memory access functions, create a high-performance reference design.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">28G Transceivers</a></h4>
                        <p class="mb-0">In this video, we look at the unique transceiver architecture of Intel® Stratix® 10 FPGA. See H-Tile transceivers that are connected via Intel's EMIB technology operating at 28 Gbps backplane performance.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Intel® Hyperflex™ FPGA Architecture</a></h4>
                        <p class="mb-0">Intel® Hyperflex™ FPGA Architecture in Intel® Stratix® 10 devices provide 2X the fMAX performance. This video shows a side-by-side comparison of an original design and a Hyper-Optimized design.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">PCIe 3.0 DMA to DDR4 SDRAM</a></h4>
                        <p class="mb-0">Intel® Stratix® 10 devices, which include PCI Express* (PCIe*) and memory controller hard intellectual property (IP) blocks, combined with Avalon® memory-mapped interface and direct memory access (DMA) functions to create a high-performance reference design.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>                  
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer mb-2" style="font-size: 12px;"><sup>1</sup> Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel® Hyperflex™ FPGA Architecture Overview White Paper: <a class="b_special_a1" href="">https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf</a>. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a class="b_special_a1" href="">www.intel.com/benchmarks</a>.</div>
        <div class="disclaimer" style="font-size: 12px;"><sup>2</sup> Based on internal Intel estimates.<br>
            Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a class="b_special_a1" href="">www.intel.com/benchmarks</a>.<br>
            Intel® technologies may require enabled hardware, software or service activation. <br>
            No product or component can be absolutely secure. <br>
            Results have been estimated or simulated. Your costs and results may vary. <br>
            © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!------------------------------------ Model ----------------------------------->
    <!-- Block Diagram 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/stratix-10-soc-diagram-rev-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>