Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 22:28:18 2024
| Host         : DESKTOP-8KRRK8E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_top_control_sets_placed.rpt
| Design       : UART_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+
|           Clock Signal           |            Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_115200/baud_clk             | sendData/output_data_serial_i_1_n_0 |                               |                1 |              1 |         1.00 |
|  clk_115200/baud_clk             | sendData/shift_reg_1                | sendData/shift_reg[7]_i_1_n_0 |                1 |              1 |         1.00 |
|  displayReceivedData/slowclk/CLK |                                     | JAtest_OBUF                   |                1 |              2 |         2.00 |
|  clk_115200/baud_clk             |                                     |                               |                1 |              3 |         3.00 |
|  clk_115200/baud_clk             | sendData/state_inferred__0/i__n_0   |                               |                2 |              4 |         2.00 |
|  clk_115200/baud_clk             | sendData/shift_reg_1                | sendData/shift_reg[6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_115200/baud_clk             |                                     | JAtest_OBUF                   |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                   |                                     | btnU_IBUF                     |                4 |             10 |         2.50 |
+----------------------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+


