{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v " "Source file: /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695363736464 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1695363736464 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v " "Source file: /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695363736470 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1695363736470 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v " "Source file: /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1695363736476 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1695363736476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695363736932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695363736932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 03:22:16 2023 " "Processing started: Fri Sep 22 03:22:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695363736932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363736932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363736932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695363737033 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier leds.v(43) " "Verilog HDL syntax error at leds.v(43) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "leds.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695363741503 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "leds leds.v(1) " "Ignored design unit \"leds\" at leds.v(1) due to previous errors" {  } { { "leds.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/leds.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695363741503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 0 0 " "Found 0 design units, including 0 entities, in source file leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741504 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SEG_D_verilog.v(60) " "Verilog HDL information at SEG_D_verilog.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/SEG_D_verilog.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695363741504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG_D_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file SEG_D_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D_verilog " "Found entity 1: SEG_D_verilog" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/SEG_D_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Over_The_Rainbow.v 1 1 " "Found 1 design units, including 1 entities, in source file Over_The_Rainbow.v" { { "Info" "ISGN_ENTITY_NAME" "1 Over_The_Rainbow " "Found entity 1: Over_The_Rainbow" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Over_The_Rainbow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BPM Over_The_Rainbow.v 46 Fur_Elise.v(48) " "Verilog HDL macro warning at Fur_Elise.v(48): overriding existing definition for macro \"BPM\", which was defined in \"Over_The_Rainbow.v\", line 46" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 48 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BPS Over_The_Rainbow.v 48 Fur_Elise.v(50) " "Verilog HDL macro warning at Fur_Elise.v(50): overriding existing definition for macro \"BPS\", which was defined in \"Over_The_Rainbow.v\", line 48" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 Over_The_Rainbow.v 56 Fur_Elise.v(60) " "Verilog HDL macro warning at Fur_Elise.v(60): overriding existing definition for macro \"ov_t4\", which was defined in \"Over_The_Rainbow.v\", line 56" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 Over_The_Rainbow.v 57 Fur_Elise.v(61) " "Verilog HDL macro warning at Fur_Elise.v(61): overriding existing definition for macro \"ov_t2\", which was defined in \"Over_The_Rainbow.v\", line 57" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 61 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 Over_The_Rainbow.v 58 Fur_Elise.v(62) " "Verilog HDL macro warning at Fur_Elise.v(62): overriding existing definition for macro \"ov_t1\", which was defined in \"Over_The_Rainbow.v\", line 58" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 Over_The_Rainbow.v 59 Fur_Elise.v(63) " "Verilog HDL macro warning at Fur_Elise.v(63): overriding existing definition for macro \"ov_t1_2\", which was defined in \"Over_The_Rainbow.v\", line 59" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 Over_The_Rainbow.v 60 Fur_Elise.v(64) " "Verilog HDL macro warning at Fur_Elise.v(64): overriding existing definition for macro \"ov_t1_4\", which was defined in \"Over_The_Rainbow.v\", line 60" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 64 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695363741506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fur_Elise.v 1 1 " "Found 1 design units, including 1 entities, in source file Fur_Elise.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fur_Elise " "Found entity 1: Fur_Elise" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Fur_Elise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mp3.v 1 1 " "Found 1 design units, including 1 entities, in source file Mp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mp3 " "Found entity 1: Mp3" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/Mp3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_READ_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_READ_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_verilog " "Found entity 1: I2C_READ_verilog" {  } { { "I2C_READ_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/I2C_READ_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_verilog " "Found entity 1: ir_verilog" {  } { { "ir_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/ir_verilog.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_entity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "top_entity.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/top_entity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_monitor " "Found entity 1: driver_monitor" {  } { { "driver_monitor.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/driver_monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_sync " "Found entity 1: horizontal_sync" {  } { { "horizontal_sync.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/horizontal_sync.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_sync " "Found entity 1: vertical_sync" {  } { { "vertical_sync.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/vertical_sync.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_generator " "Found entity 1: pixel_generator" {  } { { "pixel_generator.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/pixel_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_interface " "Found entity 1: VGA_interface" {  } { { "VGA_interface.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/VGA_interface.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface_topo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface_topo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface_topo " "Found entity 1: vga_interface_topo" {  } { { "vga_interface_topo.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/vga_interface_topo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695363741513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695363741538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 22 03:22:21 2023 " "Processing ended: Fri Sep 22 03:22:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695363741538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695363741538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695363741538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741538 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1695363741607 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695363741607 ""}
