{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 17 10:30:54 2009 " "Info: Processing started: Sat Jan 17 10:30:54 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Horizontal_Generator -c Horizontal_Generator " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Horizontal_Generator -c Horizontal_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { -24 -104 64 -8 "Clk_100" "" } { -104 -96 -40 -88 "Clk_100" "" } { -32 224 272 -16 "Clk_100" "" } { -8 1008 1056 8 "Clk_100" "" } { 256 1008 1056 272 "Clk_100" "" } { 528 1008 1056 544 "Clk_100" "" } { 184 1640 1688 200 "Clk_100" "" } { 0 1640 1688 16 "Clk_100" "" } { 736 760 816 752 "Clk_100" "" } { 792 1400 1456 808 "Clk_100" "" } { 456 1648 1696 472 "Clk_100" "" } { 912 1144 1192 928 "Clk_100" "" } { 896 1512 1568 912 "Clk_100" "" } { 784 120 200 800 "Clk_100" "" } { 712 1656 1704 728 "Clk_100" "" } { 104 240 304 120 "Clk_100" "" } { -32 64 144 -16 "Clk_100" "" } { 80 72 128 96 "Clk_100" "" } { 592 1792 1840 608 "Clk_100" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 392 -112 56 408 "Wr_n" "" } { -112 1200 1280 -96 "Wr_n" "" } { 24 1200 1280 40 "Wr_n" "" } { 176 1200 1280 192 "Wr_n" "" } { 312 1200 1280 328 "Wr_n" "" } { -16 576 656 0 "Wr_n" "" } { 112 576 656 128 "Wr_n" "" } { 248 576 656 264 "Wr_n" "" } { 384 576 656 400 "Wr_n" "" } { 520 576 656 536 "Wr_n" "" } { 648 576 656 664 "Wr_n" "" } { 448 1200 1280 464 "Wr_n" "" } { 576 1200 1280 592 "Wr_n" "" } { 704 1200 1280 720 "Wr_n" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_100 register lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\] register lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 109.89 MHz 9.1 ns Internal " "Info: Clock \"Clk_100\" has Internal fmax of 109.89 MHz between source register \"lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\]\" and destination register \"lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]\" (period= 9.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\] 1 REG LC2_F35 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_F35; Fanout = 6; REG Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 2.500 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00012\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out 2 COMB LC5_F36 1 " "Info: 2: + IC(0.900 ns) + CELL(1.600 ns) = 2.500 ns; Loc. = LC5_F36; Fanout = 1; COMB Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00012\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 5.000 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00012\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC7_F35 1 " "Info: 3: + IC(0.900 ns) + CELL(1.600 ns) = 5.000 ns; Loc. = LC7_F35; Fanout = 1; COMB Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00012\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 6.700 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|sclr_node 4 COMB LC6_F35 4 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 6.700 ns; Loc. = LC6_F35; Fanout = 4; COMB Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|sclr_node'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|sclr_node } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 406 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 8.000 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 5 REG LC4_F35 7 " "Info: 5: + IC(0.300 ns) + CELL(1.000 ns) = 8.000 ns; Loc. = LC4_F35; Fanout = 7; REG Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|sclr_node lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 70.00 % ) " "Info: Total cell delay = 5.600 ns ( 70.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 30.00 % ) " "Info: Total interconnect delay = 2.400 ns ( 30.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|sclr_node lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|sclr_node {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.900ns 0.900ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 73 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 73; CLK Node = 'Clk_100'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { -24 -104 64 -8 "Clk_100" "" } { -104 -96 -40 -88 "Clk_100" "" } { -32 224 272 -16 "Clk_100" "" } { -8 1008 1056 8 "Clk_100" "" } { 256 1008 1056 272 "Clk_100" "" } { 528 1008 1056 544 "Clk_100" "" } { 184 1640 1688 200 "Clk_100" "" } { 0 1640 1688 16 "Clk_100" "" } { 736 760 816 752 "Clk_100" "" } { 792 1400 1456 808 "Clk_100" "" } { 456 1648 1696 472 "Clk_100" "" } { 912 1144 1192 928 "Clk_100" "" } { 896 1512 1568 912 "Clk_100" "" } { 784 120 200 800 "Clk_100" "" } { 712 1656 1704 728 "Clk_100" "" } { 104 240 304 120 "Clk_100" "" } { -32 64 144 -16 "Clk_100" "" } { 80 72 128 96 "Clk_100" "" } { 592 1792 1840 608 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC4_F35 7 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC4_F35; Fanout = 7; REG Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 73 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 73; CLK Node = 'Clk_100'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { -24 -104 64 -8 "Clk_100" "" } { -104 -96 -40 -88 "Clk_100" "" } { -32 224 272 -16 "Clk_100" "" } { -8 1008 1056 8 "Clk_100" "" } { 256 1008 1056 272 "Clk_100" "" } { 528 1008 1056 544 "Clk_100" "" } { 184 1640 1688 200 "Clk_100" "" } { 0 1640 1688 16 "Clk_100" "" } { 736 760 816 752 "Clk_100" "" } { 792 1400 1456 808 "Clk_100" "" } { 456 1648 1696 472 "Clk_100" "" } { 912 1144 1192 928 "Clk_100" "" } { 896 1512 1568 912 "Clk_100" "" } { 784 120 200 800 "Clk_100" "" } { 712 1656 1704 728 "Clk_100" "" } { 104 240 304 120 "Clk_100" "" } { -32 64 144 -16 "Clk_100" "" } { 80 72 128 96 "Clk_100" "" } { 592 1792 1840 608 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\] 2 REG LC2_F35 6 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC2_F35; Fanout = 6; REG Node = 'lpm_counter9:inst45\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|sclr_node lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|sclr_node {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.900ns 0.900ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 1.400ns 1.000ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_counter9:inst45|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] H_Gen_Cs_n Wr_n 14.200 ns register " "Info: tsu for register \"lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"H_Gen_Cs_n\", clock pin = \"Wr_n\") is 14.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest pin register " "Info: + Longest pin to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns H_Gen_Cs_n 1 PIN PIN_150 6 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_150; Fanout = 6; PIN Node = 'H_Gen_Cs_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { H_Gen_Cs_n } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 480 -112 56 496 "H_Gen_Cs_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.600 ns) 9.000 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr_2kc:cmpr2\|result_wire\[0\]~33 2 COMB LC2_A32 3 " "Info: 2: + IC(2.500 ns) + CELL(1.600 ns) = 9.000 ns; Loc. = LC2_A32; Fanout = 3; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr_2kc:cmpr2\|result_wire\[0\]~33'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { H_Gen_Cs_n lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr2|result_wire[0]~33 } "NODE_NAME" } } { "db/cmpr_2kc.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cmpr_2kc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 11.900 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr_2kc:cmpr1\|result_wire\[0\] 3 COMB LC2_A24 12 " "Info: 3: + IC(1.300 ns) + CELL(1.600 ns) = 11.900 ns; Loc. = LC2_A24; Fanout = 12; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_hff:auto_generated\|cmpr_2kc:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr2|result_wire[0]~33 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_2kc.tdf" "" { Text "C:/Altera/qdesigns/Main/db/cmpr_2kc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.000 ns) 16.000 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] 4 REG LC4_F5 1 " "Info: 4: + IC(3.100 ns) + CELL(1.000 ns) = 16.000 ns; Loc. = LC4_F5; Fanout = 1; REG Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr1|result_wire[0] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 56.88 % ) " "Info: Total cell delay = 9.100 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 43.13 % ) " "Info: Total interconnect delay = 6.900 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { H_Gen_Cs_n lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr2|result_wire[0]~33 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr1|result_wire[0] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { H_Gen_Cs_n {} H_Gen_Cs_n~out {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr2|result_wire[0]~33 {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr1|result_wire[0] {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 2.500ns 1.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 1.600ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Wr_n 1 CLK PIN_79 156 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 156; CLK Node = 'Wr_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 392 -112 56 408 "Wr_n" "" } { -112 1200 1280 -96 "Wr_n" "" } { 24 1200 1280 40 "Wr_n" "" } { 176 1200 1280 192 "Wr_n" "" } { 312 1200 1280 328 "Wr_n" "" } { -16 576 656 0 "Wr_n" "" } { 112 576 656 128 "Wr_n" "" } { 248 576 656 264 "Wr_n" "" } { 384 576 656 400 "Wr_n" "" } { 520 576 656 536 "Wr_n" "" } { 648 576 656 664 "Wr_n" "" } { 448 1200 1280 464 "Wr_n" "" } { 576 1200 1280 592 "Wr_n" "" } { 704 1200 1280 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] 2 REG LC4_F5 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC4_F5; Fanout = 1; REG Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Wr_n lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Wr_n lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Wr_n {} Wr_n~out {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { H_Gen_Cs_n lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr2|result_wire[0]~33 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr1|result_wire[0] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { H_Gen_Cs_n {} H_Gen_Cs_n~out {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr2|result_wire[0]~33 {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_hff:auto_generated|cmpr_2kc:cmpr1|result_wire[0] {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 2.500ns 1.300ns 3.100ns } { 0.000ns 4.900ns 1.600ns 1.600ns 1.000ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Wr_n lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Wr_n {} Wr_n~out {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 test lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp\[0\]\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 14.800 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"test\" through register \"lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp\[0\]\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out\" is 14.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.400 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Clk_100 1 CLK PIN_183 73 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_183; Fanout = 73; CLK Node = 'Clk_100'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { -24 -104 64 -8 "Clk_100" "" } { -104 -96 -40 -88 "Clk_100" "" } { -32 224 272 -16 "Clk_100" "" } { -8 1008 1056 8 "Clk_100" "" } { 256 1008 1056 272 "Clk_100" "" } { 528 1008 1056 544 "Clk_100" "" } { 184 1640 1688 200 "Clk_100" "" } { 0 1640 1688 16 "Clk_100" "" } { 736 760 816 752 "Clk_100" "" } { 792 1400 1456 808 "Clk_100" "" } { 456 1648 1696 472 "Clk_100" "" } { 912 1144 1192 928 "Clk_100" "" } { 896 1512 1568 912 "Clk_100" "" } { 784 120 200 800 "Clk_100" "" } { 712 1656 1704 728 "Clk_100" "" } { 104 240 304 120 "Clk_100" "" } { -32 64 144 -16 "Clk_100" "" } { 80 72 128 96 "Clk_100" "" } { 592 1792 1840 608 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp\[0\]\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 2 REG LC8_F29 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_F29; Fanout = 1; REG Node = 'lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp\[0\]\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Clk_100 lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/cmpchain.tdf" 107 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "cmpchain.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/cmpchain.tdf" 107 5 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.900 ns + Longest register pin " "Info: + Longest register to pin delay is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp\[0\]\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 1 REG LC8_F29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_F29; Fanout = 1; REG Node = 'lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp\[0\]\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/cmpchain.tdf" 107 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.600 ns) 2.700 ns lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 2 COMB LC8_F36 2 " "Info: 2: + IC(1.100 ns) + CELL(1.600 ns) = 2.700 ns; Loc. = LC8_F36; Fanout = 2; COMB Node = 'lpm_compare0:inst41\|lpm_compare:lpm_compare_component\|comptree:comparator\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 4.400 ns inst58~9 3 COMB LC3_F36 2 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 4.400 ns; Loc. = LC3_F36; Fanout = 2; COMB Node = 'inst58~9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst58~9 } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 568 1720 1784 616 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(6.300 ns) 11.900 ns test 4 PIN PIN_45 0 " "Info: 4: + IC(1.200 ns) + CELL(6.300 ns) = 11.900 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'test'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst58~9 test } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 488 1816 1992 504 "test" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.300 ns ( 78.15 % ) " "Info: Total cell delay = 9.300 ns ( 78.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 21.85 % ) " "Info: Total interconnect delay = 2.600 ns ( 21.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst58~9 test } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst58~9 {} test {} } { 0.000ns 1.100ns 0.300ns 1.200ns } { 0.000ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Clk_100 lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Clk_100 {} Clk_100~out {} lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst58~9 test } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_compare0:inst41|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst58~9 {} test {} } { 0.000ns 1.100ns 0.300ns 1.200ns } { 0.000ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Bin test 16.400 ns Longest " "Info: Longest tpd from source pin \"Bin\" to destination pin \"test\" is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns Bin 1 PIN PIN_191 2 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_191; Fanout = 2; PIN Node = 'Bin'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bin } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 224 -112 56 240 "Bin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.600 ns) 8.900 ns inst58~9 2 COMB LC3_F36 2 " "Info: 2: + IC(2.400 ns) + CELL(1.600 ns) = 8.900 ns; Loc. = LC3_F36; Fanout = 2; COMB Node = 'inst58~9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Bin inst58~9 } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 568 1720 1784 616 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(6.300 ns) 16.400 ns test 3 PIN PIN_45 0 " "Info: 3: + IC(1.200 ns) + CELL(6.300 ns) = 16.400 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'test'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst58~9 test } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 488 1816 1992 504 "test" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.800 ns ( 78.05 % ) " "Info: Total cell delay = 12.800 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 21.95 % ) " "Info: Total interconnect delay = 3.600 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { Bin inst58~9 test } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { Bin {} Bin~out {} inst58~9 {} test {} } { 0.000ns 0.000ns 2.400ns 1.200ns } { 0.000ns 4.900ns 1.600ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] Dat\[10\] Wr_n 0.800 ns register " "Info: th for register \"lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]\" (data pin = \"Dat\[10\]\", clock pin = \"Wr_n\") is 0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.400 ns + Longest register " "Info: + Longest clock path from clock \"Wr_n\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Wr_n 1 CLK PIN_79 156 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 156; CLK Node = 'Wr_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 392 -112 56 408 "Wr_n" "" } { -112 1200 1280 -96 "Wr_n" "" } { 24 1200 1280 40 "Wr_n" "" } { 176 1200 1280 192 "Wr_n" "" } { 312 1200 1280 328 "Wr_n" "" } { -16 576 656 0 "Wr_n" "" } { 112 576 656 128 "Wr_n" "" } { 248 576 656 264 "Wr_n" "" } { 384 576 656 400 "Wr_n" "" } { 520 576 656 536 "Wr_n" "" } { 648 576 656 664 "Wr_n" "" } { 448 1200 1280 464 "Wr_n" "" } { 576 1200 1280 592 "Wr_n" "" } { 704 1200 1280 720 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LC3_F4 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_F4; Fanout = 1; REG Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Wr_n lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Wr_n lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Wr_n {} Wr_n~out {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Dat\[10\] 1 PIN PIN_80 13 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 13; PIN Node = 'Dat\[10\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[10] } "NODE_NAME" } } { "Horizontal_Generator.bdf" "" { Schematic "C:/Altera/qdesigns/Main/Horizontal_Generator.bdf" { { 352 -112 56 368 "Dat\[15..0\]" "" } { -128 1200 1264 -112 "Dat\[11..0\]" "" } { 160 1200 1264 176 "Dat\[11..0\]" "" } { -32 552 640 -16 "Dat\[11..0\]" "" } { 232 552 640 248 "Dat\[11..0\]" "" } { 504 552 640 520 "Dat\[11..0\]" "" } { 432 1200 1280 448 "Dat\[11..0\]" "" } { 560 1192 1265 576 "Dat\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.900 ns lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LC3_F4 1 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 2.900 ns; Loc. = LC3_F4; Fanout = 1; REG Node = 'lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Dat[10] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 96.55 % ) " "Info: Total cell delay = 2.800 ns ( 96.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 3.45 % ) " "Info: Total interconnect delay = 0.100 ns ( 3.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dat[10] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { Dat[10] {} Dat[10]~out {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Wr_n lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Wr_n {} Wr_n~out {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Dat[10] lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { Dat[10] {} Dat[10]~out {} lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 17 10:30:56 2009 " "Info: Processing ended: Sat Jan 17 10:30:56 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
