[11/17 01:15:54      0s] 
[11/17 01:15:54      0s] Cadence Innovus(TM) Implementation System.
[11/17 01:15:54      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/17 01:15:54      0s] 
[11/17 01:15:54      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[11/17 01:15:54      0s] Options:	
[11/17 01:15:54      0s] Date:		Wed Nov 17 01:15:54 2021
[11/17 01:15:54      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[11/17 01:15:54      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[11/17 01:15:54      0s] 
[11/17 01:15:54      0s] License:
[11/17 01:15:54      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[11/17 01:15:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/17 01:17:34     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[11/17 01:17:34     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[11/17 01:17:34     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[11/17 01:17:34     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[11/17 01:17:34     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[11/17 01:17:34     22s] @(#)CDS: CPE v17.11-s095
[11/17 01:17:34     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[11/17 01:17:34     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[11/17 01:17:34     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/17 01:17:34     22s] @(#)CDS: RCDB 11.10
[11/17 01:17:34     22s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[11/17 01:17:34     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12633_localhost.localdomain_isa06_2021_2022_Vsxvd8.

[11/17 01:17:34     22s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/17 01:17:40     23s] 
[11/17 01:17:40     23s] **INFO:  MMMC transition support version v31-84 
[11/17 01:17:40     23s] 
[11/17 01:17:40     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/17 01:17:40     23s] <CMD> suppressMessage ENCEXT-2799
[11/17 01:17:43     23s] <CMD> getDrawView
[11/17 01:17:43     23s] <CMD> loadWorkspace -name Physical
[11/17 01:17:43     23s] <CMD> win
[11/17 01:34:34     52s] <CMD> set init_design_netlisttype verilog
[11/17 01:34:34     52s] <CMD> set init_design_settop 1
[11/17 01:34:34     52s] <CMD> set init_top_cell IIR_filter
[11/17 01:34:34     52s] <CMD> set init_verilog ../netlist/IIR_filter.v
[11/17 01:34:34     52s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[11/17 01:34:34     52s] <CMD> set init_gnd_net VSS
[11/17 01:34:34     52s] <CMD> set init_pwr_net VDD
[11/17 01:35:01     54s] <CMD> set init_mmmc_file mmm_design.tcl
[11/17 01:35:01     54s] <CMD> init_design
[11/17 01:35:02     54s] #% Begin Load MMMC data ... (date=11/17 01:35:01, mem=410.1M)
[11/17 01:35:02     54s] #% End Load MMMC data ... (date=11/17 01:35:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=410.2M, current mem=410.2M)
[11/17 01:35:02     54s] 
[11/17 01:35:02     54s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[11/17 01:35:02     54s] Set DBUPerIGU to M2 pitch 380.
[11/17 01:35:02     54s] 
[11/17 01:35:02     54s] viaInitial starts at Wed Nov 17 01:35:02 2021
viaInitial ends at Wed Nov 17 01:35:02 2021
Loading view definition file from mmm_design.tcl
[11/17 01:35:02     54s] Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:02     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:03     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:03     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:03     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:03     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:03     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:04     54s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/17 01:35:04     54s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/17 01:35:14     56s] Read 134 cells in library 'NangateOpenCellLibrary' 
[11/17 01:35:14     56s] *** End library_loading (cpu=0.04min, real=0.20min, mem=21.9M, fe_cpu=0.94min, fe_real=19.33min, fe_mem=528.8M) ***
[11/17 01:35:14     56s] #% Begin Load netlist data ... (date=11/17 01:35:14, mem=505.6M)
[11/17 01:35:14     56s] *** Begin netlist parsing (mem=528.8M) ***
[11/17 01:35:14     56s] Created 134 new cells from 1 timing libraries.
[11/17 01:35:14     56s] Reading netlist ...
[11/17 01:35:14     56s] Backslashed names will retain backslash and a trailing blank character.
[11/17 01:35:14     56s] Reading verilog netlist '../netlist/IIR_filter.v'
[11/17 01:35:14     56s] 
[11/17 01:35:14     56s] *** Memory Usage v#1 (Current mem = 528.832M, initial mem = 187.684M) ***
[11/17 01:35:14     56s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=528.8M) ***
[11/17 01:35:14     56s] #% End Load netlist data ... (date=11/17 01:35:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=505.6M, current mem=434.0M)
[11/17 01:35:14     56s] Set top cell to IIR_filter.
[11/17 01:35:17     56s] Hooked 134 DB cells to tlib cells.
[11/17 01:35:17     56s] Starting recursive module instantiation check.
[11/17 01:35:17     56s] No recursion found.
[11/17 01:35:17     56s] Building hierarchical netlist for Cell IIR_filter ...
[11/17 01:35:17     56s] *** Netlist is unique.
[11/17 01:35:17     56s] ** info: there are 135 modules.
[11/17 01:35:17     56s] ** info: there are 453 stdCell insts.
[11/17 01:35:17     56s] 
[11/17 01:35:17     56s] *** Memory Usage v#1 (Current mem = 540.496M, initial mem = 187.684M) ***
[11/17 01:35:17     56s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/17 01:35:17     56s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/17 01:35:17     56s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/17 01:35:17     56s] Set Default Net Delay as 1000 ps.
[11/17 01:35:17     56s] Set Default Net Load as 0.5 pF. 
[11/17 01:35:17     56s] Set Default Input Pin Transition as 0.1 ps.
[11/17 01:35:19     57s] Extraction setup Delayed 
[11/17 01:35:19     57s] *Info: initialize multi-corner CTS.
[11/17 01:35:21     57s] Reading timing constraints file '../netlist/IIR_filter.sdc' ...
[11/17 01:35:21     57s] Current (total cpu=0:00:57.4, real=0:19:27, peak res=557.2M, current mem=557.2M)
[11/17 01:35:21     57s] INFO (CTE): Constraints read successfully.
[11/17 01:35:21     57s] WARNING (CTE-25): Line: 8 of File ../netlist/IIR_filter.sdc : Skipped unsupported command: set_units
[11/17 01:35:21     57s] 
[11/17 01:35:21     57s] 
[11/17 01:35:21     57s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=573.6M, current mem=573.6M)
[11/17 01:35:21     57s] Current (total cpu=0:00:57.6, real=0:19:27, peak res=573.6M, current mem=573.6M)
[11/17 01:35:22     57s] Creating Cell Server ...(0, 1, 1, 1)
[11/17 01:35:22     57s] Summary for sequential cells identification: 
[11/17 01:35:22     57s]   Identified SBFF number: 16
[11/17 01:35:22     57s]   Identified MBFF number: 0
[11/17 01:35:22     57s]   Identified SB Latch number: 0
[11/17 01:35:22     57s]   Identified MB Latch number: 0
[11/17 01:35:22     57s]   Not identified SBFF number: 0
[11/17 01:35:22     57s]   Not identified MBFF number: 0
[11/17 01:35:22     57s]   Not identified SB Latch number: 0
[11/17 01:35:22     57s]   Not identified MB Latch number: 0
[11/17 01:35:22     57s]   Number of sequential cells which are not FFs: 13
[11/17 01:35:22     57s] Total number of combinational cells: 99
[11/17 01:35:22     57s] Total number of sequential cells: 29
[11/17 01:35:22     57s] Total number of tristate cells: 6
[11/17 01:35:22     57s] Total number of level shifter cells: 0
[11/17 01:35:22     57s] Total number of power gating cells: 0
[11/17 01:35:22     57s] Total number of isolation cells: 0
[11/17 01:35:22     57s] Total number of power switch cells: 0
[11/17 01:35:22     57s] Total number of pulse generator cells: 0
[11/17 01:35:22     57s] Total number of always on buffers: 0
[11/17 01:35:22     57s] Total number of retention cells: 0
[11/17 01:35:22     57s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[11/17 01:35:22     57s] Total number of usable buffers: 9
[11/17 01:35:22     57s] List of unusable buffers:
[11/17 01:35:22     57s] Total number of unusable buffers: 0
[11/17 01:35:22     57s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/17 01:35:22     57s] Total number of usable inverters: 6
[11/17 01:35:22     57s] List of unusable inverters:
[11/17 01:35:22     57s] Total number of unusable inverters: 0
[11/17 01:35:22     57s] List of identified usable delay cells:
[11/17 01:35:22     57s] Total number of identified usable delay cells: 0
[11/17 01:35:22     57s] List of identified unusable delay cells:
[11/17 01:35:22     57s] Total number of identified unusable delay cells: 0
[11/17 01:35:22     57s] Creating Cell Server, finished. 
[11/17 01:35:22     57s] 
[11/17 01:35:22     57s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/17 01:35:22     57s] Deleting Cell Server ...
[11/17 01:35:22     57s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[11/17 01:35:22     57s] Extraction setup Started 
[11/17 01:35:22     57s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/17 01:35:22     57s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[11/17 01:35:22     57s] Cap table was created using Encounter 08.10-p004_1.
[11/17 01:35:22     57s] Process name: master_techFreePDK45.
[11/17 01:35:22     57s] Importing multi-corner RC tables ... 
[11/17 01:35:22     57s] Summary of Active RC-Corners : 
[11/17 01:35:22     57s]  
[11/17 01:35:22     57s]  Analysis View: MyAnView
[11/17 01:35:22     57s]     RC-Corner Name        : my_rc
[11/17 01:35:22     57s]     RC-Corner Index       : 0
[11/17 01:35:22     57s]     RC-Corner Temperature : 25 Celsius
[11/17 01:35:22     57s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[11/17 01:35:22     57s]     RC-Corner PreRoute Res Factor         : 1
[11/17 01:35:22     57s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 01:35:22     57s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 01:35:22     57s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 01:35:22     57s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 01:35:22     57s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/17 01:35:22     57s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:35:22     57s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:35:22     57s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 01:35:22     57s] 
[11/17 01:35:22     57s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:35:22     57s] Severity  ID               Count  Summary                                  
[11/17 01:35:22     57s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/17 01:35:22     57s] *** Message Summary: 20 warning(s), 0 error(s)
[11/17 01:35:22     57s] 
[11/17 01:35:45     58s] <CMD> encMessage warning 0
[11/17 01:35:45     58s] Suppress "**WARN ..." messages.
[11/17 01:35:45     58s] <CMD> encMessage debug 0
[11/17 01:35:45     58s] <CMD> encMessage info 0
[11/17 01:35:46     58s] Free PSO.
[11/17 01:35:46     58s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/17 01:35:48     59s] 
[11/17 01:35:48     59s] 
[11/17 01:35:48     59s] Info (SM2C): Status of key globals:
[11/17 01:35:48     59s] 	 MMMC-by-default flow     : 1
[11/17 01:35:48     59s] 	 Default MMMC objs envvar : 0
[11/17 01:35:48     59s] 	 Data portability         : 0
[11/17 01:35:48     59s] 	 MMMC PV Emulation        : 0
[11/17 01:35:48     59s] 	 MMMC debug               : 0
[11/17 01:35:48     59s] 	 Init_Design flow         : 1
[11/17 01:35:48     59s] 
[11/17 01:35:48     59s] 
[11/17 01:35:48     59s] 	 CTE SM2C global          : false
[11/17 01:35:48     59s] 	 Reporting view filter    : false
[11/17 01:35:49     59s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[11/17 01:35:50     59s] Loading view definition file from /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/viewDefinition.tcl
[11/17 01:36:01     62s] *** End library_loading (cpu=0.04min, real=0.18min, mem=6.6M, fe_cpu=1.03min, fe_real=20.12min, fe_mem=552.3M) ***
[11/17 01:36:03     62s] *** Netlist is unique.
[11/17 01:36:04     62s] Loading preference file /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/gui.pref.tcl ...
[11/17 01:36:04     62s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:36:04     62s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:36:06     63s] **WARN: analysis view MyAnView not found, use default_view_setup
[11/17 01:36:15     64s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[11/17 01:47:50     86s] <CMD> encMessage warning 1
[11/17 01:47:50     86s] <CMD> encMessage debug 0
[11/17 01:47:50     86s] <CMD> encMessage info 1
[11/17 01:47:50     86s] <CMD> restoreDesign /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat IIR_filter
[11/17 01:47:50     86s] #% Begin load design ... (date=11/17 01:47:50, mem=661.8M)
[11/17 01:47:51     86s] Resetting process node dependent CCOpt properties.
[11/17 01:47:51     86s] Free PSO.
[11/17 01:47:51     86s] Reset cap table.
[11/17 01:47:51     86s] Cleaning up the current multi-corner RC extraction setup.
[11/17 01:47:51     86s] Resetting process node dependent CCOpt properties.
[11/17 01:47:52     86s] AAE DB initialization (MEM=781.934 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/17 01:47:54     87s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/17 01:47:55     87s] Set DBUPerIGU to 1000.
[11/17 01:47:56     87s] Set net toggle Scale Factor to 1.00
[11/17 01:47:56     87s] Set Shrink Factor to 1.00000
[11/17 01:47:57     87s] Set net toggle Scale Factor to 1.00
[11/17 01:47:57     87s] Set Shrink Factor to 1.00000
[11/17 01:47:57     87s] Set net toggle Scale Factor to 1.00
[11/17 01:47:57     87s] Set Shrink Factor to 1.00000
[11/17 01:47:57     87s] 
[11/17 01:47:57     87s] *** Memory Usage v#1 (Current mem = 618.395M, initial mem = 187.684M) ***
[11/17 01:47:57     87s] 
[11/17 01:47:57     87s] 
[11/17 01:47:57     87s] Info (SM2C): Status of key globals:
[11/17 01:47:57     87s] 	 MMMC-by-default flow     : 1
[11/17 01:47:57     87s] 	 Default MMMC objs envvar : 0
[11/17 01:47:57     87s] 	 Data portability         : 0
[11/17 01:47:57     87s] 	 MMMC PV Emulation        : 0
[11/17 01:47:57     87s] 	 MMMC debug               : 0
[11/17 01:47:57     87s] 	 Init_Design flow         : 1
[11/17 01:47:57     87s] 
[11/17 01:47:57     87s] 
[11/17 01:47:57     87s] 	 CTE SM2C global          : false
[11/17 01:47:57     87s] 	 Reporting view filter    : false
[11/17 01:47:58     87s] Set Default Input Pin Transition as 0.1 ps.
[11/17 01:47:59     88s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[11/17 01:48:00     88s] % Begin Load MMMC data ... (date=11/17 01:48:00, mem=681.9M)
[11/17 01:48:00     88s] % End Load MMMC data ... (date=11/17 01:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=681.9M, current mem=551.0M)
[11/17 01:48:00     88s] 
[11/17 01:48:00     88s] Loading LEF file /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[11/17 01:48:00     88s] Set DBUPerIGU to M2 pitch 380.
[11/17 01:48:01     88s] 
[11/17 01:48:01     88s] viaInitial starts at Wed Nov 17 01:48:01 2021
viaInitial ends at Wed Nov 17 01:48:01 2021
Loading view definition file from /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/viewDefinition.tcl
[11/17 01:48:01     88s] Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[11/17 01:48:13     90s] Read 134 cells in library 'NangateOpenCellLibrary' 
[11/17 01:48:13     90s] *** End library_loading (cpu=0.04min, real=0.20min, mem=8.0M, fe_cpu=1.51min, fe_real=32.32min, fe_mem=629.5M) ***
[11/17 01:48:13     90s] % Begin Load netlist data ... (date=11/17 01:48:13, mem=531.3M)
[11/17 01:48:14     90s] *** Begin netlist parsing (mem=629.5M) ***
[11/17 01:48:14     90s] Created 134 new cells from 1 timing libraries.
[11/17 01:48:14     90s] Reading netlist ...
[11/17 01:48:14     90s] Backslashed names will retain backslash and a trailing blank character.
[11/17 01:48:14     90s] Reading verilogBinary netlist '/home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/IIR_filter.v.bin'
[11/17 01:48:14     90s] Reading binary database version 1
[11/17 01:48:14     90s] 
[11/17 01:48:14     90s] *** Memory Usage v#1 (Current mem = 636.504M, initial mem = 187.684M) ***
[11/17 01:48:14     90s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=636.5M) ***
[11/17 01:48:14     90s] % End Load netlist data ... (date=11/17 01:48:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=534.1M, current mem=534.1M)
[11/17 01:48:14     90s] Set top cell to IIR_filter.
[11/17 01:48:16     91s] Hooked 134 DB cells to tlib cells.
[11/17 01:48:16     91s] Starting recursive module instantiation check.
[11/17 01:48:16     91s] No recursion found.
[11/17 01:48:16     91s] Building hierarchical netlist for Cell IIR_filter ...
[11/17 01:48:16     91s] *** Netlist is unique.
[11/17 01:48:16     91s] ** info: there are 135 modules.
[11/17 01:48:16     91s] ** info: there are 443 stdCell insts.
[11/17 01:48:16     91s] 
[11/17 01:48:16     91s] *** Memory Usage v#1 (Current mem = 648.172M, initial mem = 187.684M) ***
[11/17 01:48:16     91s] *info: set bottom ioPad orient R0
[11/17 01:48:16     91s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/17 01:48:16     91s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/17 01:48:16     91s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/17 01:48:16     91s] Set Default Net Delay as 1000 ps.
[11/17 01:48:16     91s] Set Default Net Load as 0.5 pF. 
[11/17 01:48:16     91s] Set Default Input Pin Transition as 0.1 ps.
[11/17 01:48:16     91s] Loading preference file /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/gui.pref.tcl ...
[11/17 01:48:16     91s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:48:17     91s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:48:17     91s] addRing command will ignore shorts while creating rings.
[11/17 01:48:17     91s] addRing command will disallow rings to go over rows.
[11/17 01:48:17     91s] addRing command will consider rows while creating rings.
[11/17 01:48:17     91s] The ring targets are set to core/block ring wires.
[11/17 01:48:19     91s] **WARN: analysis view MyAnView not found, use default_view_setup
[11/17 01:48:19     91s] **WARN: analysis view MyAnView not found, use default_view_setup
[11/17 01:48:19     91s] Extraction setup Started 
[11/17 01:48:19     91s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/17 01:48:19     91s] Reading Capacitance Table File /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[11/17 01:48:19     91s] Cap table was created using Encounter 08.10-p004_1.
[11/17 01:48:19     91s] Process name: master_techFreePDK45.
[11/17 01:48:19     91s] Importing multi-corner RC tables ... 
[11/17 01:48:19     91s] Summary of Active RC-Corners : 
[11/17 01:48:19     91s]  
[11/17 01:48:19     91s]  Analysis View: MyAnView
[11/17 01:48:19     91s]     RC-Corner Name        : my_rc
[11/17 01:48:19     91s]     RC-Corner Index       : 0
[11/17 01:48:19     91s]     RC-Corner Temperature : 25 Celsius
[11/17 01:48:19     91s]     RC-Corner Cap Table   : '/home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[11/17 01:48:19     91s]     RC-Corner PreRoute Res Factor         : 1
[11/17 01:48:19     91s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 01:48:19     91s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 01:48:19     91s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 01:48:19     91s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 01:48:19     91s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/17 01:48:19     91s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:48:19     91s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:48:19     91s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 01:48:19     91s] *Info: initialize multi-corner CTS.
[11/17 01:48:19     92s] Reading timing constraints file '/home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/libs/mmmc/IIR_filter.sdc' ...
[11/17 01:48:20     92s] Current (total cpu=0:01:32, real=0:32:26, peak res=681.9M, current mem=651.6M)
[11/17 01:48:20     92s] INFO (CTE): Constraints read successfully.
[11/17 01:48:20     92s] WARNING (CTE-25): Line: 8 of File /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/libs/mmmc/IIR_filter.sdc : Skipped unsupported command: set_units
[11/17 01:48:20     92s] 
[11/17 01:48:20     92s] 
[11/17 01:48:20     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=660.1M, current mem=660.1M)
[11/17 01:48:21     92s] Current (total cpu=0:01:32, real=0:32:27, peak res=681.9M, current mem=660.1M)
[11/17 01:48:21     92s] Creating Cell Server ...(0, 1, 1, 1)
[11/17 01:48:21     92s] Summary for sequential cells identification: 
[11/17 01:48:21     92s]   Identified SBFF number: 16
[11/17 01:48:21     92s]   Identified MBFF number: 0
[11/17 01:48:21     92s]   Identified SB Latch number: 0
[11/17 01:48:21     92s]   Identified MB Latch number: 0
[11/17 01:48:21     92s]   Not identified SBFF number: 0
[11/17 01:48:21     92s]   Not identified MBFF number: 0
[11/17 01:48:21     92s]   Not identified SB Latch number: 0
[11/17 01:48:21     92s]   Not identified MB Latch number: 0
[11/17 01:48:21     92s]   Number of sequential cells which are not FFs: 13
[11/17 01:48:21     92s] Total number of combinational cells: 99
[11/17 01:48:21     92s] Total number of sequential cells: 29
[11/17 01:48:21     92s] Total number of tristate cells: 6
[11/17 01:48:21     92s] Total number of level shifter cells: 0
[11/17 01:48:21     92s] Total number of power gating cells: 0
[11/17 01:48:21     92s] Total number of isolation cells: 0
[11/17 01:48:21     92s] Total number of power switch cells: 0
[11/17 01:48:21     92s] Total number of pulse generator cells: 0
[11/17 01:48:21     92s] Total number of always on buffers: 0
[11/17 01:48:21     92s] Total number of retention cells: 0
[11/17 01:48:21     92s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[11/17 01:48:21     92s] Total number of usable buffers: 9
[11/17 01:48:21     92s] List of unusable buffers:
[11/17 01:48:21     92s] Total number of unusable buffers: 0
[11/17 01:48:21     92s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/17 01:48:21     92s] Total number of usable inverters: 6
[11/17 01:48:21     92s] List of unusable inverters:
[11/17 01:48:21     92s] Total number of unusable inverters: 0
[11/17 01:48:21     92s] List of identified usable delay cells:
[11/17 01:48:21     92s] Total number of identified usable delay cells: 0
[11/17 01:48:21     92s] List of identified unusable delay cells:
[11/17 01:48:21     92s] Total number of identified unusable delay cells: 0
[11/17 01:48:21     92s] Creating Cell Server, finished. 
[11/17 01:48:21     92s] 
[11/17 01:48:21     92s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/17 01:48:21     92s] Deleting Cell Server ...
[11/17 01:48:21     92s] % Begin Load floorplan data ... (date=11/17 01:48:21, mem=660.9M)
[11/17 01:48:21     92s] Reading floorplan file - /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/IIR_filter.fp.gz (mem = 771.4M).
[11/17 01:48:21     92s] % Begin Load floorplan data ... (date=11/17 01:48:21, mem=660.9M)
[11/17 01:48:21     92s] *info: reset 652 existing net BottomPreferredLayer and AvoidDetour
[11/17 01:48:21     92s] Deleting old partition specification.
[11/17 01:48:21     92s] Set FPlanBox to (0 0 99940 98560)
[11/17 01:48:21     92s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/17 01:48:21     92s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/17 01:48:21     92s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/17 01:48:21     92s]  ... processed partition successfully.
[11/17 01:48:21     92s] Reading binary special route file /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/IIR_filter.fp.spr.gz (Created by Innovus v17.11-s080_1 on Tue Nov 16 21:26:00 2021, version: 1)
[11/17 01:48:21     92s] Extracting standard cell pins and blockage ...... 
[11/17 01:48:21     92s] Pin and blockage extraction finished
[11/17 01:48:21     92s] % End Load floorplan data ... (date=11/17 01:48:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=660.9M, current mem=660.9M)
[11/17 01:48:21     92s] % End Load floorplan data ... (date=11/17 01:48:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=660.9M, current mem=660.9M)
[11/17 01:48:21     92s] % Begin Load SymbolTable ... (date=11/17 01:48:21, mem=660.9M)
[11/17 01:48:22     92s] % End Load SymbolTable ... (date=11/17 01:48:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=661.1M, current mem=661.1M)
[11/17 01:48:22     92s] % Begin Load placement data ... (date=11/17 01:48:22, mem=661.1M)
[11/17 01:48:22     92s] Reading placement file - /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/IIR_filter.place.gz.
[11/17 01:48:22     92s] *** Checked 2 GNC rules.
[11/17 01:48:22     92s] *** applyConnectGlobalNets disabled.
[11/17 01:48:22     92s] ** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Tue Nov 16 21:26:00 2021, version# 1) ...
[11/17 01:48:22     92s] *** Checked 2 GNC rules.
[11/17 01:48:22     92s] *** applyConnectGlobalNets disabled.
[11/17 01:48:22     92s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=771.4M) ***
[11/17 01:48:22     92s] Total net length = 3.916e+03 (1.683e+03 2.233e+03) (ext = 6.658e+02)
[11/17 01:48:22     92s] % End Load placement data ... (date=11/17 01:48:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=661.8M, current mem=661.8M)
[11/17 01:48:22     92s] *** Checked 2 GNC rules.
[11/17 01:48:22     92s] *** Applying global-net connections...
[11/17 01:48:22     92s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/17 01:48:22     92s] % Begin Load routing data ... (date=11/17 01:48:22, mem=661.8M)
[11/17 01:48:22     92s] Reading routing file - /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/IIR_filter.route.gz.
[11/17 01:48:22     92s] Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Tue Nov 16 21:26:01 2021 Format: 16.2) ...
[11/17 01:48:22     92s] Suppress "**WARN ..." messages.
[11/17 01:48:22     92s] routingBox: (0 0) (99940 98560)
[11/17 01:48:22     92s] coreBox:    (10260 10080) (89680 88480)
[11/17 01:48:22     92s] Un-suppress "**WARN ..." messages.
[11/17 01:48:22     92s] *** Total 652 nets are successfully restored.
[11/17 01:48:22     92s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=771.4M) ***
[11/17 01:48:23     92s] % End Load routing data ... (date=11/17 01:48:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=663.3M, current mem=663.3M)
[11/17 01:48:23     92s] Reading property file /home/isa06_2021_2022/lab1/lab1/innovus/IIR_filter.enc.dat/IIR_filter.prop
[11/17 01:48:23     92s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=771.4M) ***
[11/17 01:48:23     92s] Set Default Input Pin Transition as 0.1 ps.
[11/17 01:48:24     92s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[11/17 01:48:24     92s] Initializing multi-corner capacitance tables ... 
[11/17 01:48:24     92s] Initializing multi-corner resistance tables ...
[11/17 01:48:24     93s] % Begin Load power constraints ... (date=11/17 01:48:24, mem=662.6M)
[11/17 01:48:24     93s] % End Load power constraints ... (date=11/17 01:48:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.6M, current mem=662.6M)
[11/17 01:48:24     93s] Start generating vias ...
[11/17 01:48:24     93s] #Skip building auto via since it is not turned on.
[11/17 01:48:24     93s] Via generation completed.
[11/17 01:48:24     93s] % Begin load AAE data ... (date=11/17 01:48:24, mem=663.6M)
[11/17 01:48:25     93s] AAE DB initialization (MEM=792.055 CPU=0:00:00.2 REAL=0:00:01.0) 
[11/17 01:48:25     93s] % End load AAE data ... (date=11/17 01:48:25, total cpu=0:00:00.2, real=0:00:01.0, peak res=664.3M, current mem=664.3M)
[11/17 01:48:25     93s] Restoring CCOpt config...
[11/17 01:48:25     93s] Restoring CCOpt config done.
[11/17 01:48:25     93s] Creating Cell Server ...(0, 1, 1, 1)
[11/17 01:48:25     93s] Summary for sequential cells identification: 
[11/17 01:48:25     93s]   Identified SBFF number: 16
[11/17 01:48:25     93s]   Identified MBFF number: 0
[11/17 01:48:25     93s]   Identified SB Latch number: 0
[11/17 01:48:25     93s]   Identified MB Latch number: 0
[11/17 01:48:25     93s]   Not identified SBFF number: 0
[11/17 01:48:25     93s]   Not identified MBFF number: 0
[11/17 01:48:25     93s]   Not identified SB Latch number: 0
[11/17 01:48:25     93s]   Not identified MB Latch number: 0
[11/17 01:48:25     93s]   Number of sequential cells which are not FFs: 13
[11/17 01:48:25     93s] Total number of combinational cells: 99
[11/17 01:48:25     93s] Total number of sequential cells: 29
[11/17 01:48:25     93s] Total number of tristate cells: 6
[11/17 01:48:25     93s] Total number of level shifter cells: 0
[11/17 01:48:25     93s] Total number of power gating cells: 0
[11/17 01:48:25     93s] Total number of isolation cells: 0
[11/17 01:48:25     93s] Total number of power switch cells: 0
[11/17 01:48:25     93s] Total number of pulse generator cells: 0
[11/17 01:48:25     93s] Total number of always on buffers: 0
[11/17 01:48:25     93s] Total number of retention cells: 0
[11/17 01:48:25     93s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[11/17 01:48:25     93s] Total number of usable buffers: 9
[11/17 01:48:25     93s] List of unusable buffers:
[11/17 01:48:25     93s] Total number of unusable buffers: 0
[11/17 01:48:25     93s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/17 01:48:25     93s] Total number of usable inverters: 6
[11/17 01:48:25     93s] List of unusable inverters:
[11/17 01:48:25     93s] Total number of unusable inverters: 0
[11/17 01:48:25     93s] List of identified usable delay cells:
[11/17 01:48:25     93s] Total number of identified usable delay cells: 0
[11/17 01:48:25     93s] List of identified unusable delay cells:
[11/17 01:48:25     93s] Total number of identified unusable delay cells: 0
[11/17 01:48:25     93s] Creating Cell Server, finished. 
[11/17 01:48:25     93s] 
[11/17 01:48:25     93s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/17 01:48:25     93s] Deleting Cell Server ...
[11/17 01:48:25     93s] #% End load design ... (date=11/17 01:48:25, total cpu=0:00:06.7, real=0:00:35.0, peak res=681.9M, current mem=664.4M)
[11/17 01:48:25     93s] 
[11/17 01:48:25     93s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:48:25     93s] Severity  ID               Count  Summary                                  
[11/17 01:48:25     93s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/17 01:48:25     93s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/17 01:48:25     93s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/17 01:48:25     93s] *** Message Summary: 5 warning(s), 0 error(s)
[11/17 01:48:25     93s] 
[11/17 01:48:25     93s] <CMD> setDrawView fplan
[11/17 01:48:26     93s] <CMD> encMessage warning 1
[11/17 01:48:26     93s] <CMD> encMessage debug 0
[11/17 01:48:26     93s] <CMD> encMessage info 1
[11/17 01:50:10     97s] <CMD> setLayerPreference pinObj -isVisible 1
[11/17 01:50:10     97s] <CMD> setLayerPreference pinblock -isVisible 1
[11/17 01:50:10     97s] <CMD> setLayerPreference pinstdCell -isVisible 1
[11/17 01:50:10     97s] <CMD> setLayerPreference pinio -isVisible 1
[11/17 01:50:10     97s] <CMD> setLayerPreference piniopin -isVisible 1
[11/17 01:50:10     97s] <CMD> setLayerPreference pinother -isVisible 1
[11/17 01:50:11     97s] <CMD> setLayerPreference layoutObj -isVisible 1
[11/17 01:50:18     97s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[11/17 01:50:21     97s] <CMD> setLayerPreference pinObj -isSelectable 1
[11/17 01:50:21     97s] <CMD> setLayerPreference cellBlkgObj -isSelectable 1
[11/17 01:50:21     97s] <CMD> setLayerPreference layoutObj -isSelectable 1
[11/17 01:50:23     97s] <CMD> setLayerPreference pinObj -isVisible 0
[11/17 01:50:23     97s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[11/17 01:50:23     97s] <CMD> setLayerPreference layoutObj -isVisible 0
[11/17 01:50:24     98s] <CMD> setLayerPreference pinObj -isVisible 1
[11/17 01:50:24     98s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[11/17 01:50:24     98s] <CMD> setLayerPreference layoutObj -isVisible 1
[11/17 01:50:36     98s] <CMD> gui_select -rect {54.974 17.349 15.495 40.632}
[11/17 01:50:38     98s] <CMD> deselectAll
[11/17 01:50:40     99s] <CMD> gui_select -rect {55.581 46.401 7.396 2.671}
[11/17 01:50:41     99s] <CMD> deselectAll
[11/17 01:50:42     99s] <CMD> gui_select -rect {14.786 40.935 44.648 5.303}
[11/17 01:50:46     99s] <CMD> gui_select -rect {-7.946 58.001 63.370 -9.111}
[11/17 01:50:48     99s] <CMD> deselectAll
[11/17 01:51:00    100s] <CMD> setLayerPreference instanceCell -isVisible 0
[11/17 01:51:00    100s] <CMD> setLayerPreference instanceFunction -isVisible 0
[11/17 01:51:00    100s] <CMD> setLayerPreference instanceStatus -isVisible 0
[11/17 01:51:01    100s] <CMD> setLayerPreference instanceCell -isVisible 1
[11/17 01:51:01    100s] <CMD> setLayerPreference instanceFunction -isVisible 1
[11/17 01:51:01    100s] <CMD> setLayerPreference instanceStatus -isVisible 1
[11/17 01:51:02    100s] <CMD> setLayerPreference instanceCell -isVisible 0
[11/17 01:51:02    100s] <CMD> setLayerPreference instanceFunction -isVisible 0
[11/17 01:51:02    100s] <CMD> setLayerPreference instanceStatus -isVisible 0
[11/17 01:51:03    100s] <CMD> setLayerPreference instanceCell -isVisible 1
[11/17 01:51:03    100s] <CMD> setLayerPreference instanceFunction -isVisible 1
[11/17 01:51:03    100s] <CMD> setLayerPreference instanceStatus -isVisible 1
[11/17 01:51:19    101s] <CMD> selectPhyPin 24.9850 0.0000 25.7850 0.8000 10 {a1[0]}
[11/17 01:51:27    101s] <CMD> pan -2.802 -22.698
[11/17 01:52:24    103s] <CMD> setPlaceMode -fp false
[11/17 01:52:24    103s] <CMD> placeDesign
[11/17 01:52:24    103s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 25, percentage of missing scan cell = 0.00% (0 / 25)
[11/17 01:52:24    103s] *** Starting placeDesign default flow ***
[11/17 01:52:24    103s] *** Start deleteBufferTree ***
[11/17 01:52:25    103s] Info: Detect buffers to remove automatically.
[11/17 01:52:25    103s] Analyzing netlist ...
[11/17 01:52:25    103s] Updating netlist
[11/17 01:52:26    104s] Start AAE Lib Loading. (MEM=812.852)
[11/17 01:52:26    104s] End AAE Lib Loading. (MEM=1014.13 CPU=0:00:00.0 Real=0:00:00.0)
[11/17 01:52:26    104s] 
[11/17 01:52:26    104s] *summary: 1 instances (buffers/inverters) removed
[11/17 01:52:26    104s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/17 01:52:26    104s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 01:52:26    104s] Set Using Default Delay Limit as 101.
[11/17 01:52:26    104s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 01:52:26    104s] Set Default Net Delay as 0 ps.
[11/17 01:52:26    104s] Set Default Net Load as 0 pF. 
[11/17 01:52:26    104s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 01:52:26    104s] Effort level <high> specified for reg2reg_tmp.12633 path_group
[11/17 01:52:26    104s] #################################################################################
[11/17 01:52:26    104s] # Design Stage: PreRoute
[11/17 01:52:26    104s] # Design Name: IIR_filter
[11/17 01:52:26    104s] # Design Mode: 90nm
[11/17 01:52:26    104s] # Analysis Mode: MMMC OCV 
[11/17 01:52:26    104s] # Parasitics Mode: No SPEF/RCDB
[11/17 01:52:26    104s] # Signoff Settings: SI On 
[11/17 01:52:26    104s] #################################################################################
[11/17 01:52:26    104s] Calculate early delays in OCV mode...
[11/17 01:52:26    104s] Calculate late delays in OCV mode...
[11/17 01:52:26    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 1016.9M, InitMEM = 1016.9M)
[11/17 01:52:26    104s] Start delay calculation (fullDC) (1 T). (MEM=1016.89)
[11/17 01:52:27    104s] End AAE Lib Interpolated Model. (MEM=1041.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:52:28    104s] First Iteration Infinite Tw... 
[11/17 01:52:29    104s] Total number of fetched objects 629
[11/17 01:52:29    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:52:29    104s] End delay calculation. (MEM=1098.73 CPU=0:00:00.3 REAL=0:00:01.0)
[11/17 01:52:30    105s] End delay calculation (fullDC). (MEM=1001.36 CPU=0:00:00.9 REAL=0:00:04.0)
[11/17 01:52:30    105s] *** CDM Built up (cpu=0:00:00.9  real=0:00:04.0  mem= 1001.4M) ***
[11/17 01:52:30    105s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 01:52:30    105s] Set Using Default Delay Limit as 1000.
[11/17 01:52:30    105s] Set Default Net Delay as 1000 ps.
[11/17 01:52:30    105s] Set Default Net Load as 0.5 pF. 
[11/17 01:52:30    105s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/17 01:52:30    105s] Deleted 934 physical insts (cell - / prefix -).
[11/17 01:52:30    105s] *** Starting "NanoPlace(TM) placement v#10 (mem=979.2M)" ...
[11/17 01:52:31    105s] total jobs 1303
[11/17 01:52:31    105s] multi thread init TemplateIndex for each ta. thread num 1
[11/17 01:52:31    105s] Wait...
[11/17 01:52:35    105s] *** Build Buffered Sizing Timing Model
[11/17 01:52:35    105s] (cpu=0:00:00.8 mem=979.2M) ***
[11/17 01:52:35    106s] *** Build Virtual Sizing Timing Model
[11/17 01:52:35    106s] (cpu=0:00:00.9 mem=979.2M) ***
[11/17 01:52:35    106s] No user setting net weight.
[11/17 01:52:35    106s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/17 01:52:35    106s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/17 01:52:35    106s] Define the scan chains before using this option.
[11/17 01:52:35    106s] Type 'man IMPSP-9042' for more detail.
[11/17 01:52:35    106s] #std cell=442 (0 fixed + 442 movable) #block=0 (0 floating + 0 preplaced)
[11/17 01:52:35    106s] #ioInst=0 #net=625 #term=1692 #term/net=2.71, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=40
[11/17 01:52:35    106s] stdCell: 442 single + 0 double + 0 multi
[11/17 01:52:35    106s] Total standard cell length = 0.6612 (mm), area = 0.0009 (mm^2)
[11/17 01:52:35    106s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 01:52:35    106s] Estimated cell power/ground rail width = 0.197 um
[11/17 01:52:35    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:52:35    106s] Apply auto density screen in pre-place stage.
[11/17 01:52:35    106s] Auto density screen increases utilization from 0.595 to 0.611
[11/17 01:52:35    106s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 979.2M
[11/17 01:52:35    106s] Average module density = 0.611.
[11/17 01:52:35    106s] Density for the design = 0.611.
[11/17 01:52:35    106s]        = stdcell_area 3480 sites (926 um^2) / alloc_area 5696 sites (1515 um^2).
[11/17 01:52:35    106s] Pin Density = 0.2891.
[11/17 01:52:35    106s]             = total # of pins 1692 / total area 5852.
[11/17 01:52:35    106s] Initial padding reaches pin density 0.583 for top
[11/17 01:52:35    106s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.505
[11/17 01:52:35    106s] Initial padding increases density from 0.611 to 0.780 for top
[11/17 01:52:35    106s] === lastAutoLevel = 6 
[11/17 01:52:35    106s] [adp] 0:1:0:1
[11/17 01:52:36    106s] Clock gating cells determined by native netlist tracing.
[11/17 01:52:36    106s] Effort level <high> specified for reg2reg path_group
[11/17 01:52:38    106s] Iteration  1: Total net bbox = 1.994e+03 (1.16e+03 8.38e+02)
[11/17 01:52:38    106s]               Est.  stn bbox = 2.154e+03 (1.26e+03 8.98e+02)
[11/17 01:52:38    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 967.3M
[11/17 01:52:38    106s] Iteration  2: Total net bbox = 1.994e+03 (1.16e+03 8.38e+02)
[11/17 01:52:38    106s]               Est.  stn bbox = 2.154e+03 (1.26e+03 8.98e+02)
[11/17 01:52:38    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 968.3M
[11/17 01:52:38    106s] exp_mt_sequential is set from setPlaceMode option to 1
[11/17 01:52:38    106s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/17 01:52:38    106s] place_exp_mt_interval set to default 32
[11/17 01:52:38    106s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/17 01:52:38    106s] Iteration  3: Total net bbox = 1.932e+03 (1.00e+03 9.32e+02)
[11/17 01:52:38    106s]               Est.  stn bbox = 2.173e+03 (1.12e+03 1.05e+03)
[11/17 01:52:38    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 984.3M
[11/17 01:52:38    106s] Total number of setup views is 1.
[11/17 01:52:38    106s] Total number of active setup views is 1.
[11/17 01:52:38    106s] Active setup views:
[11/17 01:52:38    106s]     MyAnView
[11/17 01:52:39    106s] Iteration  4: Total net bbox = 2.742e+03 (1.26e+03 1.48e+03)
[11/17 01:52:39    106s]               Est.  stn bbox = 3.111e+03 (1.39e+03 1.72e+03)
[11/17 01:52:39    106s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 984.3M
[11/17 01:52:39    106s] Iteration  5: Total net bbox = 3.373e+03 (1.46e+03 1.92e+03)
[11/17 01:52:39    106s]               Est.  stn bbox = 3.820e+03 (1.63e+03 2.19e+03)
[11/17 01:52:39    106s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 984.3M
[11/17 01:52:40    107s] Iteration  6: Total net bbox = 3.566e+03 (1.56e+03 2.01e+03)
[11/17 01:52:40    107s]               Est.  stn bbox = 4.010e+03 (1.75e+03 2.26e+03)
[11/17 01:52:40    107s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 984.3M
[11/17 01:52:41    107s] Iteration  7: Total net bbox = 3.844e+03 (1.72e+03 2.13e+03)
[11/17 01:52:41    107s]               Est.  stn bbox = 4.293e+03 (1.91e+03 2.39e+03)
[11/17 01:52:41    107s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 984.3M
[11/17 01:52:42    107s] Iteration  8: Total net bbox = 3.760e+03 (1.71e+03 2.05e+03)
[11/17 01:52:42    107s]               Est.  stn bbox = 4.197e+03 (1.90e+03 2.30e+03)
[11/17 01:52:42    107s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 984.3M
[11/17 01:52:42    107s] Starting Early Global Route rough congestion estimation: mem = 984.3M
[11/17 01:52:42    107s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/17 01:52:42    107s] (I)       Reading DB...
[11/17 01:52:42    107s] (I)       before initializing RouteDB syMemory usage = 984.3 MB
[11/17 01:52:42    107s] (I)       congestionReportName   : 
[11/17 01:52:42    107s] (I)       layerRangeFor2DCongestion : 
[11/17 01:52:42    107s] (I)       buildTerm2TermWires    : 1
[11/17 01:52:42    107s] (I)       doTrackAssignment      : 1
[11/17 01:52:42    107s] (I)       dumpBookshelfFiles     : 0
[11/17 01:52:42    107s] (I)       numThreads             : 1
[11/17 01:52:42    107s] (I)       bufferingAwareRouting  : false
[11/17 01:52:42    107s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 01:52:42    107s] (I)       honorPin               : false
[11/17 01:52:42    107s] (I)       honorPinGuide          : true
[11/17 01:52:42    107s] (I)       honorPartition         : false
[11/17 01:52:42    107s] (I)       allowPartitionCrossover: false
[11/17 01:52:42    107s] (I)       honorSingleEntry       : true
[11/17 01:52:42    107s] (I)       honorSingleEntryStrong : true
[11/17 01:52:42    107s] (I)       handleViaSpacingRule   : false
[11/17 01:52:42    107s] (I)       handleEolSpacingRule   : false
[11/17 01:52:42    107s] (I)       PDConstraint           : none
[11/17 01:52:42    107s] (I)       expBetterNDRHandling   : false
[11/17 01:52:42    107s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 01:52:42    107s] (I)       routingEffortLevel     : 3
[11/17 01:52:42    107s] (I)       effortLevel            : standard
[11/17 01:52:42    107s] [NR-eGR] minRouteLayer          : 2
[11/17 01:52:42    107s] [NR-eGR] maxRouteLayer          : 127
[11/17 01:52:42    107s] (I)       relaxedTopLayerCeiling : 127
[11/17 01:52:42    107s] (I)       relaxedBottomLayerFloor: 2
[11/17 01:52:42    107s] (I)       numRowsPerGCell        : 2
[11/17 01:52:42    107s] (I)       speedUpLargeDesign     : 0
[11/17 01:52:42    107s] (I)       multiThreadingTA       : 1
[11/17 01:52:42    107s] (I)       blkAwareLayerSwitching : 1
[11/17 01:52:42    107s] (I)       optimizationMode       : false
[11/17 01:52:42    107s] (I)       routeSecondPG          : false
[11/17 01:52:42    107s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 01:52:42    107s] (I)       detourLimitForLayerRelax: 0.00
[11/17 01:52:42    107s] (I)       punchThroughDistance   : 500.00
[11/17 01:52:42    107s] (I)       scenicBound            : 1.15
[11/17 01:52:42    107s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 01:52:42    107s] (I)       source-to-sink ratio   : 0.00
[11/17 01:52:42    107s] (I)       targetCongestionRatioH : 1.00
[11/17 01:52:42    107s] (I)       targetCongestionRatioV : 1.00
[11/17 01:52:42    107s] (I)       layerCongestionRatio   : 0.70
[11/17 01:52:42    107s] (I)       m1CongestionRatio      : 0.10
[11/17 01:52:42    107s] (I)       m2m3CongestionRatio    : 0.70
[11/17 01:52:42    107s] (I)       localRouteEffort       : 1.00
[11/17 01:52:42    107s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 01:52:42    107s] (I)       supplyScaleFactorH     : 1.00
[11/17 01:52:42    107s] (I)       supplyScaleFactorV     : 1.00
[11/17 01:52:42    107s] (I)       highlight3DOverflowFactor: 0.00
[11/17 01:52:42    107s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 01:52:42    107s] (I)       routeVias              : 
[11/17 01:52:42    107s] (I)       readTROption           : true
[11/17 01:52:42    107s] (I)       extraSpacingFactor     : 1.00
[11/17 01:52:42    107s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 01:52:42    107s] (I)       routeSelectedNetsOnly  : false
[11/17 01:52:42    107s] (I)       clkNetUseMaxDemand     : false
[11/17 01:52:42    107s] (I)       extraDemandForClocks   : 0
[11/17 01:52:42    107s] (I)       steinerRemoveLayers    : false
[11/17 01:52:42    107s] (I)       demoteLayerScenicScale : 1.00
[11/17 01:52:42    107s] (I)       nonpreferLayerCostScale : 100.00
[11/17 01:52:42    107s] (I)       similarTopologyRoutingFast : false
[11/17 01:52:42    107s] (I)       spanningTreeRefinement : false
[11/17 01:52:42    107s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 01:52:42    107s] (I)       starting read tracks
[11/17 01:52:42    107s] (I)       build grid graph
[11/17 01:52:42    107s] (I)       build grid graph start
[11/17 01:52:42    107s] [NR-eGR] Layer1 has no routable track
[11/17 01:52:42    107s] [NR-eGR] Layer2 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer3 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer4 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer5 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer6 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer7 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer8 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer9 has single uniform track structure
[11/17 01:52:42    107s] [NR-eGR] Layer10 has single uniform track structure
[11/17 01:52:42    107s] (I)       build grid graph end
[11/17 01:52:42    107s] (I)       numViaLayers=10
[11/17 01:52:42    107s] (I)       Reading via via1_8 for layer: 0 
[11/17 01:52:42    107s] (I)       Reading via via2_8 for layer: 1 
[11/17 01:52:42    107s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:52:42    107s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:52:42    107s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:52:42    107s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:52:42    107s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:52:42    107s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:52:42    107s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:52:42    107s] (I)       end build via table
[11/17 01:52:42    107s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=70 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 01:52:42    107s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 01:52:42    107s] (I)       readDataFromPlaceDB
[11/17 01:52:42    107s] (I)       Read net information..
[11/17 01:52:42    107s] [NR-eGR] Read numTotalNets=625  numIgnoredNets=0
[11/17 01:52:42    107s] (I)       Read testcase time = 0.010 seconds
[11/17 01:52:42    107s] 
[11/17 01:52:42    107s] (I)       read default dcut vias
[11/17 01:52:42    107s] (I)       Reading via via1_7 for layer: 0 
[11/17 01:52:42    107s] (I)       Reading via via2_5 for layer: 1 
[11/17 01:52:42    107s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:52:42    107s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:52:42    107s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:52:42    107s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:52:42    107s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:52:42    107s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:52:42    107s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:52:42    107s] (I)       build grid graph start
[11/17 01:52:42    107s] (I)       build grid graph end
[11/17 01:52:42    107s] (I)       Model blockage into capacity
[11/17 01:52:42    107s] (I)       Read numBlocks=70  numPreroutedWires=0  numCapScreens=0
[11/17 01:52:42    107s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer2 : 1126360800  (11.44%)
[11/17 01:52:42    107s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/17 01:52:42    107s] (I)       Modeling time = 0.000 seconds
[11/17 01:52:42    107s] 
[11/17 01:52:42    107s] (I)       Number of ignored nets = 0
[11/17 01:52:42    107s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 01:52:42    107s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 01:52:42    107s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 01:52:42    107s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 01:52:42    107s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 01:52:42    107s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 01:52:42    107s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 01:52:42    107s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 01:52:42    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:52:42    107s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:52:42    107s] (I)       Before initializing earlyGlobalRoute syMemory usage = 984.3 MB
[11/17 01:52:42    107s] (I)       Ndr track 0 does not exist
[11/17 01:52:42    107s] (I)       Layer1  viaCost=200.00
[11/17 01:52:42    107s] (I)       Layer2  viaCost=200.00
[11/17 01:52:42    107s] (I)       Layer3  viaCost=100.00
[11/17 01:52:42    107s] (I)       Layer4  viaCost=100.00
[11/17 01:52:42    107s] (I)       Layer5  viaCost=100.00
[11/17 01:52:42    107s] (I)       Layer6  viaCost=100.00
[11/17 01:52:42    107s] (I)       Layer7  viaCost=100.00
[11/17 01:52:42    107s] (I)       Layer8  viaCost=100.00
[11/17 01:52:42    107s] (I)       Layer9  viaCost=100.00
[11/17 01:52:42    107s] (I)       ---------------------Grid Graph Info--------------------
[11/17 01:52:42    107s] (I)       routing area        :  (0, 0) - (99940, 98560)
[11/17 01:52:42    107s] (I)       core area           :  (10260, 10080) - (89680, 88480)
[11/17 01:52:42    107s] (I)       Site Width          :   380  (dbu)
[11/17 01:52:42    107s] (I)       Row Height          :  2800  (dbu)
[11/17 01:52:42    107s] (I)       GCell Width         :  5600  (dbu)
[11/17 01:52:42    107s] (I)       GCell Height        :  5600  (dbu)
[11/17 01:52:42    107s] (I)       grid                :    18    18    10
[11/17 01:52:42    107s] (I)       vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[11/17 01:52:42    107s] (I)       horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[11/17 01:52:42    107s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 01:52:42    107s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 01:52:42    107s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 01:52:42    107s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/17 01:52:42    107s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[11/17 01:52:42    107s] (I)       Total num of tracks :     0   263   352   178   175   178    58    59    30    29
[11/17 01:52:42    107s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 01:52:42    107s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 01:52:42    107s] (I)       --------------------------------------------------------
[11/17 01:52:42    107s] 
[11/17 01:52:42    107s] [NR-eGR] ============ Routing rule table ============
[11/17 01:52:42    107s] [NR-eGR] Rule id 0. Nets 625 
[11/17 01:52:42    107s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 01:52:42    107s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 01:52:42    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:52:42    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:52:42    107s] [NR-eGR] ========================================
[11/17 01:52:42    107s] [NR-eGR] 
[11/17 01:52:42    107s] (I)       After initializing earlyGlobalRoute syMemory usage = 984.3 MB
[11/17 01:52:42    107s] (I)       Loading and dumping file time : 0.02 seconds
[11/17 01:52:42    107s] (I)       ============= Initialization =============
[11/17 01:52:42    107s] (I)       numLocalWires=326  numGlobalNetBranches=99  numLocalNetBranches=76
[11/17 01:52:42    107s] (I)       totalPins=1692  totalGlobalPin=1446 (85.46%)
[11/17 01:52:42    107s] (I)       total 2D Cap : 23332 = (11070 H, 12262 V)
[11/17 01:52:42    107s] (I)       ============  Phase 1a Route ============
[11/17 01:52:42    107s] (I)       Phase 1a runs 0.00 seconds
[11/17 01:52:42    107s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/17 01:52:42    107s] (I)       Usage: 1527 = (729 H, 798 V) = (6.59% H, 6.51% V) = (2.041e+03um H, 2.234e+03um V)
[11/17 01:52:42    107s] (I)       
[11/17 01:52:42    107s] (I)       ============  Phase 1b Route ============
[11/17 01:52:42    107s] (I)       Usage: 1527 = (729 H, 798 V) = (6.59% H, 6.51% V) = (2.041e+03um H, 2.234e+03um V)
[11/17 01:52:42    107s] (I)       
[11/17 01:52:42    107s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/17 01:52:42    107s] 
[11/17 01:52:42    107s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 01:52:42    107s] Finished Early Global Route rough congestion estimation: mem = 984.3M
[11/17 01:52:42    107s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/17 01:52:42    107s] Congestion driven padding in post-place stage.
[11/17 01:52:42    107s] Congestion driven padding increases utilization from 0.780 to 0.781
[11/17 01:52:42    107s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 984.3M
[11/17 01:52:42    107s] Global placement CDP skipped at cutLevel 7.
[11/17 01:52:42    107s] Iteration  9: Total net bbox = 3.849e+03 (1.79e+03 2.06e+03)
[11/17 01:52:42    107s]               Est.  stn bbox = 4.285e+03 (1.97e+03 2.31e+03)
[11/17 01:52:42    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 984.3M
[11/17 01:52:42    107s] Iteration 10: Total net bbox = 3.849e+03 (1.79e+03 2.06e+03)
[11/17 01:52:42    107s]               Est.  stn bbox = 4.285e+03 (1.97e+03 2.31e+03)
[11/17 01:52:42    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 984.3M
[11/17 01:52:42    107s] *** cost = 3.849e+03 (1.79e+03 2.06e+03) (cpu for global=0:00:01.1) real=0:00:06.0***
[11/17 01:52:42    107s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/17 01:52:42    107s] Solver runtime cpu: 0:00:00.9 real: 0:00:04.2
[11/17 01:52:42    107s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:05.0
[11/17 01:52:42    107s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 01:52:42    107s] Type 'man IMPSP-9025' for more detail.
[11/17 01:52:42    107s] #spOpts: mergeVia=F 
[11/17 01:52:42    107s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 01:52:42    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:52:42    107s] *** Starting refinePlace (0:01:48 mem=984.3M) ***
[11/17 01:52:42    107s] Total net bbox length = 3.885e+03 (1.821e+03 2.064e+03) (ext = 3.931e+02)
[11/17 01:52:42    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:52:42    107s] Starting refinePlace ...
[11/17 01:52:42    107s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/17 01:52:42    107s] Density distribution unevenness ratio = 4.590%
[11/17 01:52:42    107s]   Spread Effort: high, standalone mode, useDDP on.
[11/17 01:52:42    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=984.3MB) @(0:01:48 - 0:01:48).
[11/17 01:52:42    107s] Move report: preRPlace moves 442 insts, mean move: 0.38 um, max move: 2.26 um
[11/17 01:52:42    107s] 	Max move on inst (mult_64_U5): (26.39, 36.56) --> (27.93, 35.84)
[11/17 01:52:42    107s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[11/17 01:52:42    107s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 01:52:42    107s] Placement tweakage begins.
[11/17 01:52:42    107s] wire length = 4.458e+03
[11/17 01:52:43    107s] wire length = 4.195e+03
[11/17 01:52:43    107s] Placement tweakage ends.
[11/17 01:52:43    107s] Move report: tweak moves 87 insts, mean move: 2.01 um, max move: 5.39 um
[11/17 01:52:43    107s] 	Max move on inst (mult_64_U25): (27.17, 37.24) --> (31.16, 35.84)
[11/17 01:52:43    107s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=984.3MB) @(0:01:48 - 0:01:48).
[11/17 01:52:43    107s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:52:43    107s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=984.3MB) @(0:01:48 - 0:01:48).
[11/17 01:52:43    107s] Move report: Detail placement moves 442 insts, mean move: 0.71 um, max move: 5.61 um
[11/17 01:52:43    107s] 	Max move on inst (mult_64_U25): (27.64, 37.93) --> (31.16, 35.84)
[11/17 01:52:43    107s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 984.3MB
[11/17 01:52:43    107s] Statistics of distance of Instance movement in refine placement:
[11/17 01:52:43    107s]   maximum (X+Y) =         5.61 um
[11/17 01:52:43    107s]   inst (mult_64_U25) with max move: (27.642, 37.9325) -> (31.16, 35.84)
[11/17 01:52:43    107s]   mean    (X+Y) =         0.71 um
[11/17 01:52:43    107s] Total instances flipped for WireLenOpt: 47
[11/17 01:52:43    107s] Summary Report:
[11/17 01:52:43    107s] Instances move: 442 (out of 442 movable)
[11/17 01:52:43    107s] Instances flipped: 0
[11/17 01:52:43    107s] Mean displacement: 0.71 um
[11/17 01:52:43    107s] Max displacement: 5.61 um (Instance: mult_64_U25) (27.642, 37.9325) -> (31.16, 35.84)
[11/17 01:52:43    107s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[11/17 01:52:43    107s] Total instances moved : 442
[11/17 01:52:43    107s] Total net bbox length = 3.734e+03 (1.623e+03 2.111e+03) (ext = 3.727e+02)
[11/17 01:52:43    107s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 984.3MB
[11/17 01:52:43    107s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=984.3MB) @(0:01:48 - 0:01:48).
[11/17 01:52:43    107s] *** Finished refinePlace (0:01:48 mem=984.3M) ***
[11/17 01:52:43    107s] *** End of Placement (cpu=0:00:02.5, real=0:00:13.0, mem=984.3M) ***
[11/17 01:52:43    107s] #spOpts: mergeVia=F 
[11/17 01:52:43    107s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 01:52:43    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:52:43    107s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/17 01:52:43    107s] Density distribution unevenness ratio = 5.107%
[11/17 01:52:43    107s] *** Free Virtual Timing Model ...(mem=984.3M)
[11/17 01:52:43    107s] Starting IO pin assignment...
[11/17 01:52:43    107s] The design is not routed. Using flight-line based method for pin assignment.
[11/17 01:52:44    107s] Completed IO pin assignment.
[11/17 01:52:44    107s] Starting congestion repair ...
[11/17 01:52:44    107s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/17 01:52:44    107s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/17 01:52:44    107s] Starting Early Global Route congestion estimation: mem = 964.1M
[11/17 01:52:44    107s] (I)       Reading DB...
[11/17 01:52:44    107s] (I)       before initializing RouteDB syMemory usage = 964.1 MB
[11/17 01:52:44    107s] (I)       congestionReportName   : 
[11/17 01:52:44    107s] (I)       layerRangeFor2DCongestion : 
[11/17 01:52:44    107s] (I)       buildTerm2TermWires    : 1
[11/17 01:52:44    107s] (I)       doTrackAssignment      : 1
[11/17 01:52:44    107s] (I)       dumpBookshelfFiles     : 0
[11/17 01:52:44    107s] (I)       numThreads             : 1
[11/17 01:52:44    107s] (I)       bufferingAwareRouting  : false
[11/17 01:52:44    107s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 01:52:44    107s] (I)       honorPin               : false
[11/17 01:52:44    107s] (I)       honorPinGuide          : true
[11/17 01:52:44    107s] (I)       honorPartition         : false
[11/17 01:52:44    107s] (I)       allowPartitionCrossover: false
[11/17 01:52:44    107s] (I)       honorSingleEntry       : true
[11/17 01:52:44    107s] (I)       honorSingleEntryStrong : true
[11/17 01:52:44    107s] (I)       handleViaSpacingRule   : false
[11/17 01:52:44    107s] (I)       handleEolSpacingRule   : false
[11/17 01:52:44    107s] (I)       PDConstraint           : none
[11/17 01:52:44    107s] (I)       expBetterNDRHandling   : false
[11/17 01:52:44    107s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 01:52:44    107s] (I)       routingEffortLevel     : 3
[11/17 01:52:44    107s] (I)       effortLevel            : standard
[11/17 01:52:44    107s] [NR-eGR] minRouteLayer          : 2
[11/17 01:52:44    107s] [NR-eGR] maxRouteLayer          : 127
[11/17 01:52:44    107s] (I)       relaxedTopLayerCeiling : 127
[11/17 01:52:44    107s] (I)       relaxedBottomLayerFloor: 2
[11/17 01:52:44    107s] (I)       numRowsPerGCell        : 1
[11/17 01:52:44    107s] (I)       speedUpLargeDesign     : 0
[11/17 01:52:44    107s] (I)       multiThreadingTA       : 1
[11/17 01:52:44    107s] (I)       blkAwareLayerSwitching : 1
[11/17 01:52:44    107s] (I)       optimizationMode       : false
[11/17 01:52:44    107s] (I)       routeSecondPG          : false
[11/17 01:52:44    107s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 01:52:44    107s] (I)       detourLimitForLayerRelax: 0.00
[11/17 01:52:44    107s] (I)       punchThroughDistance   : 500.00
[11/17 01:52:44    107s] (I)       scenicBound            : 1.15
[11/17 01:52:44    107s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 01:52:44    107s] (I)       source-to-sink ratio   : 0.00
[11/17 01:52:44    107s] (I)       targetCongestionRatioH : 1.00
[11/17 01:52:44    107s] (I)       targetCongestionRatioV : 1.00
[11/17 01:52:44    107s] (I)       layerCongestionRatio   : 0.70
[11/17 01:52:44    107s] (I)       m1CongestionRatio      : 0.10
[11/17 01:52:44    107s] (I)       m2m3CongestionRatio    : 0.70
[11/17 01:52:44    107s] (I)       localRouteEffort       : 1.00
[11/17 01:52:44    107s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 01:52:44    107s] (I)       supplyScaleFactorH     : 1.00
[11/17 01:52:44    107s] (I)       supplyScaleFactorV     : 1.00
[11/17 01:52:44    107s] (I)       highlight3DOverflowFactor: 0.00
[11/17 01:52:44    107s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 01:52:44    107s] (I)       routeVias              : 
[11/17 01:52:44    107s] (I)       readTROption           : true
[11/17 01:52:44    107s] (I)       extraSpacingFactor     : 1.00
[11/17 01:52:44    107s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 01:52:44    107s] (I)       routeSelectedNetsOnly  : false
[11/17 01:52:44    107s] (I)       clkNetUseMaxDemand     : false
[11/17 01:52:44    107s] (I)       extraDemandForClocks   : 0
[11/17 01:52:44    107s] (I)       steinerRemoveLayers    : false
[11/17 01:52:44    107s] (I)       demoteLayerScenicScale : 1.00
[11/17 01:52:44    107s] (I)       nonpreferLayerCostScale : 100.00
[11/17 01:52:44    107s] (I)       similarTopologyRoutingFast : false
[11/17 01:52:44    107s] (I)       spanningTreeRefinement : false
[11/17 01:52:44    107s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 01:52:44    107s] (I)       starting read tracks
[11/17 01:52:44    107s] (I)       build grid graph
[11/17 01:52:44    107s] (I)       build grid graph start
[11/17 01:52:44    107s] [NR-eGR] Layer1 has no routable track
[11/17 01:52:44    107s] [NR-eGR] Layer2 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer3 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer4 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer5 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer6 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer7 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer8 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer9 has single uniform track structure
[11/17 01:52:44    107s] [NR-eGR] Layer10 has single uniform track structure
[11/17 01:52:44    107s] (I)       build grid graph end
[11/17 01:52:44    107s] (I)       numViaLayers=10
[11/17 01:52:44    107s] (I)       Reading via via1_8 for layer: 0 
[11/17 01:52:44    107s] (I)       Reading via via2_8 for layer: 1 
[11/17 01:52:44    107s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:52:44    107s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:52:44    107s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:52:44    107s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:52:44    107s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:52:44    107s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:52:44    107s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:52:44    107s] (I)       end build via table
[11/17 01:52:44    107s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=70 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 01:52:44    107s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 01:52:44    107s] (I)       readDataFromPlaceDB
[11/17 01:52:44    107s] (I)       Read net information..
[11/17 01:52:44    107s] [NR-eGR] Read numTotalNets=625  numIgnoredNets=0
[11/17 01:52:44    107s] (I)       Read testcase time = 0.000 seconds
[11/17 01:52:44    107s] 
[11/17 01:52:44    107s] (I)       read default dcut vias
[11/17 01:52:44    107s] (I)       Reading via via1_7 for layer: 0 
[11/17 01:52:44    107s] (I)       Reading via via2_5 for layer: 1 
[11/17 01:52:44    107s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:52:44    107s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:52:44    107s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:52:44    107s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:52:44    107s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:52:44    107s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:52:44    107s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:52:44    107s] (I)       build grid graph start
[11/17 01:52:44    107s] (I)       build grid graph end
[11/17 01:52:44    107s] (I)       Model blockage into capacity
[11/17 01:52:44    107s] (I)       Read numBlocks=70  numPreroutedWires=0  numCapScreens=0
[11/17 01:52:44    107s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer2 : 1126360800  (11.44%)
[11/17 01:52:44    107s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/17 01:52:44    107s] (I)       Modeling time = 0.000 seconds
[11/17 01:52:44    107s] 
[11/17 01:52:44    107s] (I)       Number of ignored nets = 0
[11/17 01:52:44    107s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 01:52:44    107s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 01:52:44    107s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 01:52:44    107s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 01:52:44    107s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 01:52:44    107s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 01:52:44    107s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 01:52:44    107s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 01:52:44    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:52:44    107s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:52:44    107s] (I)       Before initializing earlyGlobalRoute syMemory usage = 964.1 MB
[11/17 01:52:44    107s] (I)       Ndr track 0 does not exist
[11/17 01:52:44    107s] (I)       Layer1  viaCost=200.00
[11/17 01:52:44    107s] (I)       Layer2  viaCost=200.00
[11/17 01:52:44    107s] (I)       Layer3  viaCost=100.00
[11/17 01:52:44    107s] (I)       Layer4  viaCost=100.00
[11/17 01:52:44    107s] (I)       Layer5  viaCost=100.00
[11/17 01:52:44    107s] (I)       Layer6  viaCost=100.00
[11/17 01:52:44    107s] (I)       Layer7  viaCost=100.00
[11/17 01:52:44    107s] (I)       Layer8  viaCost=100.00
[11/17 01:52:44    107s] (I)       Layer9  viaCost=100.00
[11/17 01:52:44    107s] (I)       ---------------------Grid Graph Info--------------------
[11/17 01:52:44    107s] (I)       routing area        :  (0, 0) - (99940, 98560)
[11/17 01:52:44    107s] (I)       core area           :  (10260, 10080) - (89680, 88480)
[11/17 01:52:44    107s] (I)       Site Width          :   380  (dbu)
[11/17 01:52:44    107s] (I)       Row Height          :  2800  (dbu)
[11/17 01:52:44    107s] (I)       GCell Width         :  2800  (dbu)
[11/17 01:52:44    107s] (I)       GCell Height        :  2800  (dbu)
[11/17 01:52:44    107s] (I)       grid                :    36    35    10
[11/17 01:52:44    107s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 01:52:44    107s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 01:52:44    107s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 01:52:44    107s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 01:52:44    107s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 01:52:44    107s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/17 01:52:44    107s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 01:52:44    107s] (I)       Total num of tracks :     0   263   352   178   175   178    58    59    30    29
[11/17 01:52:44    107s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 01:52:44    107s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 01:52:44    107s] (I)       --------------------------------------------------------
[11/17 01:52:44    107s] 
[11/17 01:52:44    107s] [NR-eGR] ============ Routing rule table ============
[11/17 01:52:44    107s] [NR-eGR] Rule id 0. Nets 625 
[11/17 01:52:44    107s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 01:52:44    107s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 01:52:44    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:52:44    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:52:44    107s] [NR-eGR] ========================================
[11/17 01:52:44    107s] [NR-eGR] 
[11/17 01:52:44    107s] (I)       After initializing earlyGlobalRoute syMemory usage = 964.1 MB
[11/17 01:52:44    107s] (I)       Loading and dumping file time : 0.01 seconds
[11/17 01:52:44    107s] (I)       ============= Initialization =============
[11/17 01:52:44    107s] (I)       totalPins=1692  totalGlobalPin=1649 (97.46%)
[11/17 01:52:44    107s] (I)       total 2D Cap : 45961 = (22140 H, 23821 V)
[11/17 01:52:44    107s] [NR-eGR] Layer group 1: route 625 net(s) in layer range [2, 10]
[11/17 01:52:44    107s] (I)       ============  Phase 1a Route ============
[11/17 01:52:44    107s] (I)       Phase 1a runs 0.00 seconds
[11/17 01:52:44    107s] (I)       Usage: 2891 = (1322 H, 1569 V) = (5.97% H, 6.59% V) = (1.851e+03um H, 2.197e+03um V)
[11/17 01:52:44    107s] (I)       
[11/17 01:52:44    107s] (I)       ============  Phase 1b Route ============
[11/17 01:52:44    107s] (I)       Usage: 2891 = (1322 H, 1569 V) = (5.97% H, 6.59% V) = (1.851e+03um H, 2.197e+03um V)
[11/17 01:52:44    107s] (I)       
[11/17 01:52:44    107s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.047400e+03um
[11/17 01:52:44    107s] (I)       ============  Phase 1c Route ============
[11/17 01:52:44    107s] (I)       Usage: 2891 = (1322 H, 1569 V) = (5.97% H, 6.59% V) = (1.851e+03um H, 2.197e+03um V)
[11/17 01:52:44    107s] (I)       
[11/17 01:52:44    107s] (I)       ============  Phase 1d Route ============
[11/17 01:52:44    107s] (I)       Usage: 2891 = (1322 H, 1569 V) = (5.97% H, 6.59% V) = (1.851e+03um H, 2.197e+03um V)
[11/17 01:52:44    107s] (I)       
[11/17 01:52:44    107s] (I)       ============  Phase 1e Route ============
[11/17 01:52:44    107s] (I)       Phase 1e runs 0.00 seconds
[11/17 01:52:44    107s] (I)       Usage: 2891 = (1322 H, 1569 V) = (5.97% H, 6.59% V) = (1.851e+03um H, 2.197e+03um V)
[11/17 01:52:44    107s] (I)       
[11/17 01:52:44    107s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.047400e+03um
[11/17 01:52:44    107s] [NR-eGR] 
[11/17 01:52:44    107s] (I)       ============  Phase 1l Route ============
[11/17 01:52:44    107s] (I)       Phase 1l runs 0.00 seconds
[11/17 01:52:44    107s] (I)       
[11/17 01:52:44    107s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/17 01:52:44    107s] [NR-eGR]                OverCon            
[11/17 01:52:44    107s] [NR-eGR]                 #Gcell     %Gcell
[11/17 01:52:44    107s] [NR-eGR] Layer              (0)    OverCon 
[11/17 01:52:44    107s] [NR-eGR] ------------------------------------
[11/17 01:52:44    107s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] ------------------------------------
[11/17 01:52:44    107s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/17 01:52:44    107s] [NR-eGR] 
[11/17 01:52:44    107s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/17 01:52:44    107s] (I)       total 2D Cap : 45968 = (22140 H, 23828 V)
[11/17 01:52:44    107s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 01:52:44    107s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/17 01:52:44    107s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 964.1M
[11/17 01:52:44    107s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:44    107s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:52:44    107s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:44    107s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 01:52:44    107s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:44    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 01:52:44    107s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 01:52:44    107s] Skipped repairing congestion.
[11/17 01:52:44    107s] Starting Early Global Route wiring: mem = 980.1M
[11/17 01:52:44    107s] (I)       ============= track Assignment ============
[11/17 01:52:44    107s] (I)       extract Global 3D Wires
[11/17 01:52:44    107s] (I)       Extract Global WL : time=0.00
[11/17 01:52:44    107s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[11/17 01:52:44    107s] (I)       Initialization real time=0.00 seconds
[11/17 01:52:44    107s] (I)       Run Multi-thread track assignment
[11/17 01:52:44    107s] (I)       merging nets...
[11/17 01:52:44    107s] (I)       merging nets done
[11/17 01:52:44    107s] (I)       Kernel real time=0.02 seconds
[11/17 01:52:44    107s] (I)       End Greedy Track Assignment
[11/17 01:52:44    107s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:52:44    107s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1652
[11/17 01:52:44    107s] [NR-eGR] Layer2(metal2)(V) length: 1.431225e+03um, number of vias: 2015
[11/17 01:52:44    107s] [NR-eGR] Layer3(metal3)(H) length: 1.908850e+03um, number of vias: 689
[11/17 01:52:44    107s] [NR-eGR] Layer4(metal4)(V) length: 9.339400e+02um, number of vias: 12
[11/17 01:52:44    107s] [NR-eGR] Layer5(metal5)(H) length: 1.480450e+01um, number of vias: 12
[11/17 01:52:44    107s] [NR-eGR] Layer6(metal6)(V) length: 7.405500e+01um, number of vias: 0
[11/17 01:52:44    107s] [NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[11/17 01:52:44    107s] [NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[11/17 01:52:44    107s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[11/17 01:52:44    107s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[11/17 01:52:44    107s] [NR-eGR] Total length: 4.362875e+03um, number of vias: 4380
[11/17 01:52:44    107s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:52:44    107s] [NR-eGR] Total clock nets wire length: 1.170250e+02um 
[11/17 01:52:44    107s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:52:44    107s] Early Global Route wiring runtime: 0.03 seconds, mem = 973.0M
[11/17 01:52:44    107s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/17 01:52:45    107s] *** Finishing placeDesign default flow ***
[11/17 01:52:45    107s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0:21, mem = 973.0M **
[11/17 01:52:45    108s] 
[11/17 01:52:45    108s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:52:45    108s] Severity  ID               Count  Summary                                  
[11/17 01:52:45    108s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/17 01:52:45    108s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/17 01:52:45    108s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/17 01:52:45    108s] *** Message Summary: 3 warning(s), 0 error(s)
[11/17 01:52:45    108s] 
[11/17 01:52:50    108s] <CMD> gui_select -rect {-3.486 58.459 61.387 -7.394}
[11/17 01:52:52    108s] <CMD> deselectAll
[11/17 01:54:37    111s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[11/17 01:54:45    112s] <CMD> setPlaceMode -fp false
[11/17 01:54:45    112s] <CMD> placeDesign
[11/17 01:54:45    112s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 25, percentage of missing scan cell = 0.00% (0 / 25)
[11/17 01:54:45    112s] *** Starting placeDesign default flow ***
[11/17 01:54:45    112s] *** Start deleteBufferTree ***
[11/17 01:54:46    112s] Info: Detect buffers to remove automatically.
[11/17 01:54:46    112s] Analyzing netlist ...
[11/17 01:54:46    112s] Updating netlist
[11/17 01:54:46    112s] 
[11/17 01:54:46    112s] *summary: 0 instances (buffers/inverters) removed
[11/17 01:54:46    112s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/17 01:54:46    112s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 01:54:46    112s] Set Using Default Delay Limit as 101.
[11/17 01:54:46    112s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 01:54:46    112s] Set Default Net Delay as 0 ps.
[11/17 01:54:46    112s] Set Default Net Load as 0 pF. 
[11/17 01:54:46    112s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 01:54:46    112s] Effort level <high> specified for reg2reg_tmp.12633 path_group
[11/17 01:54:46    112s] #################################################################################
[11/17 01:54:46    112s] # Design Stage: PreRoute
[11/17 01:54:46    112s] # Design Name: IIR_filter
[11/17 01:54:46    112s] # Design Mode: 90nm
[11/17 01:54:46    112s] # Analysis Mode: MMMC OCV 
[11/17 01:54:46    112s] # Parasitics Mode: No SPEF/RCDB
[11/17 01:54:46    112s] # Signoff Settings: SI On 
[11/17 01:54:46    112s] #################################################################################
[11/17 01:54:46    112s] Calculate early delays in OCV mode...
[11/17 01:54:46    112s] Calculate late delays in OCV mode...
[11/17 01:54:46    112s] Topological Sorting (REAL = 0:00:00.0, MEM = 983.3M, InitMEM = 983.3M)
[11/17 01:54:46    112s] Start delay calculation (fullDC) (1 T). (MEM=983.332)
[11/17 01:54:46    112s] Updating RC grid for preRoute extraction ...
[11/17 01:54:46    112s] Initializing multi-corner capacitance tables ... 
[11/17 01:54:46    112s] Initializing multi-corner resistance tables ...
[11/17 01:54:47    112s] End AAE Lib Interpolated Model. (MEM=1007.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:54:49    112s] Total number of fetched objects 629
[11/17 01:54:49    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:54:49    112s] End delay calculation. (MEM=1080.77 CPU=0:00:00.3 REAL=0:00:01.0)
[11/17 01:54:49    112s] End delay calculation (fullDC). (MEM=1080.77 CPU=0:00:00.5 REAL=0:00:03.0)
[11/17 01:54:49    112s] *** CDM Built up (cpu=0:00:00.5  real=0:00:03.0  mem= 1080.8M) ***
[11/17 01:54:50    112s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 01:54:50    112s] Set Using Default Delay Limit as 1000.
[11/17 01:54:50    112s] Set Default Net Delay as 1000 ps.
[11/17 01:54:50    112s] Set Default Net Load as 0.5 pF. 
[11/17 01:54:50    112s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/17 01:54:50    112s] Deleted 0 physical inst  (cell - / prefix -).
[11/17 01:54:50    112s] *** Starting "NanoPlace(TM) placement v#10 (mem=1058.6M)" ...
[11/17 01:54:50    113s] total jobs 1303
[11/17 01:54:50    113s] multi thread init TemplateIndex for each ta. thread num 1
[11/17 01:54:54    113s] *** Build Buffered Sizing Timing Model
[11/17 01:54:54    113s] (cpu=0:00:00.8 mem=1058.6M) ***
[11/17 01:54:55    113s] *** Build Virtual Sizing Timing Model
[11/17 01:54:55    113s] (cpu=0:00:00.9 mem=1058.6M) ***
[11/17 01:54:55    113s] No user setting net weight.
[11/17 01:54:55    113s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/17 01:54:55    113s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/17 01:54:55    113s] Define the scan chains before using this option.
[11/17 01:54:55    113s] Type 'man IMPSP-9042' for more detail.
[11/17 01:54:55    113s] #std cell=442 (0 fixed + 442 movable) #block=0 (0 floating + 0 preplaced)
[11/17 01:54:55    113s] #ioInst=0 #net=625 #term=1692 #term/net=2.71, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=40
[11/17 01:54:55    113s] stdCell: 442 single + 0 double + 0 multi
[11/17 01:54:55    113s] Total standard cell length = 0.6612 (mm), area = 0.0009 (mm^2)
[11/17 01:54:55    113s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 01:54:55    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:54:55    113s] Apply auto density screen in pre-place stage.
[11/17 01:54:55    113s] Auto density screen increases utilization from 0.595 to 0.608
[11/17 01:54:55    113s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.6M
[11/17 01:54:55    113s] Average module density = 0.608.
[11/17 01:54:55    113s] Density for the design = 0.608.
[11/17 01:54:55    113s]        = stdcell_area 3480 sites (926 um^2) / alloc_area 5721 sites (1522 um^2).
[11/17 01:54:55    113s] Pin Density = 0.2891.
[11/17 01:54:55    113s]             = total # of pins 1692 / total area 5852.
[11/17 01:54:55    113s] Initial padding reaches pin density 0.583 for top
[11/17 01:54:55    113s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.475
[11/17 01:54:55    113s] Initial padding increases density from 0.608 to 0.779 for top
[11/17 01:54:55    113s] === lastAutoLevel = 6 
[11/17 01:54:55    113s] [adp] 0:1:0:1
[11/17 01:54:56    114s] Clock gating cells determined by native netlist tracing.
[11/17 01:54:56    114s] Effort level <high> specified for reg2reg path_group
[11/17 01:54:57    114s] Iteration  1: Total net bbox = 2.049e+03 (1.14e+03 9.13e+02)
[11/17 01:54:57    114s]               Est.  stn bbox = 2.212e+03 (1.23e+03 9.78e+02)
[11/17 01:54:57    114s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1023.5M
[11/17 01:54:57    114s] Iteration  2: Total net bbox = 2.049e+03 (1.14e+03 9.13e+02)
[11/17 01:54:57    114s]               Est.  stn bbox = 2.212e+03 (1.23e+03 9.78e+02)
[11/17 01:54:57    114s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1023.5M
[11/17 01:54:57    114s] Iteration  3: Total net bbox = 1.923e+03 (9.93e+02 9.30e+02)
[11/17 01:54:57    114s]               Est.  stn bbox = 2.161e+03 (1.11e+03 1.05e+03)
[11/17 01:54:57    114s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1023.5M
[11/17 01:54:57    114s] Total number of setup views is 1.
[11/17 01:54:57    114s] Total number of active setup views is 1.
[11/17 01:54:57    114s] Active setup views:
[11/17 01:54:57    114s]     MyAnView
[11/17 01:54:57    114s] Iteration  4: Total net bbox = 2.760e+03 (1.25e+03 1.51e+03)
[11/17 01:54:57    114s]               Est.  stn bbox = 3.133e+03 (1.38e+03 1.75e+03)
[11/17 01:54:57    114s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1023.5M
[11/17 01:54:59    114s] Iteration  5: Total net bbox = 3.394e+03 (1.48e+03 1.91e+03)
[11/17 01:54:59    114s]               Est.  stn bbox = 3.850e+03 (1.65e+03 2.20e+03)
[11/17 01:54:59    114s]               cpu = 0:00:00.3 real = 0:00:02.0 mem = 1023.5M
[11/17 01:54:59    114s] Iteration  6: Total net bbox = 3.565e+03 (1.56e+03 2.01e+03)
[11/17 01:54:59    114s]               Est.  stn bbox = 4.027e+03 (1.74e+03 2.28e+03)
[11/17 01:54:59    114s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1023.5M
[11/17 01:55:00    115s] Iteration  7: Total net bbox = 3.789e+03 (1.67e+03 2.12e+03)
[11/17 01:55:00    115s]               Est.  stn bbox = 4.246e+03 (1.85e+03 2.40e+03)
[11/17 01:55:00    115s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1023.5M
[11/17 01:55:01    115s] Iteration  8: Total net bbox = 3.762e+03 (1.68e+03 2.08e+03)
[11/17 01:55:01    115s]               Est.  stn bbox = 4.207e+03 (1.86e+03 2.35e+03)
[11/17 01:55:01    115s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1023.5M
[11/17 01:55:01    115s] Starting Early Global Route rough congestion estimation: mem = 1023.5M
[11/17 01:55:01    115s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/17 01:55:01    115s] (I)       Reading DB...
[11/17 01:55:01    115s] (I)       before initializing RouteDB syMemory usage = 1023.5 MB
[11/17 01:55:01    115s] (I)       congestionReportName   : 
[11/17 01:55:01    115s] (I)       layerRangeFor2DCongestion : 
[11/17 01:55:01    115s] (I)       buildTerm2TermWires    : 1
[11/17 01:55:01    115s] (I)       doTrackAssignment      : 1
[11/17 01:55:01    115s] (I)       dumpBookshelfFiles     : 0
[11/17 01:55:01    115s] (I)       numThreads             : 1
[11/17 01:55:01    115s] (I)       bufferingAwareRouting  : false
[11/17 01:55:01    115s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 01:55:01    115s] (I)       honorPin               : false
[11/17 01:55:01    115s] (I)       honorPinGuide          : true
[11/17 01:55:01    115s] (I)       honorPartition         : false
[11/17 01:55:01    115s] (I)       allowPartitionCrossover: false
[11/17 01:55:01    115s] (I)       honorSingleEntry       : true
[11/17 01:55:01    115s] (I)       honorSingleEntryStrong : true
[11/17 01:55:01    115s] (I)       handleViaSpacingRule   : false
[11/17 01:55:01    115s] (I)       handleEolSpacingRule   : false
[11/17 01:55:01    115s] (I)       PDConstraint           : none
[11/17 01:55:01    115s] (I)       expBetterNDRHandling   : false
[11/17 01:55:01    115s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 01:55:01    115s] (I)       routingEffortLevel     : 3
[11/17 01:55:01    115s] (I)       effortLevel            : standard
[11/17 01:55:01    115s] [NR-eGR] minRouteLayer          : 2
[11/17 01:55:01    115s] [NR-eGR] maxRouteLayer          : 127
[11/17 01:55:01    115s] (I)       relaxedTopLayerCeiling : 127
[11/17 01:55:01    115s] (I)       relaxedBottomLayerFloor: 2
[11/17 01:55:01    115s] (I)       numRowsPerGCell        : 2
[11/17 01:55:01    115s] (I)       speedUpLargeDesign     : 0
[11/17 01:55:01    115s] (I)       multiThreadingTA       : 1
[11/17 01:55:01    115s] (I)       blkAwareLayerSwitching : 1
[11/17 01:55:01    115s] (I)       optimizationMode       : false
[11/17 01:55:01    115s] (I)       routeSecondPG          : false
[11/17 01:55:01    115s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 01:55:01    115s] (I)       detourLimitForLayerRelax: 0.00
[11/17 01:55:01    115s] (I)       punchThroughDistance   : 500.00
[11/17 01:55:01    115s] (I)       scenicBound            : 1.15
[11/17 01:55:01    115s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 01:55:01    115s] (I)       source-to-sink ratio   : 0.00
[11/17 01:55:01    115s] (I)       targetCongestionRatioH : 1.00
[11/17 01:55:01    115s] (I)       targetCongestionRatioV : 1.00
[11/17 01:55:01    115s] (I)       layerCongestionRatio   : 0.70
[11/17 01:55:01    115s] (I)       m1CongestionRatio      : 0.10
[11/17 01:55:01    115s] (I)       m2m3CongestionRatio    : 0.70
[11/17 01:55:01    115s] (I)       localRouteEffort       : 1.00
[11/17 01:55:01    115s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 01:55:01    115s] (I)       supplyScaleFactorH     : 1.00
[11/17 01:55:01    115s] (I)       supplyScaleFactorV     : 1.00
[11/17 01:55:01    115s] (I)       highlight3DOverflowFactor: 0.00
[11/17 01:55:01    115s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 01:55:01    115s] (I)       routeVias              : 
[11/17 01:55:01    115s] (I)       readTROption           : true
[11/17 01:55:01    115s] (I)       extraSpacingFactor     : 1.00
[11/17 01:55:01    115s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 01:55:01    115s] (I)       routeSelectedNetsOnly  : false
[11/17 01:55:01    115s] (I)       clkNetUseMaxDemand     : false
[11/17 01:55:01    115s] (I)       extraDemandForClocks   : 0
[11/17 01:55:01    115s] (I)       steinerRemoveLayers    : false
[11/17 01:55:01    115s] (I)       demoteLayerScenicScale : 1.00
[11/17 01:55:01    115s] (I)       nonpreferLayerCostScale : 100.00
[11/17 01:55:01    115s] (I)       similarTopologyRoutingFast : false
[11/17 01:55:01    115s] (I)       spanningTreeRefinement : false
[11/17 01:55:01    115s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 01:55:01    115s] (I)       starting read tracks
[11/17 01:55:01    115s] (I)       build grid graph
[11/17 01:55:01    115s] (I)       build grid graph start
[11/17 01:55:01    115s] [NR-eGR] Layer1 has no routable track
[11/17 01:55:01    115s] [NR-eGR] Layer2 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer3 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer4 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer5 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer6 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer7 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer8 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer9 has single uniform track structure
[11/17 01:55:01    115s] [NR-eGR] Layer10 has single uniform track structure
[11/17 01:55:01    115s] (I)       build grid graph end
[11/17 01:55:01    115s] (I)       numViaLayers=10
[11/17 01:55:01    115s] (I)       Reading via via1_8 for layer: 0 
[11/17 01:55:01    115s] (I)       Reading via via2_8 for layer: 1 
[11/17 01:55:01    115s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:55:01    115s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:55:01    115s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:55:01    115s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:55:01    115s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:55:01    115s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:55:01    115s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:55:01    115s] (I)       end build via table
[11/17 01:55:01    115s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=70 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 01:55:01    115s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 01:55:01    115s] (I)       readDataFromPlaceDB
[11/17 01:55:01    115s] (I)       Read net information..
[11/17 01:55:01    115s] [NR-eGR] Read numTotalNets=625  numIgnoredNets=0
[11/17 01:55:01    115s] (I)       Read testcase time = 0.000 seconds
[11/17 01:55:01    115s] 
[11/17 01:55:01    115s] (I)       read default dcut vias
[11/17 01:55:01    115s] (I)       Reading via via1_8 for layer: 0 
[11/17 01:55:01    115s] (I)       Reading via via2_8 for layer: 1 
[11/17 01:55:01    115s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:55:01    115s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:55:01    115s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:55:01    115s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:55:01    115s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:55:01    115s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:55:01    115s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:55:01    115s] (I)       build grid graph start
[11/17 01:55:01    115s] (I)       build grid graph end
[11/17 01:55:01    115s] (I)       Model blockage into capacity
[11/17 01:55:01    115s] (I)       Read numBlocks=70  numPreroutedWires=0  numCapScreens=0
[11/17 01:55:01    115s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer2 : 1126360800  (11.44%)
[11/17 01:55:01    115s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/17 01:55:01    115s] (I)       Modeling time = 0.000 seconds
[11/17 01:55:01    115s] 
[11/17 01:55:01    115s] (I)       Number of ignored nets = 0
[11/17 01:55:01    115s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 01:55:01    115s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 01:55:01    115s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 01:55:01    115s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 01:55:01    115s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 01:55:01    115s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 01:55:01    115s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 01:55:01    115s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 01:55:01    115s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:55:01    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:55:01    115s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1023.5 MB
[11/17 01:55:01    115s] (I)       Ndr track 0 does not exist
[11/17 01:55:01    115s] (I)       Layer1  viaCost=200.00
[11/17 01:55:01    115s] (I)       Layer2  viaCost=200.00
[11/17 01:55:01    115s] (I)       Layer3  viaCost=100.00
[11/17 01:55:01    115s] (I)       Layer4  viaCost=100.00
[11/17 01:55:01    115s] (I)       Layer5  viaCost=100.00
[11/17 01:55:01    115s] (I)       Layer6  viaCost=100.00
[11/17 01:55:01    115s] (I)       Layer7  viaCost=100.00
[11/17 01:55:01    115s] (I)       Layer8  viaCost=100.00
[11/17 01:55:01    115s] (I)       Layer9  viaCost=100.00
[11/17 01:55:01    115s] (I)       ---------------------Grid Graph Info--------------------
[11/17 01:55:01    115s] (I)       routing area        :  (0, 0) - (99940, 98560)
[11/17 01:55:01    115s] (I)       core area           :  (10260, 10080) - (89680, 88480)
[11/17 01:55:01    115s] (I)       Site Width          :   380  (dbu)
[11/17 01:55:01    115s] (I)       Row Height          :  2800  (dbu)
[11/17 01:55:01    115s] (I)       GCell Width         :  5600  (dbu)
[11/17 01:55:01    115s] (I)       GCell Height        :  5600  (dbu)
[11/17 01:55:01    115s] (I)       grid                :    18    18    10
[11/17 01:55:01    115s] (I)       vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[11/17 01:55:01    115s] (I)       horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[11/17 01:55:01    115s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 01:55:01    115s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 01:55:01    115s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 01:55:01    115s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/17 01:55:01    115s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[11/17 01:55:01    115s] (I)       Total num of tracks :     0   263   352   178   175   178    58    59    30    29
[11/17 01:55:01    115s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 01:55:01    115s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 01:55:01    115s] (I)       --------------------------------------------------------
[11/17 01:55:01    115s] 
[11/17 01:55:01    115s] [NR-eGR] ============ Routing rule table ============
[11/17 01:55:01    115s] [NR-eGR] Rule id 0. Nets 625 
[11/17 01:55:01    115s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 01:55:01    115s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 01:55:01    115s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:55:01    115s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:55:01    115s] [NR-eGR] ========================================
[11/17 01:55:01    115s] [NR-eGR] 
[11/17 01:55:01    115s] (I)       After initializing earlyGlobalRoute syMemory usage = 1023.5 MB
[11/17 01:55:01    115s] (I)       Loading and dumping file time : 0.02 seconds
[11/17 01:55:01    115s] (I)       ============= Initialization =============
[11/17 01:55:01    115s] (I)       numLocalWires=325  numGlobalNetBranches=82  numLocalNetBranches=90
[11/17 01:55:01    115s] (I)       totalPins=1692  totalGlobalPin=1436 (84.87%)
[11/17 01:55:01    115s] (I)       total 2D Cap : 23332 = (11070 H, 12262 V)
[11/17 01:55:01    115s] (I)       ============  Phase 1a Route ============
[11/17 01:55:01    115s] (I)       Phase 1a runs 0.00 seconds
[11/17 01:55:01    115s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/17 01:55:01    115s] (I)       Usage: 1543 = (724 H, 819 V) = (6.54% H, 6.68% V) = (2.027e+03um H, 2.293e+03um V)
[11/17 01:55:01    115s] (I)       
[11/17 01:55:01    115s] (I)       ============  Phase 1b Route ============
[11/17 01:55:01    115s] (I)       Usage: 1543 = (724 H, 819 V) = (6.54% H, 6.68% V) = (2.027e+03um H, 2.293e+03um V)
[11/17 01:55:01    115s] (I)       
[11/17 01:55:01    115s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/17 01:55:01    115s] 
[11/17 01:55:01    115s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 01:55:01    115s] Finished Early Global Route rough congestion estimation: mem = 1023.5M
[11/17 01:55:01    115s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/17 01:55:01    115s] Congestion driven padding in post-place stage.
[11/17 01:55:01    115s] Congestion driven padding increases utilization from 0.779 to 0.780
[11/17 01:55:01    115s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1023.5M
[11/17 01:55:01    115s] Global placement CDP skipped at cutLevel 7.
[11/17 01:55:01    115s] Iteration  9: Total net bbox = 3.847e+03 (1.77e+03 2.08e+03)
[11/17 01:55:01    115s]               Est.  stn bbox = 4.290e+03 (1.95e+03 2.34e+03)
[11/17 01:55:01    115s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1023.5M
[11/17 01:55:01    115s] Iteration 10: Total net bbox = 3.847e+03 (1.77e+03 2.08e+03)
[11/17 01:55:01    115s]               Est.  stn bbox = 4.290e+03 (1.95e+03 2.34e+03)
[11/17 01:55:01    115s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1023.5M
[11/17 01:55:01    115s] *** cost = 3.847e+03 (1.77e+03 2.08e+03) (cpu for global=0:00:01.1) real=0:00:05.0***
[11/17 01:55:01    115s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/17 01:55:01    115s] Solver runtime cpu: 0:00:00.9 real: 0:00:04.2
[11/17 01:55:01    115s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:04.0
[11/17 01:55:01    115s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 01:55:01    115s] Type 'man IMPSP-9025' for more detail.
[11/17 01:55:01    115s] #spOpts: mergeVia=F 
[11/17 01:55:01    115s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 01:55:01    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:55:01    115s] *** Starting refinePlace (0:01:55 mem=1023.5M) ***
[11/17 01:55:01    115s] Total net bbox length = 3.876e+03 (1.797e+03 2.079e+03) (ext = 3.713e+02)
[11/17 01:55:01    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:55:01    115s] Starting refinePlace ...
[11/17 01:55:01    115s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/17 01:55:01    115s] Density distribution unevenness ratio = 5.367%
[11/17 01:55:01    115s]   Spread Effort: high, standalone mode, useDDP on.
[11/17 01:55:01    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1024.5MB) @(0:01:55 - 0:01:55).
[11/17 01:55:01    115s] Move report: preRPlace moves 442 insts, mean move: 0.41 um, max move: 2.44 um
[11/17 01:55:01    115s] 	Max move on inst (mult_66_U38): (15.53, 29.65) --> (13.68, 30.24)
[11/17 01:55:01    115s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[11/17 01:55:01    115s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 01:55:01    115s] Placement tweakage begins.
[11/17 01:55:01    115s] wire length = 4.503e+03
[11/17 01:55:02    115s] wire length = 4.221e+03
[11/17 01:55:02    115s] Placement tweakage ends.
[11/17 01:55:02    115s] Move report: tweak moves 105 insts, mean move: 1.94 um, max move: 5.96 um
[11/17 01:55:02    115s] 	Max move on inst (mult_68_U147): (26.03, 17.64) --> (30.59, 16.24)
[11/17 01:55:02    115s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=1024.5MB) @(0:01:55 - 0:01:55).
[11/17 01:55:02    115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:55:02    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1024.5MB) @(0:01:55 - 0:01:55).
[11/17 01:55:02    115s] Move report: Detail placement moves 442 insts, mean move: 0.83 um, max move: 5.95 um
[11/17 01:55:02    115s] 	Max move on inst (mult_68_U147): (26.00, 17.59) --> (30.59, 16.24)
[11/17 01:55:02    115s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1024.5MB
[11/17 01:55:02    115s] Statistics of distance of Instance movement in refine placement:
[11/17 01:55:02    115s]   maximum (X+Y) =         5.95 um
[11/17 01:55:02    115s]   inst (mult_68_U147) with max move: (25.9965, 17.593) -> (30.59, 16.24)
[11/17 01:55:02    115s]   mean    (X+Y) =         0.83 um
[11/17 01:55:02    115s] Total instances flipped for WireLenOpt: 52
[11/17 01:55:02    115s] Summary Report:
[11/17 01:55:02    115s] Instances move: 442 (out of 442 movable)
[11/17 01:55:02    115s] Instances flipped: 0
[11/17 01:55:02    115s] Mean displacement: 0.83 um
[11/17 01:55:02    115s] Max displacement: 5.95 um (Instance: mult_68_U147) (25.9965, 17.593) -> (30.59, 16.24)
[11/17 01:55:02    115s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[11/17 01:55:02    115s] Total instances moved : 442
[11/17 01:55:02    115s] Total net bbox length = 3.686e+03 (1.579e+03 2.107e+03) (ext = 3.444e+02)
[11/17 01:55:02    115s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1024.5MB
[11/17 01:55:02    115s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1024.5MB) @(0:01:55 - 0:01:55).
[11/17 01:55:02    115s] *** Finished refinePlace (0:01:55 mem=1024.5M) ***
[11/17 01:55:02    115s] *** End of Placement (cpu=0:00:02.5, real=0:00:12.0, mem=1024.5M) ***
[11/17 01:55:02    115s] #spOpts: mergeVia=F 
[11/17 01:55:02    115s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 01:55:02    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:55:02    115s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[11/17 01:55:02    115s] Density distribution unevenness ratio = 5.827%
[11/17 01:55:02    115s] *** Free Virtual Timing Model ...(mem=1024.5M)
[11/17 01:55:02    115s] Starting IO pin assignment...
[11/17 01:55:02    115s] The design is not routed. Using flight-line based method for pin assignment.
[11/17 01:55:02    115s] Completed IO pin assignment.
[11/17 01:55:03    115s] Starting congestion repair ...
[11/17 01:55:03    115s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/17 01:55:03    115s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/17 01:55:03    115s] Starting Early Global Route congestion estimation: mem = 1002.3M
[11/17 01:55:03    115s] (I)       Reading DB...
[11/17 01:55:03    115s] (I)       before initializing RouteDB syMemory usage = 1002.3 MB
[11/17 01:55:03    115s] (I)       congestionReportName   : 
[11/17 01:55:03    115s] (I)       layerRangeFor2DCongestion : 
[11/17 01:55:03    115s] (I)       buildTerm2TermWires    : 1
[11/17 01:55:03    115s] (I)       doTrackAssignment      : 1
[11/17 01:55:03    115s] (I)       dumpBookshelfFiles     : 0
[11/17 01:55:03    115s] (I)       numThreads             : 1
[11/17 01:55:03    115s] (I)       bufferingAwareRouting  : false
[11/17 01:55:03    115s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 01:55:03    115s] (I)       honorPin               : false
[11/17 01:55:03    115s] (I)       honorPinGuide          : true
[11/17 01:55:03    115s] (I)       honorPartition         : false
[11/17 01:55:03    115s] (I)       allowPartitionCrossover: false
[11/17 01:55:03    115s] (I)       honorSingleEntry       : true
[11/17 01:55:03    115s] (I)       honorSingleEntryStrong : true
[11/17 01:55:03    115s] (I)       handleViaSpacingRule   : false
[11/17 01:55:03    115s] (I)       handleEolSpacingRule   : false
[11/17 01:55:03    115s] (I)       PDConstraint           : none
[11/17 01:55:03    115s] (I)       expBetterNDRHandling   : false
[11/17 01:55:03    115s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 01:55:03    115s] (I)       routingEffortLevel     : 3
[11/17 01:55:03    115s] (I)       effortLevel            : standard
[11/17 01:55:03    115s] [NR-eGR] minRouteLayer          : 2
[11/17 01:55:03    115s] [NR-eGR] maxRouteLayer          : 127
[11/17 01:55:03    115s] (I)       relaxedTopLayerCeiling : 127
[11/17 01:55:03    115s] (I)       relaxedBottomLayerFloor: 2
[11/17 01:55:03    115s] (I)       numRowsPerGCell        : 1
[11/17 01:55:03    115s] (I)       speedUpLargeDesign     : 0
[11/17 01:55:03    115s] (I)       multiThreadingTA       : 1
[11/17 01:55:03    115s] (I)       blkAwareLayerSwitching : 1
[11/17 01:55:03    115s] (I)       optimizationMode       : false
[11/17 01:55:03    115s] (I)       routeSecondPG          : false
[11/17 01:55:03    115s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 01:55:03    115s] (I)       detourLimitForLayerRelax: 0.00
[11/17 01:55:03    115s] (I)       punchThroughDistance   : 500.00
[11/17 01:55:03    115s] (I)       scenicBound            : 1.15
[11/17 01:55:03    115s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 01:55:03    115s] (I)       source-to-sink ratio   : 0.00
[11/17 01:55:03    115s] (I)       targetCongestionRatioH : 1.00
[11/17 01:55:03    115s] (I)       targetCongestionRatioV : 1.00
[11/17 01:55:03    115s] (I)       layerCongestionRatio   : 0.70
[11/17 01:55:03    115s] (I)       m1CongestionRatio      : 0.10
[11/17 01:55:03    115s] (I)       m2m3CongestionRatio    : 0.70
[11/17 01:55:03    115s] (I)       localRouteEffort       : 1.00
[11/17 01:55:03    115s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 01:55:03    115s] (I)       supplyScaleFactorH     : 1.00
[11/17 01:55:03    115s] (I)       supplyScaleFactorV     : 1.00
[11/17 01:55:03    115s] (I)       highlight3DOverflowFactor: 0.00
[11/17 01:55:03    115s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 01:55:03    115s] (I)       routeVias              : 
[11/17 01:55:03    115s] (I)       readTROption           : true
[11/17 01:55:03    115s] (I)       extraSpacingFactor     : 1.00
[11/17 01:55:03    115s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 01:55:03    115s] (I)       routeSelectedNetsOnly  : false
[11/17 01:55:03    115s] (I)       clkNetUseMaxDemand     : false
[11/17 01:55:03    115s] (I)       extraDemandForClocks   : 0
[11/17 01:55:03    115s] (I)       steinerRemoveLayers    : false
[11/17 01:55:03    115s] (I)       demoteLayerScenicScale : 1.00
[11/17 01:55:03    115s] (I)       nonpreferLayerCostScale : 100.00
[11/17 01:55:03    115s] (I)       similarTopologyRoutingFast : false
[11/17 01:55:03    115s] (I)       spanningTreeRefinement : false
[11/17 01:55:03    115s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 01:55:03    115s] (I)       starting read tracks
[11/17 01:55:03    115s] (I)       build grid graph
[11/17 01:55:03    115s] (I)       build grid graph start
[11/17 01:55:03    115s] [NR-eGR] Layer1 has no routable track
[11/17 01:55:03    115s] [NR-eGR] Layer2 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer3 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer4 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer5 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer6 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer7 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer8 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer9 has single uniform track structure
[11/17 01:55:03    115s] [NR-eGR] Layer10 has single uniform track structure
[11/17 01:55:03    115s] (I)       build grid graph end
[11/17 01:55:03    115s] (I)       numViaLayers=10
[11/17 01:55:03    115s] (I)       Reading via via1_8 for layer: 0 
[11/17 01:55:03    115s] (I)       Reading via via2_8 for layer: 1 
[11/17 01:55:03    115s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:55:03    115s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:55:03    115s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:55:03    115s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:55:03    115s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:55:03    115s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:55:03    115s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:55:03    115s] (I)       end build via table
[11/17 01:55:03    115s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=70 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 01:55:03    115s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 01:55:03    115s] (I)       readDataFromPlaceDB
[11/17 01:55:03    115s] (I)       Read net information..
[11/17 01:55:03    115s] [NR-eGR] Read numTotalNets=625  numIgnoredNets=0
[11/17 01:55:03    115s] (I)       Read testcase time = 0.000 seconds
[11/17 01:55:03    115s] 
[11/17 01:55:03    115s] (I)       read default dcut vias
[11/17 01:55:03    115s] (I)       Reading via via1_8 for layer: 0 
[11/17 01:55:03    115s] (I)       Reading via via2_8 for layer: 1 
[11/17 01:55:03    115s] (I)       Reading via via3_2 for layer: 2 
[11/17 01:55:03    115s] (I)       Reading via via4_0 for layer: 3 
[11/17 01:55:03    115s] (I)       Reading via via5_0 for layer: 4 
[11/17 01:55:03    115s] (I)       Reading via via6_0 for layer: 5 
[11/17 01:55:03    115s] (I)       Reading via via7_0 for layer: 6 
[11/17 01:55:03    115s] (I)       Reading via via8_0 for layer: 7 
[11/17 01:55:03    115s] (I)       Reading via via9_0 for layer: 8 
[11/17 01:55:03    115s] (I)       build grid graph start
[11/17 01:55:03    115s] (I)       build grid graph end
[11/17 01:55:03    115s] (I)       Model blockage into capacity
[11/17 01:55:03    115s] (I)       Read numBlocks=70  numPreroutedWires=0  numCapScreens=0
[11/17 01:55:03    115s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer2 : 1126360800  (11.44%)
[11/17 01:55:03    115s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/17 01:55:03    115s] (I)       Modeling time = 0.000 seconds
[11/17 01:55:03    115s] 
[11/17 01:55:03    115s] (I)       Number of ignored nets = 0
[11/17 01:55:03    115s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 01:55:03    115s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 01:55:03    115s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 01:55:03    115s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 01:55:03    115s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 01:55:03    115s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 01:55:03    115s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 01:55:03    115s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 01:55:03    115s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:55:03    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:55:03    115s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1002.3 MB
[11/17 01:55:03    115s] (I)       Ndr track 0 does not exist
[11/17 01:55:03    115s] (I)       Layer1  viaCost=200.00
[11/17 01:55:03    115s] (I)       Layer2  viaCost=200.00
[11/17 01:55:03    115s] (I)       Layer3  viaCost=100.00
[11/17 01:55:03    115s] (I)       Layer4  viaCost=100.00
[11/17 01:55:03    115s] (I)       Layer5  viaCost=100.00
[11/17 01:55:03    115s] (I)       Layer6  viaCost=100.00
[11/17 01:55:03    115s] (I)       Layer7  viaCost=100.00
[11/17 01:55:03    115s] (I)       Layer8  viaCost=100.00
[11/17 01:55:03    115s] (I)       Layer9  viaCost=100.00
[11/17 01:55:03    115s] (I)       ---------------------Grid Graph Info--------------------
[11/17 01:55:03    115s] (I)       routing area        :  (0, 0) - (99940, 98560)
[11/17 01:55:03    115s] (I)       core area           :  (10260, 10080) - (89680, 88480)
[11/17 01:55:03    115s] (I)       Site Width          :   380  (dbu)
[11/17 01:55:03    115s] (I)       Row Height          :  2800  (dbu)
[11/17 01:55:03    115s] (I)       GCell Width         :  2800  (dbu)
[11/17 01:55:03    115s] (I)       GCell Height        :  2800  (dbu)
[11/17 01:55:03    115s] (I)       grid                :    36    35    10
[11/17 01:55:03    115s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 01:55:03    115s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 01:55:03    115s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 01:55:03    115s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 01:55:03    115s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 01:55:03    115s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/17 01:55:03    115s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 01:55:03    115s] (I)       Total num of tracks :     0   263   352   178   175   178    58    59    30    29
[11/17 01:55:03    115s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 01:55:03    115s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 01:55:03    115s] (I)       --------------------------------------------------------
[11/17 01:55:03    115s] 
[11/17 01:55:03    115s] [NR-eGR] ============ Routing rule table ============
[11/17 01:55:03    115s] [NR-eGR] Rule id 0. Nets 625 
[11/17 01:55:03    115s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 01:55:03    115s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 01:55:03    115s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:55:03    115s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 01:55:03    115s] [NR-eGR] ========================================
[11/17 01:55:03    115s] [NR-eGR] 
[11/17 01:55:03    115s] (I)       After initializing earlyGlobalRoute syMemory usage = 1002.3 MB
[11/17 01:55:03    115s] (I)       Loading and dumping file time : 0.01 seconds
[11/17 01:55:03    115s] (I)       ============= Initialization =============
[11/17 01:55:03    115s] (I)       totalPins=1692  totalGlobalPin=1644 (97.16%)
[11/17 01:55:03    115s] (I)       total 2D Cap : 45961 = (22140 H, 23821 V)
[11/17 01:55:03    115s] [NR-eGR] Layer group 1: route 625 net(s) in layer range [2, 10]
[11/17 01:55:03    115s] (I)       ============  Phase 1a Route ============
[11/17 01:55:03    115s] (I)       Phase 1a runs 0.00 seconds
[11/17 01:55:03    115s] (I)       Usage: 2890 = (1287 H, 1603 V) = (5.81% H, 6.73% V) = (1.802e+03um H, 2.244e+03um V)
[11/17 01:55:03    115s] (I)       
[11/17 01:55:03    115s] (I)       ============  Phase 1b Route ============
[11/17 01:55:03    115s] (I)       Usage: 2890 = (1287 H, 1603 V) = (5.81% H, 6.73% V) = (1.802e+03um H, 2.244e+03um V)
[11/17 01:55:03    115s] (I)       
[11/17 01:55:03    115s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.046000e+03um
[11/17 01:55:03    115s] (I)       ============  Phase 1c Route ============
[11/17 01:55:03    115s] (I)       Usage: 2890 = (1287 H, 1603 V) = (5.81% H, 6.73% V) = (1.802e+03um H, 2.244e+03um V)
[11/17 01:55:03    115s] (I)       
[11/17 01:55:03    115s] (I)       ============  Phase 1d Route ============
[11/17 01:55:03    115s] (I)       Usage: 2890 = (1287 H, 1603 V) = (5.81% H, 6.73% V) = (1.802e+03um H, 2.244e+03um V)
[11/17 01:55:03    115s] (I)       
[11/17 01:55:03    115s] (I)       ============  Phase 1e Route ============
[11/17 01:55:03    115s] (I)       Phase 1e runs 0.00 seconds
[11/17 01:55:03    115s] (I)       Usage: 2890 = (1287 H, 1603 V) = (5.81% H, 6.73% V) = (1.802e+03um H, 2.244e+03um V)
[11/17 01:55:03    115s] (I)       
[11/17 01:55:03    115s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.046000e+03um
[11/17 01:55:03    115s] [NR-eGR] 
[11/17 01:55:03    115s] (I)       ============  Phase 1l Route ============
[11/17 01:55:03    115s] (I)       Phase 1l runs 0.00 seconds
[11/17 01:55:03    115s] (I)       
[11/17 01:55:03    115s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/17 01:55:03    115s] [NR-eGR]                OverCon            
[11/17 01:55:03    115s] [NR-eGR]                 #Gcell     %Gcell
[11/17 01:55:03    115s] [NR-eGR] Layer              (0)    OverCon 
[11/17 01:55:03    115s] [NR-eGR] ------------------------------------
[11/17 01:55:03    115s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] ------------------------------------
[11/17 01:55:03    115s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/17 01:55:03    115s] [NR-eGR] 
[11/17 01:55:03    115s] (I)       Total Global Routing Runtime: 0.00 seconds
[11/17 01:55:03    115s] (I)       total 2D Cap : 45968 = (22140 H, 23828 V)
[11/17 01:55:03    115s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 01:55:03    115s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/17 01:55:03    115s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1002.3M
[11/17 01:55:03    115s] [hotspot] +------------+---------------+---------------+
[11/17 01:55:03    115s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:55:03    115s] [hotspot] +------------+---------------+---------------+
[11/17 01:55:03    115s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 01:55:03    115s] [hotspot] +------------+---------------+---------------+
[11/17 01:55:03    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 01:55:03    115s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 01:55:03    115s] Skipped repairing congestion.
[11/17 01:55:03    115s] Starting Early Global Route wiring: mem = 1002.3M
[11/17 01:55:03    115s] (I)       ============= track Assignment ============
[11/17 01:55:03    115s] (I)       extract Global 3D Wires
[11/17 01:55:03    115s] (I)       Extract Global WL : time=0.00
[11/17 01:55:03    115s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[11/17 01:55:03    115s] (I)       Initialization real time=0.00 seconds
[11/17 01:55:03    115s] (I)       Run Multi-thread track assignment
[11/17 01:55:03    115s] (I)       merging nets...
[11/17 01:55:03    115s] (I)       merging nets done
[11/17 01:55:03    115s] (I)       Kernel real time=0.06 seconds
[11/17 01:55:03    115s] (I)       End Greedy Track Assignment
[11/17 01:55:03    115s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:55:03    115s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1652
[11/17 01:55:03    115s] [NR-eGR] Layer2(metal2)(V) length: 1.465630e+03um, number of vias: 2034
[11/17 01:55:03    115s] [NR-eGR] Layer3(metal3)(H) length: 1.891270e+03um, number of vias: 714
[11/17 01:55:03    115s] [NR-eGR] Layer4(metal4)(V) length: 9.762345e+02um, number of vias: 9
[11/17 01:55:03    115s] [NR-eGR] Layer5(metal5)(H) length: 5.975000e+00um, number of vias: 7
[11/17 01:55:03    115s] [NR-eGR] Layer6(metal6)(V) length: 3.440500e+01um, number of vias: 0
[11/17 01:55:03    115s] [NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[11/17 01:55:03    115s] [NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[11/17 01:55:03    115s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[11/17 01:55:03    115s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[11/17 01:55:03    115s] [NR-eGR] Total length: 4.373515e+03um, number of vias: 4416
[11/17 01:55:03    115s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:55:03    115s] [NR-eGR] Total clock nets wire length: 1.190250e+02um 
[11/17 01:55:03    115s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:55:03    115s] Early Global Route wiring runtime: 0.02 seconds, mem = 994.1M
[11/17 01:55:03    115s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/17 01:55:04    115s] *** Finishing placeDesign default flow ***
[11/17 01:55:04    115s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0:19, mem = 994.1M **
[11/17 01:55:04    115s] 
[11/17 01:55:04    115s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:55:04    115s] Severity  ID               Count  Summary                                  
[11/17 01:55:04    115s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/17 01:55:04    115s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/17 01:55:04    115s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/17 01:55:04    115s] *** Message Summary: 3 warning(s), 0 error(s)
[11/17 01:55:04    115s] 
[11/17 01:55:08    115s] <CMD> gui_select -rect {-6.428 56.498 57.464 -5.433}
[11/17 01:55:16    116s] 
[11/17 01:55:16    116s] *** Memory Usage v#1 (Current mem = 994.090M, initial mem = 187.684M) ***
[11/17 01:55:16    116s] 
[11/17 01:55:16    116s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:55:16    116s] Severity  ID               Count  Summary                                  
[11/17 01:55:16    116s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[11/17 01:55:16    116s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/17 01:55:16    116s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/17 01:55:16    116s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[11/17 01:55:16    116s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[11/17 01:55:16    116s] WARNING   GLOBAL-100           4  Global '%s' has become obsolete. It will...
[11/17 01:55:16    116s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/17 01:55:16    116s] *** Message Summary: 36 warning(s), 0 error(s)
[11/17 01:55:16    116s] 
[11/17 01:55:16    116s] --- Ending "Innovus" (totcpu=0:01:56, real=0:39:22, mem=994.1M) ---
