<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h' l='63' ll='68'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h' l='247' c='_ZN4llvm14CombinerHelper24matchShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h' l='249' c='_ZN4llvm14CombinerHelper24applyShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1682' c='_ZN4llvm14CombinerHelper24matchShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1763' c='_ZN4llvm14CombinerHelper24applyShiftOfShiftedLogicERNS_12MachineInstrERNS_19ShiftOfShiftedLogicE'/>
<size>32</size>
<mbr r='llvm::ShiftOfShiftedLogic::Logic' o='0' t='llvm::MachineInstr *'/>
<mbr r='llvm::ShiftOfShiftedLogic::Shift2' o='64' t='llvm::MachineInstr *'/>
<mbr r='llvm::ShiftOfShiftedLogic::LogicNonShiftReg' o='128' t='llvm::Register'/>
<mbr r='llvm::ShiftOfShiftedLogic::ValSum' o='192' t='uint64_t'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='506' c='_ZNK12_GLOBAL__N_136AArch64GenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<size>32</size>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='514' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<size>32</size>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='499' c='_ZNK12_GLOBAL__N_135AMDGPUGenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<size>32</size>
