// Seed: 571029262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always $unsigned(70);
  ;
  wand  id_7 = 1;
  logic id_8;
  assign id_1 = id_6;
  task id_9;
    logic   id_10;
    integer id_11;
  endtask
endmodule
module module_1 #(
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  input wire id_2;
  output reg id_1;
  assign id_4 = id_2 == -1;
  assign id_1 = -1;
  logic _id_5;
  ;
  assign id_3 = 1;
  always_comb id_1 <= id_4;
  logic id_6[id_5 : -1];
  ;
endmodule
