// Seed: 1318805200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  supply1 id_8;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  reg  id_12;
  always_comb @(posedge 1 or 1'b0) begin : LABEL_0
    id_12 <= 1;
    `define pp_13 0
  end
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input uwire id_2,
    input tri   id_3,
    input tri1  id_4,
    input uwire id_5
);
  assign id_7 = "" == 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  assign modCall_1.id_12 = 0;
endmodule
