// Seed: 3517336518
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wand id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_5 = 32'd5
) (
    output uwire id_0,
    output uwire _id_1[-1 'd0 : id_5],
    input wire id_2,
    input uwire id_3,
    output wor id_4,
    input tri _id_5,
    input wor id_6,
    output supply0 id_7[id_1 : 1]
);
  wire id_9;
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_0
  );
  assign id_4 = 1;
  assign id_7 = -1'b0;
endmodule
