iciaict isbn effici hardwar design implement encrypt mip processor kirat pal singh centr develop advanc comput dac mohali punjab india kirat_addiw dilip kumar centr develop advanc comput dac mohali punjab india abstract paper describ design hardwar implement bit encrypt mip processor base mip pipelin architectur organ pipelin stage pipelin clock high frequenc encrypt decrypt block data encrypt standard des cryptosystem depend explain detail help block diagram order increas processor function perform secur applic includ three instruct bit lklw lkuw crypt design synthes process technolog target xilinx virtex devic encrypt mip pipelin processor work synthesi level simul level keyword processor alu regist file pipelin des throughput introduct mip simpli million instruct second best risc reduc instruct set comput processor design high speed mip processor possess pipelin architectur speed process increas frequenc perform processor mip base risc processor describ patterson consist basic stage pipelin instruct fetch instruct decod instruct execut memori access cit technolog comput confer intern ieee technolog virtex xilinx des standard encrypt data pipelin pipelin implement gemikonak orhan enver taherkhani saeid isbn ieee technolog network system communic confer intern processor mip risc bit modul decod fetch instruct base fpga design keot rashmi technolog scienc engin journal intern cryptosystem implement design hardwar effici chougul amit patil jaymala ghewari pravin isic circuit integr symposium intern design processor mip pipelin power low balasubramanian karthi parthasarathi gautham sytem circuit tool analysi design journal intern processor architectur pipelin stall reduct power dynam navabi zainalabedin kusha afzali ali rahmani mohammad amir salehpour asghar ali lotfi pejman isbn ieee informat engin electr confer intern acceler fetch pre architectur mip stall reduc adinono soetharyo yudhanto zulkifli kaufmann softwar hardwar design organ comput hennessi patterson refer level simul technolog process synthes frequenc maximum reach implement system conclud mip provid vector test instruct program perform improv devic viretx fpga fastest 