Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Sep 19 06:35:18 2018
| Host         : z400 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7a12t-cpg238
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.564        0.000                      0                 3650        0.021        0.000                      0                 3650        0.543        0.000                       0                  1275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
sys_clk        {0.000 5.000}        10.000          100.000         
txoutclk_x0y0  {0.000 5.000}        10.000          100.000         
  clk_125mhz   {0.000 4.000}        8.000           125.000         
  clk_250mhz   {0.000 2.000}        4.000           250.000         
  mmcm_fb      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk              8.414        0.000                      0                    7        0.215        0.000                      0                    7        4.020        0.000                       0                    12  
txoutclk_x0y0                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz         2.564        0.000                      0                 3641        0.021        0.000                      0                 3641        0.543        0.000                       0                  1256  
  clk_250mhz                                                                                                                                                     1.845        0.000                       0                     2  
  mmcm_fb                                                                                                                                                        8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125mhz         clk_125mhz               5.936        0.000                      0                    2        0.601        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     7.024 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.024    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.077    15.437    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.536     5.399    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     7.027 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.027    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X32Y71         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.419    14.159    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.240    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)        0.077    15.440    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     6.531 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.531    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.316    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.536     5.399    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     6.534 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.534    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.419    14.159    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.240    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X32Y71         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.319    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     6.524 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.524    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.330    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.536     5.399    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     6.527 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.527    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.419    14.159    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.240    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X32Y71         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.333    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.134     6.530 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.530    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    15.341    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.652 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.652    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.817     1.907    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.588     1.320    
    SLICE_X32Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.437    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.652 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.652    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.437    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.651 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.651    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.817     1.907    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.320    
    SLICE_X32Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.435    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.651 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.651    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.435    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.652 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.652    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.429    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.810 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.810    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X32Y71         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.817     1.907    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y71         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.588     1.320    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.120     1.440    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.810 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.810    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    B8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.120     1.440    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16     pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y0  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y0   refclk_ibuf/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y71       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17      pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 2.129ns (40.267%)  route 3.158ns (59.733%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 13.760 - 8.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.544     6.136    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X15Y64         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/Q
                         net (fo=13, routed)          1.186     7.778    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X27Y63         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.902    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.452 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.566    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.900 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.441     9.341    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter__0[10]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.303     9.644 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_5/O
                         net (fo=1, routed)           0.602    10.246    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_5_n_0
    SLICE_X26Y64         LUT5 (Prop_lut5_I3_O)        0.124    10.370 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3/O
                         net (fo=4, routed)           0.929    11.299    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3_n_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I5_O)        0.124    11.423 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_mux_sel_i_1/O
                         net (fo=1, routed)           0.000    11.423    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/user_reset_out_reg_0
    SLICE_X16Y60         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.429    13.760    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X16Y60         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel_reg/C
                         clock pessimism              0.268    14.028    
                         clock uncertainty           -0.071    13.957    
    SLICE_X16Y60         FDRE (Setup_fdre_C_D)        0.031    13.988    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel_reg
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.129ns (40.410%)  route 3.139ns (59.590%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 13.760 - 8.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.544     6.136    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X15Y64         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/Q
                         net (fo=13, routed)          1.186     7.778    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X27Y63         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.902    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.452 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.566    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.900 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.441     9.341    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter__0[10]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.303     9.644 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_5/O
                         net (fo=1, routed)           0.602    10.246    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_5_n_0
    SLICE_X26Y64         LUT5 (Prop_lut5_I3_O)        0.124    10.370 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3/O
                         net (fo=4, routed)           0.911    11.281    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.405 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/trn_rdst_rdy_xhdl4_i_1/O
                         net (fo=1, routed)           0.000    11.405    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[0]
    SLICE_X17Y60         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.429    13.760    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X17Y60         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_reg/C
                         clock pessimism              0.268    14.028    
                         clock uncertainty           -0.071    13.957    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)        0.029    13.986    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_reg
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 2.129ns (44.108%)  route 2.698ns (55.892%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.544     6.136    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X15Y64         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/Q
                         net (fo=13, routed)          1.186     7.778    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X27Y63         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.902    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.452 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.566    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.900 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.441     9.341    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter__0[10]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.303     9.644 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_5/O
                         net (fo=1, routed)           0.602    10.246    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_5_n_0
    SLICE_X26Y64         LUT5 (Prop_lut5_I3_O)        0.124    10.370 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3/O
                         net (fo=4, routed)           0.469    10.839    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_3_n_0
    SLICE_X27Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.963 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tuser_xhdl1[21]_i_2/O
                         net (fo=1, routed)           0.000    10.963    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/D[1]
    SLICE_X27Y62         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.430    13.761    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X27Y62         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/C
                         clock pessimism              0.268    14.029    
                         clock uncertainty           -0.071    13.958    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)        0.029    13.987    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.718ns (16.944%)  route 3.519ns (83.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 13.759 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.631    10.376    app/PIO_interface/PIO_EP_inst/EP_RX_inst/SS[0]
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.428    13.759    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[1]/C
                         clock pessimism              0.268    14.027    
                         clock uncertainty           -0.071    13.956    
    SLICE_X26Y65         FDRE (Setup_fdre_C_R)       -0.524    13.432    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[1]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.718ns (16.944%)  route 3.519ns (83.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 13.759 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.631    10.376    app/PIO_interface/PIO_EP_inst/EP_RX_inst/SS[0]
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.428    13.759    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[2]/C
                         clock pessimism              0.268    14.027    
                         clock uncertainty           -0.071    13.956    
    SLICE_X26Y65         FDRE (Setup_fdre_C_R)       -0.524    13.432    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[2]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.718ns (16.944%)  route 3.519ns (83.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 13.759 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.631    10.376    app/PIO_interface/PIO_EP_inst/EP_RX_inst/SS[0]
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.428    13.759    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[6]/C
                         clock pessimism              0.268    14.027    
                         clock uncertainty           -0.071    13.956    
    SLICE_X26Y65         FDRE (Setup_fdre_C_R)       -0.524    13.432    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[6]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.718ns (16.944%)  route 3.519ns (83.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 13.759 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.631    10.376    app/PIO_interface/PIO_EP_inst/EP_RX_inst/SS[0]
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.428    13.759    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[4]/C
                         clock pessimism              0.268    14.027    
                         clock uncertainty           -0.071    13.956    
    SLICE_X26Y65         FDRE (Setup_fdre_C_R)       -0.524    13.432    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.718ns (16.944%)  route 3.519ns (83.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 13.759 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.631    10.376    app/PIO_interface/PIO_EP_inst/EP_RX_inst/SS[0]
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.428    13.759    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y65         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tc_reg[2]/C
                         clock pessimism              0.268    14.027    
                         clock uncertainty           -0.071    13.956    
    SLICE_X26Y65         FDRE (Setup_fdre_C_R)       -0.524    13.432    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tc_reg[2]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.718ns (16.983%)  route 3.510ns (83.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 13.753 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.621    10.366    app/PIO_interface/PIO_EP_inst/EP_TX_inst/SS[0]
    SLICE_X24Y70         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.422    13.753    app/PIO_interface/PIO_EP_inst/EP_TX_inst/user_clk_out
    SLICE_X24Y70         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[17]/C
                         clock pessimism              0.268    14.021    
                         clock uncertainty           -0.071    13.950    
    SLICE_X24Y70         FDRE (Setup_fdre_C_R)       -0.429    13.521    app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.718ns (17.458%)  route 3.395ns (82.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 13.758 - 8.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.546     6.138    app/PIO_interface/user_clk_out
    SLICE_X13Y61         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.419     6.557 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.889     7.446    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X12Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.745 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         2.506    10.251    app/PIO_interface/PIO_EP_inst/EP_RX_inst/SS[0]
    SLICE_X26Y66         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.427    13.758    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y66         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[12]/C
                         clock pessimism              0.268    14.026    
                         clock uncertainty           -0.071    13.955    
    SLICE_X26Y66         FDRE (Setup_fdre_C_R)       -0.524    13.431    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.639%)  route 0.215ns (60.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.555     1.993    app/PIO_interface/PIO_EP_inst/EP_TX_inst/user_clk_out
    SLICE_X15Y67         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     2.134 r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[24]/Q
                         net (fo=1, routed)           0.215     2.349    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/s_axis_tx_tdata[24]
    SLICE_X17Y67         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.818     2.603    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X17Y67         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[24]/C
                         clock pessimism             -0.351     2.252    
    SLICE_X17Y67         FDRE (Hold_fdre_C_D)         0.076     2.328    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSOF
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.465%)  route 0.319ns (58.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X24Y60         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.128     2.125 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tvalid_reg/Q
                         net (fo=2, routed)           0.118     2.243    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tvalid
    SLICE_X24Y60         LUT2 (Prop_lut2_I0_O)        0.098     2.341 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pcie_block_i_i_31/O
                         net (fo=1, routed)           0.201     2.542    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_tsof
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSOF
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.826     2.611    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.580     2.031    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTSOF)
                                                      0.483     2.514    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.023ns (4.298%)  route 0.512ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[1])
                                                      0.023     2.020 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[1]
                         net (fo=1, routed)           0.512     2.532    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/mim_tx_raddr[1]
    RAMB36_X1Y9          RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.877     2.662    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X1Y9          RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLK
                         clock pessimism             -0.346     2.315    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.498    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.172%)  route 0.208ns (52.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.557     1.995    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X17Y59         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     2.136 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[6]/Q
                         net (fo=1, routed)           0.208     2.344    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev[6]
    SLICE_X15Y59         LUT5 (Prop_lut5_I1_O)        0.045     2.389 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.389    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[8]
    SLICE_X15Y59         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.828     2.613    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X15Y59         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[8]/C
                         clock pessimism             -0.351     2.262    
    SLICE_X15Y59         FDRE (Hold_fdre_C_D)         0.092     2.354    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.041ns (7.464%)  route 0.508ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.041     2.038 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=1, routed)           0.508     2.546    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/mim_tx_raddr[0]
    RAMB36_X1Y9          RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.877     2.662    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X1Y9          RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLK
                         clock pessimism             -0.346     2.315    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.498    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.555     1.993    app/PIO_interface/PIO_EP_inst/EP_TX_inst/user_clk_out
    SLICE_X15Y67         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     2.134 r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[8]/Q
                         net (fo=1, routed)           0.242     2.376    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/s_axis_tx_tdata[8]
    SLICE_X17Y69         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.817     2.601    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X17Y69         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[8]/C
                         clock pessimism             -0.351     2.250    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.076     2.326    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.192ns (44.876%)  route 0.236ns (55.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.554     1.992    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X16Y64         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.141     2.133 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_reg[40]/Q
                         net (fo=4, routed)           0.236     2.369    pcie_7x_0_support_i/pio_rx_sm_64_gen.req_rid_reg[15][28]
    SLICE_X13Y63         LUT3 (Prop_lut3_I2_O)        0.051     2.420 r  pcie_7x_0_support_i/pio_rx_sm_64_gen.wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.420    app/PIO_interface/PIO_EP_inst/EP_RX_inst/D[6]
    SLICE_X13Y63         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.824     2.609    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X13Y63         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[6]/C
                         clock pessimism             -0.351     2.258    
    SLICE_X13Y63         FDRE (Hold_fdre_C_D)         0.107     2.365    app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.241%)  route 0.248ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.553     1.991    app/PIO_interface/PIO_EP_inst/EP_TX_inst/user_clk_out
    SLICE_X13Y69         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     2.132 r  app/PIO_interface/PIO_EP_inst/EP_TX_inst/cpl_64_gen.s_axis_tx_tdata_reg[39]/Q
                         net (fo=1, routed)           0.248     2.380    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/s_axis_tx_tdata[39]
    SLICE_X17Y69         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.817     2.601    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X17Y69         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[39]/C
                         clock pessimism             -0.351     2.250    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.075     2.325    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[13]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.700%)  route 0.387ns (73.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.548     1.986    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X16Y71         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDRE (Prop_fdre_C_Q)         0.141     2.127 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[45]/Q
                         net (fo=1, routed)           0.387     2.514    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_td[13]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.826     2.611    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.599     2.012    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[13])
                                                      0.444     2.456    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.014%)  route 0.248ns (65.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.557     1.995    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X11Y64         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.128     2.123 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[28]/Q
                         net (fo=4, routed)           0.248     2.371    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/post_wr_data_reg[31][28]
    RAMB36_X0Y13         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.865     2.650    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X0Y13         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/CLKBWRCLK
                         clock pessimism             -0.580     2.070    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.243     2.313    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK      n/a                6.400         8.000       1.600      GTPE2_COMMON_X0Y0   pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a                6.400         8.000       1.600      GTPE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     PCIE_2_1/PIPECLK         n/a                4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     PCIE_2_1/USERCLK         n/a                4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     PCIE_2_1/USERCLK2        n/a                4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a                2.576         8.000       5.424      RAMB36_X0Y12        app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK   0.560         0.017       0.543      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Fast    PCIE_2_1/USERCLK         PCIE_2_1/USERCLK2  0.560         0.013       0.547      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK   0.640         0.026       0.614      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/USERCLK         PCIE_2_1/USERCLK2  0.640         0.022       0.618      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.580ns (35.989%)  route 1.032ns (64.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.548     6.140    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X16Y56         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.456     6.596 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.433     7.029    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X17Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.153 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.599     7.752    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X17Y56         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.431    13.762    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X17Y56         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/C
                         clock pessimism              0.356    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X17Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    13.688    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.580ns (35.989%)  route 1.032ns (64.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.548     6.140    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X16Y56         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.456     6.596 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.433     7.029    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X17Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.153 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.599     7.752    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X17Y56         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        1.431    13.762    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X17Y56         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                         clock pessimism              0.356    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X17Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    13.688    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  5.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.865%)  route 0.333ns (64.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.558     1.996    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X16Y56         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.141     2.137 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.137     2.274    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X17Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.319 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.196     2.515    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X17Y56         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.826     2.611    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X17Y56         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/C
                         clock pessimism             -0.602     2.009    
    SLICE_X17Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.914    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.865%)  route 0.333ns (64.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.558     1.996    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X16Y56         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.141     2.137 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.137     2.274    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X17Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.319 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.196     2.515    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X17Y56         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1108, routed)        0.826     2.611    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X17Y56         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                         clock pessimism             -0.602     2.009    
    SLICE_X17Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.914    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.601    





