
MidTermProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009454  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  080095f8  080095f8  0000a5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009db0  08009db0  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009db0  08009db0  0000adb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009db8  08009db8  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009db8  08009db8  0000adb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009dbc  08009dbc  0000adbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009dc0  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  200001e8  08009fa8  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08009fa8  0000b3e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7e3  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002667  00000000  00000000  000179fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d0  00000000  00000000  0001a068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000075a  00000000  00000000  0001aa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193af  00000000  00000000  0001b192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec29  00000000  00000000  00034541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094927  00000000  00000000  0004316a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7a91  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bd0  00000000  00000000  000d7ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000db6a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080095dc 	.word	0x080095dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	080095dc 	.word	0x080095dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <ECG_init_Filter>:
 */

#include "ECG_module.h"
#include <math.h>

void ECG_init_Filter(FilterECGParam* FilterECGparam, uint16_t* buffer, uint16_t length) {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b087      	sub	sp, #28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	4613      	mov	r3, r2
 8001000:	80fb      	strh	r3, [r7, #6]

	// Imposta il buffer di input nella struttura FilterECGParam
    FilterECGparam->buffer = buffer;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	68ba      	ldr	r2, [r7, #8]
 8001006:	601a      	str	r2, [r3, #0]

    // Inizializza i parametri del filtro
    FilterECGparam->sum = 0.0;    // La somma dei valori nel filtro (utilizzato nel calcolo)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	605a      	str	r2, [r3, #4]
    FilterECGparam->index = 0;    // Indice di posizione nel buffer (utilizzato nel filtro circolare)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	2200      	movs	r2, #0
 8001014:	811a      	strh	r2, [r3, #8]
    FilterECGparam->length = length;    // Lunghezza del buffer
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	815a      	strh	r2, [r3, #10]
    FilterECGparam->filled = 0;   // Numero di elementi validi nel buffer
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2200      	movs	r2, #0
 8001020:	819a      	strh	r2, [r3, #12]

    // Inizializza il buffer impostando tutti i valori a 0
    for (uint16_t i = 0; i < length; i++) {
 8001022:	2300      	movs	r3, #0
 8001024:	82fb      	strh	r3, [r7, #22]
 8001026:	e008      	b.n	800103a <ECG_init_Filter+0x46>
        buffer[i] = 0;
 8001028:	8afb      	ldrh	r3, [r7, #22]
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	68ba      	ldr	r2, [r7, #8]
 800102e:	4413      	add	r3, r2
 8001030:	2200      	movs	r2, #0
 8001032:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < length; i++) {
 8001034:	8afb      	ldrh	r3, [r7, #22]
 8001036:	3301      	adds	r3, #1
 8001038:	82fb      	strh	r3, [r7, #22]
 800103a:	8afa      	ldrh	r2, [r7, #22]
 800103c:	88fb      	ldrh	r3, [r7, #6]
 800103e:	429a      	cmp	r2, r3
 8001040:	d3f2      	bcc.n	8001028 <ECG_init_Filter+0x34>
    }
}
 8001042:	bf00      	nop
 8001044:	bf00      	nop
 8001046:	371c      	adds	r7, #28
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <ECG_init_ECG>:

void ECG_init_ECG(ECGParam* ECGparam, uint16_t* buffer, uint16_t length) {
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	4613      	mov	r3, r2
 800105c:	80fb      	strh	r3, [r7, #6]

	// Imposta il buffer di input nella struttura ECGParam
    ECGparam->buffer = buffer;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	68ba      	ldr	r2, [r7, #8]
 8001062:	601a      	str	r2, [r3, #0]

    // Inizializza i parametri relativi all'elaborazione dell'ECG
    ECGparam->count = 0;         // Numero di campioni elaborati
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2200      	movs	r2, #0
 8001068:	809a      	strh	r2, [r3, #4]
    ECGparam->length = length;  // Lunghezza del buffer
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	88fa      	ldrh	r2, [r7, #6]
 800106e:	80da      	strh	r2, [r3, #6]
    ECGparam->HR = 0;            // Frequenza cardiaca (in battiti per minuto, bpm)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2200      	movs	r2, #0
 8001074:	721a      	strb	r2, [r3, #8]
    ECGparam->HRV = 0.0;         // Variabilità della frequenza cardiaca (HRV)
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	0000      	movs	r0, r0
 800108c:	0000      	movs	r0, r0
	...

08001090 <filter_signal>:

void filter_signal(FilterECGParam* FilterECGparam, ECGParam* ECGparam, uint16_t d_out) {
 8001090:	b5b0      	push	{r4, r5, r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	4613      	mov	r3, r2
 800109c:	80fb      	strh	r3, [r7, #6]

	// Calcolo del valore di tensione in ingresso in base al dato di uscita d_out
    double voltage = ((double)d_out) * VREF / LEVELS;
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fa37 	bl	8000514 <__aeabi_ui2d>
 80010a6:	a341      	add	r3, pc, #260	@ (adr r3, 80011ac <filter_signal+0x11c>)
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	f7ff faac 	bl	8000608 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	4b3a      	ldr	r3, [pc, #232]	@ (80011a8 <filter_signal+0x118>)
 80010be:	f7ff fbcd 	bl	800085c <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Aggiornamento della somma per la media mobile
    FilterECGparam->sum += voltage - FilterECGparam->buffer[FilterECGparam->index];
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fa42 	bl	8000558 <__aeabi_f2d>
 80010d4:	4604      	mov	r4, r0
 80010d6:	460d      	mov	r5, r1
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	891b      	ldrh	r3, [r3, #8]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fa24 	bl	8000534 <__aeabi_i2d>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010f4:	f7ff f8d0 	bl	8000298 <__aeabi_dsub>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4620      	mov	r0, r4
 80010fe:	4629      	mov	r1, r5
 8001100:	f7ff f8cc 	bl	800029c <__adddf3>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f7ff fd74 	bl	8000bf8 <__aeabi_d2f>
 8001110:	4602      	mov	r2, r0
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	605a      	str	r2, [r3, #4]
    FilterECGparam->buffer[FilterECGparam->index] = voltage;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	891b      	ldrh	r3, [r3, #8]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	18d4      	adds	r4, r2, r3
 8001122:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001126:	f7ff fd47 	bl	8000bb8 <__aeabi_d2uiz>
 800112a:	4603      	mov	r3, r0
 800112c:	b29b      	uxth	r3, r3
 800112e:	8023      	strh	r3, [r4, #0]

    // Aggiornamento dell'indice del buffer in modo circolare
    FilterECGparam->index = (FilterECGparam->index + 1) % FilterECGparam->length;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	891b      	ldrh	r3, [r3, #8]
 8001134:	3301      	adds	r3, #1
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	8952      	ldrh	r2, [r2, #10]
 800113a:	fb93 f1f2 	sdiv	r1, r3, r2
 800113e:	fb01 f202 	mul.w	r2, r1, r2
 8001142:	1a9b      	subs	r3, r3, r2
 8001144:	b29a      	uxth	r2, r3
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	811a      	strh	r2, [r3, #8]

    // Aumento del contatore degli elementi validi nel filtro
    if (FilterECGparam->filled < FilterECGparam->length) {
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	899a      	ldrh	r2, [r3, #12]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	895b      	ldrh	r3, [r3, #10]
 8001152:	429a      	cmp	r2, r3
 8001154:	d205      	bcs.n	8001162 <filter_signal+0xd2>
        FilterECGparam->filled++;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	899b      	ldrh	r3, [r3, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	b29a      	uxth	r2, r3
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	819a      	strh	r2, [r3, #12]
    }

    // Calcolo del valore medio e memorizzazione nel buffer ECG
    ECGparam->buffer[ECGparam->count] = (uint16_t)(FilterECGparam->sum / FilterECGparam->filled);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	edd3 6a01 	vldr	s13, [r3, #4]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	899b      	ldrh	r3, [r3, #12]
 800116c:	ee07 3a90 	vmov	s15, r3
 8001170:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001174:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	889b      	ldrh	r3, [r3, #4]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	4413      	add	r3, r2
 8001184:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001188:	ee17 2a90 	vmov	r2, s15
 800118c:	b292      	uxth	r2, r2
 800118e:	801a      	strh	r2, [r3, #0]

    // Incremento del contatore dei campioni elaborati
    ECGparam->count++;
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	889b      	ldrh	r3, [r3, #4]
 8001194:	3301      	adds	r3, #1
 8001196:	b29a      	uxth	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	809a      	strh	r2, [r3, #4]
}
 800119c:	bf00      	nop
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdb0      	pop	{r4, r5, r7, pc}
 80011a4:	f3af 8000 	nop.w
 80011a8:	40b00000 	.word	0x40b00000
 80011ac:	00000000 	.word	0x00000000
 80011b0:	40aa1800 	.word	0x40aa1800

080011b4 <elab_ECG>:

HAL_StatusTypeDef elab_ECG(ECGParam* ECGparam, uint16_t samp_freq) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	f5ad 7d26 	sub.w	sp, sp, #664	@ 0x298
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80011c0:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 80011c4:	6018      	str	r0, [r3, #0]
 80011c6:	460a      	mov	r2, r1
 80011c8:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80011cc:	f2a3 2396 	subw	r3, r3, #662	@ 0x296
 80011d0:	801a      	strh	r2, [r3, #0]
    uint16_t peaks[MAX_ARRAY_DIM];
    uint8_t num_peaks = 0;
 80011d2:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80011d6:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]

    // Trova i picchi nel segnale ECG
    if (find_peaks(ECGparam, peaks, &num_peaks) != HAL_OK) {
 80011de:	f207 1297 	addw	r2, r7, #407	@ 0x197
 80011e2:	f507 71cc 	add.w	r1, r7, #408	@ 0x198
 80011e6:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80011ea:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f000 f9b6 	bl	8001560 <find_peaks>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <elab_ECG+0x4a>
        return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e1a6      	b.n	800154c <elab_ECG+0x398>
    }

    if (num_peaks < 2) {
 80011fe:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8001202:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d801      	bhi.n	8001210 <elab_ECG+0x5c>
        return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e19d      	b.n	800154c <elab_ECG+0x398>
    }

    float intervals[MAX_ARRAY_DIM - 1];
    uint8_t validIntervals = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	f887 3297 	strb.w	r3, [r7, #663]	@ 0x297
    float meanInterval = 0.0;
 8001216:	f04f 0300 	mov.w	r3, #0
 800121a:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
    float stdDeviation = 0.0;
 800121e:	f04f 0300 	mov.w	r3, #0
 8001222:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c

    // Calcola gli intervalli tra i picchi consecutivi
    for (int i = 1; i < num_peaks; i++) {
 8001226:	2301      	movs	r3, #1
 8001228:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 800122c:	e03e      	b.n	80012ac <elab_ECG+0xf8>
        float interval = (float)(peaks[i] - peaks[i - 1]);
 800122e:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8001232:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001236:	f8d7 2288 	ldr.w	r2, [r7, #648]	@ 0x288
 800123a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800123e:	4619      	mov	r1, r3
 8001240:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 8001244:	1e5a      	subs	r2, r3, #1
 8001246:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800124a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800124e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001252:	1acb      	subs	r3, r1, r3
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800125c:	edc7 7a98 	vstr	s15, [r7, #608]	@ 0x260

        // Aggiungi l'intervallo se non è un outlier
        if (interval > 20 && interval < 500) {  // Soglie di intervallo (modificabili)
 8001260:	edd7 7a98 	vldr	s15, [r7, #608]	@ 0x260
 8001264:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800126c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001270:	dd17      	ble.n	80012a2 <elab_ECG+0xee>
 8001272:	edd7 7a98 	vldr	s15, [r7, #608]	@ 0x260
 8001276:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8001558 <elab_ECG+0x3a4>
 800127a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800127e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001282:	d50e      	bpl.n	80012a2 <elab_ECG+0xee>
            intervals[validIntervals++] = interval;
 8001284:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	f887 2297 	strb.w	r2, [r7, #663]	@ 0x297
 800128e:	4619      	mov	r1, r3
 8001290:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8001294:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 8001298:	008b      	lsls	r3, r1, #2
 800129a:	4413      	add	r3, r2
 800129c:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 80012a0:	601a      	str	r2, [r3, #0]
    for (int i = 1; i < num_peaks; i++) {
 80012a2:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 80012a6:	3301      	adds	r3, #1
 80012a8:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 80012ac:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80012b0:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	461a      	mov	r2, r3
 80012b8:	f8d7 3288 	ldr.w	r3, [r7, #648]	@ 0x288
 80012bc:	4293      	cmp	r3, r2
 80012be:	dbb6      	blt.n	800122e <elab_ECG+0x7a>
        }
    }

    // Se non ci sono intervalli validi, ritorna errore
    if (validIntervals < 2) {
 80012c0:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d801      	bhi.n	80012cc <elab_ECG+0x118>
        return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e13f      	b.n	800154c <elab_ECG+0x398>
    }

    // Calcola la media degli intervalli
    for (int i = 0; i < validIntervals; i++) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
 80012d2:	e014      	b.n	80012fe <elab_ECG+0x14a>
        meanInterval += intervals[i];
 80012d4:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80012d8:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 80012dc:	f8d7 3284 	ldr.w	r3, [r7, #644]	@ 0x284
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4413      	add	r3, r2
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	ed97 7aa4 	vldr	s14, [r7, #656]	@ 0x290
 80012ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012f0:	edc7 7aa4 	vstr	s15, [r7, #656]	@ 0x290
    for (int i = 0; i < validIntervals; i++) {
 80012f4:	f8d7 3284 	ldr.w	r3, [r7, #644]	@ 0x284
 80012f8:	3301      	adds	r3, #1
 80012fa:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
 80012fe:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 8001302:	f8d7 2284 	ldr.w	r2, [r7, #644]	@ 0x284
 8001306:	429a      	cmp	r2, r3
 8001308:	dbe4      	blt.n	80012d4 <elab_ECG+0x120>
    }
    meanInterval /= validIntervals;
 800130a:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 800130e:	ee07 3a90 	vmov	s15, r3
 8001312:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001316:	edd7 6aa4 	vldr	s13, [r7, #656]	@ 0x290
 800131a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800131e:	edc7 7aa4 	vstr	s15, [r7, #656]	@ 0x290

    // Calcola la deviazione standard
    for (int i = 0; i < validIntervals; i++) {
 8001322:	2300      	movs	r3, #0
 8001324:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 8001328:	e028      	b.n	800137c <elab_ECG+0x1c8>
        stdDeviation += (intervals[i] - meanInterval) * (intervals[i] - meanInterval);
 800132a:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800132e:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 8001332:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	ed93 7a00 	vldr	s14, [r3]
 800133e:	edd7 7aa4 	vldr	s15, [r7, #656]	@ 0x290
 8001342:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001346:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800134a:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 800134e:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	edd3 6a00 	vldr	s13, [r3]
 800135a:	edd7 7aa4 	vldr	s15, [r7, #656]	@ 0x290
 800135e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001366:	ed97 7aa3 	vldr	s14, [r7, #652]	@ 0x28c
 800136a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800136e:	edc7 7aa3 	vstr	s15, [r7, #652]	@ 0x28c
    for (int i = 0; i < validIntervals; i++) {
 8001372:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8001376:	3301      	adds	r3, #1
 8001378:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 800137c:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 8001380:	f8d7 2280 	ldr.w	r2, [r7, #640]	@ 0x280
 8001384:	429a      	cmp	r2, r3
 8001386:	dbd0      	blt.n	800132a <elab_ECG+0x176>
    }
    stdDeviation = sqrt(stdDeviation / validIntervals);
 8001388:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 800138c:	ee07 3a90 	vmov	s15, r3
 8001390:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001394:	ed97 7aa3 	vldr	s14, [r7, #652]	@ 0x28c
 8001398:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800139c:	ee16 0a90 	vmov	r0, s13
 80013a0:	f7ff f8da 	bl	8000558 <__aeabi_f2d>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	ec43 2b10 	vmov	d0, r2, r3
 80013ac:	f007 fe12 	bl	8008fd4 <sqrt>
 80013b0:	ec53 2b10 	vmov	r2, r3, d0
 80013b4:	4610      	mov	r0, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	f7ff fc1e 	bl	8000bf8 <__aeabi_d2f>
 80013bc:	4603      	mov	r3, r0
 80013be:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c

    // Filtra gli intervalli che sono troppo distanti dalla media
    uint8_t filteredIntervals = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
    for (int i = 0; i < validIntervals; i++) {
 80013c8:	2300      	movs	r3, #0
 80013ca:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
 80013ce:	e033      	b.n	8001438 <elab_ECG+0x284>
        if (fabs(intervals[i] - meanInterval) <= 2 * stdDeviation) {  // Soglia a 2 deviazioni standard
 80013d0:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80013d4:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 80013d8:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	ed93 7a00 	vldr	s14, [r3]
 80013e4:	edd7 7aa4 	vldr	s15, [r7, #656]	@ 0x290
 80013e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ec:	eeb0 7ae7 	vabs.f32	s14, s15
 80013f0:	edd7 7aa3 	vldr	s15, [r7, #652]	@ 0x28c
 80013f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80013f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001400:	d815      	bhi.n	800142e <elab_ECG+0x27a>
            intervals[filteredIntervals++] = intervals[i];
 8001402:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8001406:	1c5a      	adds	r2, r3, #1
 8001408:	f887 227f 	strb.w	r2, [r7, #639]	@ 0x27f
 800140c:	4618      	mov	r0, r3
 800140e:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8001412:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 8001416:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8001424:	f5a3 7124 	sub.w	r1, r3, #656	@ 0x290
 8001428:	0083      	lsls	r3, r0, #2
 800142a:	440b      	add	r3, r1
 800142c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < validIntervals; i++) {
 800142e:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8001432:	3301      	adds	r3, #1
 8001434:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
 8001438:	f897 3297 	ldrb.w	r3, [r7, #663]	@ 0x297
 800143c:	f8d7 2278 	ldr.w	r2, [r7, #632]	@ 0x278
 8001440:	429a      	cmp	r2, r3
 8001442:	dbc5      	blt.n	80013d0 <elab_ECG+0x21c>
        }
    }

    // Se dopo il filtro non ci sono intervalli validi, ritorna errore
    if (filteredIntervals < 2) {
 8001444:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8001448:	2b01      	cmp	r3, #1
 800144a:	d801      	bhi.n	8001450 <elab_ECG+0x29c>
        return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e07d      	b.n	800154c <elab_ECG+0x398>
    }

    // Calcola la media degli intervalli filtrati
    float totalIntervals = 0.0;
 8001450:	f04f 0300 	mov.w	r3, #0
 8001454:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
    for (int i = 0; i < filteredIntervals; i++) {
 8001458:	2300      	movs	r3, #0
 800145a:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 800145e:	e014      	b.n	800148a <elab_ECG+0x2d6>
        totalIntervals += intervals[i];
 8001460:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8001464:	f5a3 7224 	sub.w	r2, r3, #656	@ 0x290
 8001468:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ed97 7a9d 	vldr	s14, [r7, #628]	@ 0x274
 8001478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800147c:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
    for (int i = 0; i < filteredIntervals; i++) {
 8001480:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 8001484:	3301      	adds	r3, #1
 8001486:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 800148a:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 800148e:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8001492:	429a      	cmp	r2, r3
 8001494:	dbe4      	blt.n	8001460 <elab_ECG+0x2ac>
    }
    float avgInterval = totalIntervals / filteredIntervals;
 8001496:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 800149a:	ee07 3a90 	vmov	s15, r3
 800149e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a2:	edd7 6a9d 	vldr	s13, [r7, #628]	@ 0x274
 80014a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014aa:	edc7 7a9b 	vstr	s15, [r7, #620]	@ 0x26c

    // Calcola la frequenza cardiaca (HR)
    uint8_t HR = round(60.0 / (avgInterval/samp_freq));
 80014ae:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80014b2:	f2a3 2396 	subw	r3, r3, #662	@ 0x296
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	ee07 3a90 	vmov	s15, r3
 80014bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c0:	ed97 7a9b 	vldr	s14, [r7, #620]	@ 0x26c
 80014c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014c8:	ee16 0a90 	vmov	r0, s13
 80014cc:	f7ff f844 	bl	8000558 <__aeabi_f2d>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	f04f 0000 	mov.w	r0, #0
 80014d8:	4920      	ldr	r1, [pc, #128]	@ (800155c <elab_ECG+0x3a8>)
 80014da:	f7ff f9bf 	bl	800085c <__aeabi_ddiv>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	ec43 2b17 	vmov	d7, r2, r3
 80014e6:	eeb0 0a47 	vmov.f32	s0, s14
 80014ea:	eef0 0a67 	vmov.f32	s1, s15
 80014ee:	f007 fe77 	bl	80091e0 <round>
 80014f2:	ec53 2b10 	vmov	r2, r3, d0
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	f7ff fb5d 	bl	8000bb8 <__aeabi_d2uiz>
 80014fe:	4603      	mov	r3, r0
 8001500:	f887 326b 	strb.w	r3, [r7, #619]	@ 0x26b

    // Calcola la variabilità della frequenza cardiaca (HRV) come deviazione standard degli intervalli RR
    float HRV = sqrt(stdDeviation);
 8001504:	f8d7 028c 	ldr.w	r0, [r7, #652]	@ 0x28c
 8001508:	f7ff f826 	bl	8000558 <__aeabi_f2d>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	ec43 2b10 	vmov	d0, r2, r3
 8001514:	f007 fd5e 	bl	8008fd4 <sqrt>
 8001518:	ec53 2b10 	vmov	r2, r3, d0
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f7ff fb6a 	bl	8000bf8 <__aeabi_d2f>
 8001524:	4603      	mov	r3, r0
 8001526:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264

    // Restituisci i valori HR e HRV, che saranno stampati nel main
    ECGparam->HR = HR;
 800152a:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800152e:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f897 226b 	ldrb.w	r2, [r7, #619]	@ 0x26b
 8001538:	721a      	strb	r2, [r3, #8]
    ECGparam->HRV = HRV;
 800153a:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800153e:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8001548:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	f507 7726 	add.w	r7, r7, #664	@ 0x298
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	43fa0000 	.word	0x43fa0000
 800155c:	404e0000 	.word	0x404e0000

08001560 <find_peaks>:



HAL_StatusTypeDef find_peaks(ECGParam* ECGparam, uint16_t *peaks, uint8_t *num_peaks) {
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]

    if (ECGparam->count < 3) {
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	889b      	ldrh	r3, [r3, #4]
 8001570:	2b02      	cmp	r3, #2
 8001572:	d804      	bhi.n	800157e <find_peaks+0x1e>
        *num_peaks = 0;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e0b9      	b.n	80016f2 <find_peaks+0x192>
    }

    uint16_t max_value = find_max(ECGparam->buffer, ECGparam->count);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	889b      	ldrh	r3, [r3, #4]
 8001586:	4619      	mov	r1, r3
 8001588:	4610      	mov	r0, r2
 800158a:	f000 f8bd 	bl	8001708 <find_max>
 800158e:	4603      	mov	r3, r0
 8001590:	837b      	strh	r3, [r7, #26]
    uint16_t min_value = find_min(ECGparam->buffer, ECGparam->count);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	889b      	ldrh	r3, [r3, #4]
 800159a:	4619      	mov	r1, r3
 800159c:	4610      	mov	r0, r2
 800159e:	f000 f8e0 	bl	8001762 <find_min>
 80015a2:	4603      	mov	r3, r0
 80015a4:	833b      	strh	r3, [r7, #24]
    uint16_t threshold = (uint16_t)(TRESHOLDPEAKS * (max_value - min_value)) + min_value;
 80015a6:	8b7a      	ldrh	r2, [r7, #26]
 80015a8:	8b3b      	ldrh	r3, [r7, #24]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7fe ffc1 	bl	8000534 <__aeabi_i2d>
 80015b2:	a353      	add	r3, pc, #332	@ (adr r3, 8001700 <find_peaks+0x1a0>)
 80015b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b8:	f7ff f826 	bl	8000608 <__aeabi_dmul>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7ff faf8 	bl	8000bb8 <__aeabi_d2uiz>
 80015c8:	4603      	mov	r3, r0
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	8b3b      	ldrh	r3, [r7, #24]
 80015ce:	4413      	add	r3, r2
 80015d0:	82fb      	strh	r3, [r7, #22]

    uint8_t count = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	77fb      	strb	r3, [r7, #31]
    uint8_t aboveThresholdState = 0; // 0 = sotto soglia, 1 = sopra soglia
 80015d6:	2300      	movs	r3, #0
 80015d8:	77bb      	strb	r3, [r7, #30]

    for (uint16_t i = 1; i < ECGparam->count - 1; i++) {
 80015da:	2301      	movs	r3, #1
 80015dc:	83bb      	strh	r3, [r7, #28]
 80015de:	e07b      	b.n	80016d8 <find_peaks+0x178>
        int16_t derivative = (int16_t)(ECGparam->buffer[i] - ECGparam->buffer[i - 1]);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	8bbb      	ldrh	r3, [r7, #28]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	4413      	add	r3, r2
 80015ea:	881a      	ldrh	r2, [r3, #0]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	8bbb      	ldrh	r3, [r7, #28]
 80015f2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80015f6:	3b01      	subs	r3, #1
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	440b      	add	r3, r1
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	b29b      	uxth	r3, r3
 8001602:	82bb      	strh	r3, [r7, #20]

        // Controllo fronte di salita e discesa
        if (aboveThresholdState == 0 && derivative > 0 && ECGparam->buffer[i] >= threshold && ECGparam->buffer[i - 1] < threshold) {
 8001604:	7fbb      	ldrb	r3, [r7, #30]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d11b      	bne.n	8001642 <find_peaks+0xe2>
 800160a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800160e:	2b00      	cmp	r3, #0
 8001610:	dd17      	ble.n	8001642 <find_peaks+0xe2>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	8bbb      	ldrh	r3, [r7, #28]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4413      	add	r3, r2
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	8afa      	ldrh	r2, [r7, #22]
 8001620:	429a      	cmp	r2, r3
 8001622:	d80e      	bhi.n	8001642 <find_peaks+0xe2>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	8bbb      	ldrh	r3, [r7, #28]
 800162a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800162e:	3b01      	subs	r3, #1
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	8afa      	ldrh	r2, [r7, #22]
 8001638:	429a      	cmp	r2, r3
 800163a:	d902      	bls.n	8001642 <find_peaks+0xe2>
            aboveThresholdState = 1;
 800163c:	2301      	movs	r3, #1
 800163e:	77bb      	strb	r3, [r7, #30]
 8001640:	e00d      	b.n	800165e <find_peaks+0xfe>
        } else if (aboveThresholdState == 1 && ECGparam->buffer[i] < threshold) {
 8001642:	7fbb      	ldrb	r3, [r7, #30]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d10a      	bne.n	800165e <find_peaks+0xfe>
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	8bbb      	ldrh	r3, [r7, #28]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	4413      	add	r3, r2
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	8afa      	ldrh	r2, [r7, #22]
 8001656:	429a      	cmp	r2, r3
 8001658:	d901      	bls.n	800165e <find_peaks+0xfe>
            aboveThresholdState = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	77bb      	strb	r3, [r7, #30]
        }

        // Controllo picco locale
        if (ECGparam->buffer[i] > threshold &&
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	8bbb      	ldrh	r3, [r7, #28]
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	8afa      	ldrh	r2, [r7, #22]
 800166c:	429a      	cmp	r2, r3
 800166e:	d230      	bcs.n	80016d2 <find_peaks+0x172>
            ECGparam->buffer[i] > ECGparam->buffer[i - 1] &&
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	8bbb      	ldrh	r3, [r7, #28]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	4413      	add	r3, r2
 800167a:	881a      	ldrh	r2, [r3, #0]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	6819      	ldr	r1, [r3, #0]
 8001680:	8bbb      	ldrh	r3, [r7, #28]
 8001682:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001686:	3b01      	subs	r3, #1
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	440b      	add	r3, r1
 800168c:	881b      	ldrh	r3, [r3, #0]
        if (ECGparam->buffer[i] > threshold &&
 800168e:	429a      	cmp	r2, r3
 8001690:	d91f      	bls.n	80016d2 <find_peaks+0x172>
            ECGparam->buffer[i] > ECGparam->buffer[i + 1]) {
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	8bbb      	ldrh	r3, [r7, #28]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	881a      	ldrh	r2, [r3, #0]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6819      	ldr	r1, [r3, #0]
 80016a2:	8bbb      	ldrh	r3, [r7, #28]
 80016a4:	3301      	adds	r3, #1
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	440b      	add	r3, r1
 80016aa:	881b      	ldrh	r3, [r3, #0]
            ECGparam->buffer[i] > ECGparam->buffer[i - 1] &&
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d910      	bls.n	80016d2 <find_peaks+0x172>

            // Assicurarsi che il picco sia valido considerando anche il fronte di salita
            if (aboveThresholdState == 1) {
 80016b0:	7fbb      	ldrb	r3, [r7, #30]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d10d      	bne.n	80016d2 <find_peaks+0x172>
                peaks[count] = i;
 80016b6:	7ffb      	ldrb	r3, [r7, #31]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	68ba      	ldr	r2, [r7, #8]
 80016bc:	4413      	add	r3, r2
 80016be:	8bba      	ldrh	r2, [r7, #28]
 80016c0:	801a      	strh	r2, [r3, #0]
                count++;
 80016c2:	7ffb      	ldrb	r3, [r7, #31]
 80016c4:	3301      	adds	r3, #1
 80016c6:	77fb      	strb	r3, [r7, #31]

                if (count >= MAX_ARRAY_DIM) {
 80016c8:	7ffb      	ldrb	r3, [r7, #31]
 80016ca:	2b63      	cmp	r3, #99	@ 0x63
 80016cc:	d80c      	bhi.n	80016e8 <find_peaks+0x188>
                    break;
                }

                // Prevenire duplicazione di picchi nella stessa area
                aboveThresholdState = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	77bb      	strb	r3, [r7, #30]
    for (uint16_t i = 1; i < ECGparam->count - 1; i++) {
 80016d2:	8bbb      	ldrh	r3, [r7, #28]
 80016d4:	3301      	adds	r3, #1
 80016d6:	83bb      	strh	r3, [r7, #28]
 80016d8:	8bba      	ldrh	r2, [r7, #28]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	889b      	ldrh	r3, [r3, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	429a      	cmp	r2, r3
 80016e2:	f6ff af7d 	blt.w	80015e0 <find_peaks+0x80>
 80016e6:	e000      	b.n	80016ea <find_peaks+0x18a>
                    break;
 80016e8:	bf00      	nop
            }
        }
    }

    *num_peaks = count;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	7ffa      	ldrb	r2, [r7, #31]
 80016ee:	701a      	strb	r2, [r3, #0]
    return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3720      	adds	r7, #32
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	f3af 8000 	nop.w
 8001700:	66666666 	.word	0x66666666
 8001704:	3fe66666 	.word	0x3fe66666

08001708 <find_max>:

uint16_t find_max(uint16_t *buffer, uint16_t length)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
    // Se la lunghezza dell'array è zero, restituisce 0 (nessun dato)
    if (length == 0) {
 8001714:	887b      	ldrh	r3, [r7, #2]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <find_max+0x16>
        return 0;
 800171a:	2300      	movs	r3, #0
 800171c:	e01b      	b.n	8001756 <find_max+0x4e>
    }

    // Inizializza il massimo con il primo valore dell'array
    uint16_t max = buffer[0];
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	81fb      	strh	r3, [r7, #14]

    // Scorre l'array e aggiorna il massimo se un valore maggiore è trovato
    for (uint16_t i = 1; i < length; i++) {
 8001724:	2301      	movs	r3, #1
 8001726:	81bb      	strh	r3, [r7, #12]
 8001728:	e010      	b.n	800174c <find_max+0x44>
        if (buffer[i] > max) {
 800172a:	89bb      	ldrh	r3, [r7, #12]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	89fa      	ldrh	r2, [r7, #14]
 8001736:	429a      	cmp	r2, r3
 8001738:	d205      	bcs.n	8001746 <find_max+0x3e>
            max = buffer[i];
 800173a:	89bb      	ldrh	r3, [r7, #12]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 1; i < length; i++) {
 8001746:	89bb      	ldrh	r3, [r7, #12]
 8001748:	3301      	adds	r3, #1
 800174a:	81bb      	strh	r3, [r7, #12]
 800174c:	89ba      	ldrh	r2, [r7, #12]
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	429a      	cmp	r2, r3
 8001752:	d3ea      	bcc.n	800172a <find_max+0x22>
        }
    }

    return max;  // Restituisce il valore massimo trovato
 8001754:	89fb      	ldrh	r3, [r7, #14]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <find_min>:

uint16_t find_min(uint16_t *buffer, uint16_t length)
{
 8001762:	b480      	push	{r7}
 8001764:	b085      	sub	sp, #20
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	460b      	mov	r3, r1
 800176c:	807b      	strh	r3, [r7, #2]
    // Se la lunghezza dell'array è zero, restituisce 0 (nessun dato)
    if (length == 0) {
 800176e:	887b      	ldrh	r3, [r7, #2]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d101      	bne.n	8001778 <find_min+0x16>
        return 0;
 8001774:	2300      	movs	r3, #0
 8001776:	e01b      	b.n	80017b0 <find_min+0x4e>
    }

    // Inizializza il minimo con il primo valore dell'array
    uint16_t min = buffer[0];
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	81fb      	strh	r3, [r7, #14]

    // Scorre l'array e aggiorna il minimo se un valore minore è trovato
    for (uint16_t i = 1; i < length; i++) {
 800177e:	2301      	movs	r3, #1
 8001780:	81bb      	strh	r3, [r7, #12]
 8001782:	e010      	b.n	80017a6 <find_min+0x44>
        if (buffer[i] < min) {
 8001784:	89bb      	ldrh	r3, [r7, #12]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	4413      	add	r3, r2
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	89fa      	ldrh	r2, [r7, #14]
 8001790:	429a      	cmp	r2, r3
 8001792:	d905      	bls.n	80017a0 <find_min+0x3e>
            min = buffer[i];
 8001794:	89bb      	ldrh	r3, [r7, #12]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	4413      	add	r3, r2
 800179c:	881b      	ldrh	r3, [r3, #0]
 800179e:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 1; i < length; i++) {
 80017a0:	89bb      	ldrh	r3, [r7, #12]
 80017a2:	3301      	adds	r3, #1
 80017a4:	81bb      	strh	r3, [r7, #12]
 80017a6:	89ba      	ldrh	r2, [r7, #12]
 80017a8:	887b      	ldrh	r3, [r7, #2]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d3ea      	bcc.n	8001784 <find_min+0x22>
        }
    }

    return min;  // Restituisce il valore minimo trovato
 80017ae:	89fb      	ldrh	r3, [r7, #14]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <reset_ECG>:

void reset_ECG(FilterECGParam* FilterECGparam, ECGParam* ECGparam)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
    // Reset dei parametri del filtro ECG
    FilterECGparam->sum = 0.0;           // Azzeramento della somma dei valori filtrati
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	605a      	str	r2, [r3, #4]
    FilterECGparam->index = 0;           // Ripristino dell'indice del buffer
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	811a      	strh	r2, [r3, #8]
    FilterECGparam->filled = 0;          // Azzeramento del conteggio dei valori
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	819a      	strh	r2, [r3, #12]
    for (uint16_t i = 0; i < FilterECGparam->length; i++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	81fb      	strh	r3, [r7, #14]
 80017de:	e009      	b.n	80017f4 <reset_ECG+0x38>
        FilterECGparam->buffer[i] = 0;   // Azzeramento di tutti i valori nel buffer
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	89fb      	ldrh	r3, [r7, #14]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	2200      	movs	r2, #0
 80017ec:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < FilterECGparam->length; i++) {
 80017ee:	89fb      	ldrh	r3, [r7, #14]
 80017f0:	3301      	adds	r3, #1
 80017f2:	81fb      	strh	r3, [r7, #14]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	895b      	ldrh	r3, [r3, #10]
 80017f8:	89fa      	ldrh	r2, [r7, #14]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d3f0      	bcc.n	80017e0 <reset_ECG+0x24>
    }

    // Reset dei dati ECG
    ECGparam->count = 0;                 // Azzeramento del conteggio dei campioni ECG
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	2200      	movs	r2, #0
 8001802:	809a      	strh	r2, [r3, #4]
    for (uint16_t i = 0; i < ECGparam->length; i++) {
 8001804:	2300      	movs	r3, #0
 8001806:	81bb      	strh	r3, [r7, #12]
 8001808:	e009      	b.n	800181e <reset_ECG+0x62>
        ECGparam->buffer[i] = 0;         // Azzeramento di tutti i valori nel buffer ECG
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	89bb      	ldrh	r3, [r7, #12]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	4413      	add	r3, r2
 8001814:	2200      	movs	r2, #0
 8001816:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < ECGparam->length; i++) {
 8001818:	89bb      	ldrh	r3, [r7, #12]
 800181a:	3301      	adds	r3, #1
 800181c:	81bb      	strh	r3, [r7, #12]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	88db      	ldrh	r3, [r3, #6]
 8001822:	89ba      	ldrh	r2, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d3f0      	bcc.n	800180a <reset_ECG+0x4e>
    }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
	...

08001838 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800183e:	463b      	mov	r3, r7
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800184a:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <MX_ADC1_Init+0x98>)
 800184c:	4a21      	ldr	r2, [pc, #132]	@ (80018d4 <MX_ADC1_Init+0x9c>)
 800184e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001850:	4b1f      	ldr	r3, [pc, #124]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001852:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001856:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001858:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <MX_ADC1_Init+0x98>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001864:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001866:	2200      	movs	r2, #0
 8001868:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800186a:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <MX_ADC1_Init+0x98>)
 800186c:	2200      	movs	r2, #0
 800186e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001872:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001874:	2200      	movs	r2, #0
 8001876:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001878:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <MX_ADC1_Init+0x98>)
 800187a:	4a17      	ldr	r2, [pc, #92]	@ (80018d8 <MX_ADC1_Init+0xa0>)
 800187c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800187e:	4b14      	ldr	r3, [pc, #80]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001880:	2200      	movs	r2, #0
 8001882:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001884:	4b12      	ldr	r3, [pc, #72]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001886:	2201      	movs	r2, #1
 8001888:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800188a:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <MX_ADC1_Init+0x98>)
 800188c:	2200      	movs	r2, #0
 800188e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001892:	4b0f      	ldr	r3, [pc, #60]	@ (80018d0 <MX_ADC1_Init+0x98>)
 8001894:	2201      	movs	r2, #1
 8001896:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001898:	480d      	ldr	r0, [pc, #52]	@ (80018d0 <MX_ADC1_Init+0x98>)
 800189a:	f001 f849 	bl	8002930 <HAL_ADC_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80018a4:	f000 fbca 	bl	800203c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018ac:	2301      	movs	r3, #1
 80018ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b4:	463b      	mov	r3, r7
 80018b6:	4619      	mov	r1, r3
 80018b8:	4805      	ldr	r0, [pc, #20]	@ (80018d0 <MX_ADC1_Init+0x98>)
 80018ba:	f001 f9fd 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018c4:	f000 fbba 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000204 	.word	0x20000204
 80018d4:	40012000 	.word	0x40012000
 80018d8:	0f000001 	.word	0x0f000001

080018dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a24      	ldr	r2, [pc, #144]	@ (800198c <HAL_ADC_MspInit+0xb0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d141      	bne.n	8001982 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b23      	ldr	r3, [pc, #140]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	4a22      	ldr	r2, [pc, #136]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001908:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800190c:	6453      	str	r3, [r2, #68]	@ 0x44
 800190e:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b1c      	ldr	r3, [pc, #112]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a1b      	ldr	r2, [pc, #108]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b19      	ldr	r3, [pc, #100]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	4a14      	ldr	r2, [pc, #80]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	6313      	str	r3, [r2, #48]	@ 0x30
 8001946:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_ADC_MspInit+0xb4>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001952:	2313      	movs	r3, #19
 8001954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001956:	2303      	movs	r3, #3
 8001958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 0314 	add.w	r3, r7, #20
 8001962:	4619      	mov	r1, r3
 8001964:	480b      	ldr	r0, [pc, #44]	@ (8001994 <HAL_ADC_MspInit+0xb8>)
 8001966:	f001 fcab 	bl	80032c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800196a:	2301      	movs	r3, #1
 800196c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800196e:	2303      	movs	r3, #3
 8001970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4806      	ldr	r0, [pc, #24]	@ (8001998 <HAL_ADC_MspInit+0xbc>)
 800197e:	f001 fc9f 	bl	80032c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	@ 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40012000 	.word	0x40012000
 8001990:	40023800 	.word	0x40023800
 8001994:	40020000 	.word	0x40020000
 8001998:	40020400 	.word	0x40020400

0800199c <button_init>:
 */

#include "button.h"
#include "stdio.h"

void button_init(buttonConfig* button, uint16_t user_label, GPIO_TypeDef* port, GPIO_PinState init_state) {
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	461a      	mov	r2, r3
 80019a8:	460b      	mov	r3, r1
 80019aa:	817b      	strh	r3, [r7, #10]
 80019ac:	4613      	mov	r3, r2
 80019ae:	727b      	strb	r3, [r7, #9]

	button->GPIO_user_label = user_label;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	897a      	ldrh	r2, [r7, #10]
 80019b4:	801a      	strh	r2, [r3, #0]
    button->GPIO_Port = port;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	605a      	str	r2, [r3, #4]
    button->temp_state = init_state;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	7a7a      	ldrb	r2, [r7, #9]
 80019c0:	721a      	strb	r2, [r3, #8]
    button->stable_state = init_state;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	7a7a      	ldrb	r2, [r7, #9]
 80019c6:	725a      	strb	r2, [r3, #9]
    button->previous_state = init_state;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	7a7a      	ldrb	r2, [r7, #9]
 80019cc:	729a      	strb	r2, [r3, #10]
    button->count = 0;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2200      	movs	r2, #0
 80019d2:	72da      	strb	r2, [r3, #11]

}
 80019d4:	bf00      	nop
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <read_button>:


GPIO_PinState read_button(buttonConfig* button) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
    GPIO_PinState current_state = HAL_GPIO_ReadPin(button->GPIO_Port, button->GPIO_user_label);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	4619      	mov	r1, r3
 80019f2:	4610      	mov	r0, r2
 80019f4:	f001 fde8 	bl	80035c8 <HAL_GPIO_ReadPin>
 80019f8:	4603      	mov	r3, r0
 80019fa:	73fb      	strb	r3, [r7, #15]

    if (current_state == button->temp_state) {
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	7a1b      	ldrb	r3, [r3, #8]
 8001a00:	7bfa      	ldrb	r2, [r7, #15]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d114      	bne.n	8001a30 <read_button+0x50>
        button->count++;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	7adb      	ldrb	r3, [r3, #11]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	72da      	strb	r2, [r3, #11]
        if (button->count >= COUNT_LIMIT) {
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	7adb      	ldrb	r3, [r3, #11]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d910      	bls.n	8001a3c <read_button+0x5c>
            button->count = 0;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	72da      	strb	r2, [r3, #11]
            button->previous_state = button->stable_state;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7a5a      	ldrb	r2, [r3, #9]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	729a      	strb	r2, [r3, #10]
            button->stable_state = current_state;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7bfa      	ldrb	r2, [r7, #15]
 8001a2c:	725a      	strb	r2, [r3, #9]
 8001a2e:	e005      	b.n	8001a3c <read_button+0x5c>
        }
    } else {
        button->count = 0;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	72da      	strb	r2, [r3, #11]
        button->temp_state = current_state;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	7bfa      	ldrb	r2, [r7, #15]
 8001a3a:	721a      	strb	r2, [r3, #8]
    }

    return button->stable_state;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	7a5b      	ldrb	r3, [r3, #9]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
 8001a5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	4b3f      	ldr	r3, [pc, #252]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	4a3e      	ldr	r2, [pc, #248]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	4b38      	ldr	r3, [pc, #224]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	4a37      	ldr	r2, [pc, #220]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8a:	4b35      	ldr	r3, [pc, #212]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	603b      	str	r3, [r7, #0]
 8001a9a:	4b31      	ldr	r3, [pc, #196]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a30      	ldr	r2, [pc, #192]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001aa0:	f043 0304 	orr.w	r3, r3, #4
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8001b60 <MX_GPIO_Init+0x118>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2180      	movs	r1, #128	@ 0x80
 8001ab6:	482b      	ldr	r0, [pc, #172]	@ (8001b64 <MX_GPIO_Init+0x11c>)
 8001ab8:	f001 fd9e 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2180      	movs	r1, #128	@ 0x80
 8001ac0:	4829      	ldr	r0, [pc, #164]	@ (8001b68 <MX_GPIO_Init+0x120>)
 8001ac2:	f001 fd99 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2140      	movs	r1, #64	@ 0x40
 8001aca:	4828      	ldr	r0, [pc, #160]	@ (8001b6c <MX_GPIO_Init+0x124>)
 8001acc:	f001 fd94 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8001ad0:	2380      	movs	r3, #128	@ 0x80
 8001ad2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8001ae0:	f107 030c 	add.w	r3, r7, #12
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	481f      	ldr	r0, [pc, #124]	@ (8001b64 <MX_GPIO_Init+0x11c>)
 8001ae8:	f001 fbea 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_1_Pin;
 8001aec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001af0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PUSH_BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 8001afa:	f107 030c 	add.w	r3, r7, #12
 8001afe:	4619      	mov	r1, r3
 8001b00:	481a      	ldr	r0, [pc, #104]	@ (8001b6c <MX_GPIO_Init+0x124>)
 8001b02:	f001 fbdd 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4812      	ldr	r0, [pc, #72]	@ (8001b68 <MX_GPIO_Init+0x120>)
 8001b1e:	f001 fbcf 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_2_Pin;
 8001b22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PUSH_BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	4619      	mov	r1, r3
 8001b36:	480b      	ldr	r0, [pc, #44]	@ (8001b64 <MX_GPIO_Init+0x11c>)
 8001b38:	f001 fbc2 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = YELLOW_LED_Pin;
 8001b3c:	2340      	movs	r3, #64	@ 0x40
 8001b3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b40:	2301      	movs	r3, #1
 8001b42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(YELLOW_LED_GPIO_Port, &GPIO_InitStruct);
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	4619      	mov	r1, r3
 8001b52:	4806      	ldr	r0, [pc, #24]	@ (8001b6c <MX_GPIO_Init+0x124>)
 8001b54:	f001 fbb4 	bl	80032c0 <HAL_GPIO_Init>

}
 8001b58:	bf00      	nop
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40020800 	.word	0x40020800
 8001b6c:	40020400 	.word	0x40020400

08001b70 <init_interface>:
void clear_screen() {
    printf("\033[H\033[J");
}

// Funzione per inizializzare l'interfaccia dello smartwatch
void init_interface() {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0

	printf("+-------------------------------+\r\n");
 8001b74:	4817      	ldr	r0, [pc, #92]	@ (8001bd4 <init_interface+0x64>)
 8001b76:	f003 fe53 	bl	8005820 <puts>
    printf("|          SMARTWATCH           |\r\n");
 8001b7a:	4817      	ldr	r0, [pc, #92]	@ (8001bd8 <init_interface+0x68>)
 8001b7c:	f003 fe50 	bl	8005820 <puts>
    printf("+-------------------------------+\r\n");
 8001b80:	4814      	ldr	r0, [pc, #80]	@ (8001bd4 <init_interface+0x64>)
 8001b82:	f003 fe4d 	bl	8005820 <puts>
    printf("| Temp: 0.0 \xB0 C                 |\r\n");
 8001b86:	4815      	ldr	r0, [pc, #84]	@ (8001bdc <init_interface+0x6c>)
 8001b88:	f003 fe4a 	bl	8005820 <puts>
    printf("|-------------------------------|\r\n");
 8001b8c:	4814      	ldr	r0, [pc, #80]	@ (8001be0 <init_interface+0x70>)
 8001b8e:	f003 fe47 	bl	8005820 <puts>
    printf("| Heart Rate: 0 bpm             |\r\n");
 8001b92:	4814      	ldr	r0, [pc, #80]	@ (8001be4 <init_interface+0x74>)
 8001b94:	f003 fe44 	bl	8005820 <puts>
    printf("| HR Variability: 0 ms          |\r\n");
 8001b98:	4813      	ldr	r0, [pc, #76]	@ (8001be8 <init_interface+0x78>)
 8001b9a:	f003 fe41 	bl	8005820 <puts>
    printf("+-------------------------------+\r\n");
 8001b9e:	480d      	ldr	r0, [pc, #52]	@ (8001bd4 <init_interface+0x64>)
 8001ba0:	f003 fe3e 	bl	8005820 <puts>
    printf("| Status: Active                |\r\n");
 8001ba4:	4811      	ldr	r0, [pc, #68]	@ (8001bec <init_interface+0x7c>)
 8001ba6:	f003 fe3b 	bl	8005820 <puts>
    printf("+-------------------------------+\r\n");
 8001baa:	480a      	ldr	r0, [pc, #40]	@ (8001bd4 <init_interface+0x64>)
 8001bac:	f003 fe38 	bl	8005820 <puts>
    printf("| Gruppo 1:                     |\r\n");
 8001bb0:	480f      	ldr	r0, [pc, #60]	@ (8001bf0 <init_interface+0x80>)
 8001bb2:	f003 fe35 	bl	8005820 <puts>
    printf("| Carmine Vardaro               |\r\n");
 8001bb6:	480f      	ldr	r0, [pc, #60]	@ (8001bf4 <init_interface+0x84>)
 8001bb8:	f003 fe32 	bl	8005820 <puts>
    printf("| Alessia Parente               |\r\n");
 8001bbc:	480e      	ldr	r0, [pc, #56]	@ (8001bf8 <init_interface+0x88>)
 8001bbe:	f003 fe2f 	bl	8005820 <puts>
    printf("| Antonio D'Arienzo             |\r\n");
 8001bc2:	480e      	ldr	r0, [pc, #56]	@ (8001bfc <init_interface+0x8c>)
 8001bc4:	f003 fe2c 	bl	8005820 <puts>
    printf("+-------------------------------+\r\n");
 8001bc8:	4802      	ldr	r0, [pc, #8]	@ (8001bd4 <init_interface+0x64>)
 8001bca:	f003 fe29 	bl	8005820 <puts>
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	08009600 	.word	0x08009600
 8001bd8:	08009624 	.word	0x08009624
 8001bdc:	08009648 	.word	0x08009648
 8001be0:	0800966c 	.word	0x0800966c
 8001be4:	08009690 	.word	0x08009690
 8001be8:	080096b4 	.word	0x080096b4
 8001bec:	080096d8 	.word	0x080096d8
 8001bf0:	080096fc 	.word	0x080096fc
 8001bf4:	08009720 	.word	0x08009720
 8001bf8:	08009744 	.word	0x08009744
 8001bfc:	08009768 	.word	0x08009768

08001c00 <led_init>:
 */

#include "led.h"


void led_init (ledConfig* led, uint16_t user_label, GPIO_TypeDef* port, GPIO_PinState init_state){
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	607a      	str	r2, [r7, #4]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	817b      	strh	r3, [r7, #10]
 8001c10:	4613      	mov	r3, r2
 8001c12:	727b      	strb	r3, [r7, #9]

	led->GPIO_user_label = user_label;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	897a      	ldrh	r2, [r7, #10]
 8001c18:	801a      	strh	r2, [r3, #0]
	led->GPIO_Port = port;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	605a      	str	r2, [r3, #4]
	led->state = init_state;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	7a7a      	ldrb	r2, [r7, #9]
 8001c24:	721a      	strb	r2, [r3, #8]

}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	f6ad 0d6c 	subw	sp, sp, #2156	@ 0x86c
 8001c3a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c3c:	f000 fde2 	bl	8002804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c40:	f000 f93e 	bl	8001ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c44:	f7ff ff00 	bl	8001a48 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001c48:	f7ff fdf6 	bl	8001838 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001c4c:	f000 fd3e 	bl	80026cc <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  init_interface();
 8001c50:	f7ff ff8e 	bl	8001b70 <init_interface>

  uint16_t data_out;

  uint32_t t1, t2;
  uint32_t time_counter = 0;  // Contatore per il tempo in millisecondi
 8001c54:	2300      	movs	r3, #0
 8001c56:	f8c7 385c 	str.w	r3, [r7, #2140]	@ 0x85c
  int singleConvMode;

  /*Dichiarazione e inizializzazione push button*/
  buttonConfig temp_Button, ECG_Button;

  button_init(&temp_Button, PUSH_BUTTON_1_Pin, GPIOB, GPIO_PIN_SET);
 8001c5a:	f607 0038 	addw	r0, r7, #2104	@ 0x838
 8001c5e:	2301      	movs	r3, #1
 8001c60:	4a8e      	ldr	r2, [pc, #568]	@ (8001e9c <main+0x268>)
 8001c62:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c66:	f7ff fe99 	bl	800199c <button_init>
  button_init(&ECG_Button, PUSH_BUTTON_2_Pin, GPIOA, GPIO_PIN_SET);
 8001c6a:	f607 002c 	addw	r0, r7, #2092	@ 0x82c
 8001c6e:	2301      	movs	r3, #1
 8001c70:	4a8b      	ldr	r2, [pc, #556]	@ (8001ea0 <main+0x26c>)
 8001c72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c76:	f7ff fe91 	bl	800199c <button_init>
  GPIO_PinState b_state_temp, b_state_ECG;

  /*Dichiarazione e inizializzazione led */
  ledConfig green_Led, yellow_Led, red_Led;

  led_init(&green_Led, GREEN_LED_Pin, GPIOA, GPIO_PIN_RESET);
 8001c7a:	f507 6002 	add.w	r0, r7, #2080	@ 0x820
 8001c7e:	2300      	movs	r3, #0
 8001c80:	4a87      	ldr	r2, [pc, #540]	@ (8001ea0 <main+0x26c>)
 8001c82:	2180      	movs	r1, #128	@ 0x80
 8001c84:	f7ff ffbc 	bl	8001c00 <led_init>
  led_init(&yellow_Led, YELLOW_LED_Pin, GPIOB, GPIO_PIN_RESET);
 8001c88:	f607 0014 	addw	r0, r7, #2068	@ 0x814
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	4a83      	ldr	r2, [pc, #524]	@ (8001e9c <main+0x268>)
 8001c90:	2140      	movs	r1, #64	@ 0x40
 8001c92:	f7ff ffb5 	bl	8001c00 <led_init>
  led_init(&red_Led, RED_LED_Pin, GPIOC, GPIO_PIN_RESET);
 8001c96:	f607 0008 	addw	r0, r7, #2056	@ 0x808
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	4a81      	ldr	r2, [pc, #516]	@ (8001ea4 <main+0x270>)
 8001c9e:	2180      	movs	r1, #128	@ 0x80
 8001ca0:	f7ff ffae 	bl	8001c00 <led_init>

  /* Dichiarazione e inizializzazione struttura termistore */
  TempParam tempParam;
  init_TemperatureParams(&tempParam);
 8001ca4:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f000 f9cd 	bl	8002048 <init_TemperatureParams>
  /* Dichiarazione e inizializzazione struttura ECG */
  FilterECGParam filterECG;
  ECGParam ECGparam;
  uint16_t ECG_buf[ECG_BUF_LENGHT], elab_ECG_buf[ELAB_ECG_BUF_SIZE];

  ECG_init_Filter(&filterECG, ECG_buf, ECG_BUF_LENGHT);
 8001cae:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8001cb2:	f507 63fd 	add.w	r3, r7, #2024	@ 0x7e8
 8001cb6:	2204      	movs	r2, #4
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff f99b 	bl	8000ff4 <ECG_init_Filter>
  ECG_init_ECG(&ECGparam, elab_ECG_buf, ELAB_ECG_BUF_SIZE);
 8001cbe:	4639      	mov	r1, r7
 8001cc0:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8001cc4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff f9c1 	bl	8001050 <ECG_init_ECG>

  while (1)
  {

	  t1 = HAL_GetTick();
 8001cce:	f000 fdff 	bl	80028d0 <HAL_GetTick>
 8001cd2:	f8c7 0858 	str.w	r0, [r7, #2136]	@ 0x858

	  time_counter+=5; // Incrementa il contatore ogni millisecondo
 8001cd6:	f8d7 385c 	ldr.w	r3, [r7, #2140]	@ 0x85c
 8001cda:	3305      	adds	r3, #5
 8001cdc:	f8c7 385c 	str.w	r3, [r7, #2140]	@ 0x85c

	  /* Gestione bottone per temperatura */
	  b_state_temp = read_button(&temp_Button);
 8001ce0:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fe7b 	bl	80019e0 <read_button>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f887 3857 	strb.w	r3, [r7, #2135]	@ 0x857

	  if (b_state_temp == GPIO_PIN_RESET) {
 8001cf0:	f897 3857 	ldrb.w	r3, [r7, #2135]	@ 0x857
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d129      	bne.n	8001d4c <main+0x118>
	      // Campionamento temperatura ogni 1000ms (1 secondo)
	      if (time_counter % (uint32_t) (SAMPLING_TIME_TEMP * 1000) == 0) { // Ogni 1000ms, campiona la temperatura
 8001cf8:	f8d7 285c 	ldr.w	r2, [r7, #2140]	@ 0x85c
 8001cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea8 <main+0x274>)
 8001cfe:	fba3 1302 	umull	r1, r3, r3, r2
 8001d02:	095b      	lsrs	r3, r3, #5
 8001d04:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001d08:	fb01 f303 	mul.w	r3, r1, r3
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d129      	bne.n	8001d66 <main+0x132>
	          singleConvMode = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	f8c7 3850 	str.w	r3, [r7, #2128]	@ 0x850
	          if (switch_channel_and_read(&data_out, &hadc1, ADC_CHANNEL_0, ADC_SAMPLETIME_3CYCLES, singleConvMode) != HAL_OK) {
 8001d18:	f607 0046 	addw	r0, r7, #2118	@ 0x846
 8001d1c:	f8d7 3850 	ldr.w	r3, [r7, #2128]	@ 0x850
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	2300      	movs	r3, #0
 8001d24:	2200      	movs	r2, #0
 8001d26:	4961      	ldr	r1, [pc, #388]	@ (8001eac <main+0x278>)
 8001d28:	f000 fbda 	bl	80024e0 <switch_channel_and_read>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <main+0x106>
	              printf("\rError with ADC \n");
 8001d32:	485f      	ldr	r0, [pc, #380]	@ (8001eb0 <main+0x27c>)
 8001d34:	f003 fd74 	bl	8005820 <puts>
 8001d38:	e015      	b.n	8001d66 <main+0x132>
	          } else {
	              read_Temperature(&tempParam, data_out);
 8001d3a:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8001d3e:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 fa25 	bl	8002194 <read_Temperature>
 8001d4a:	e00c      	b.n	8001d66 <main+0x132>
	            	  //tempParam.isStable = 0;
	                  //update_temperature(tempParam.stableTemperature);  // Temperatura stabile
	              }
	          }
	      }
	  } else if (temp_Button.previous_state == GPIO_PIN_RESET && b_state_temp == GPIO_PIN_SET) {
 8001d4c:	f897 3842 	ldrb.w	r3, [r7, #2114]	@ 0x842
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d108      	bne.n	8001d66 <main+0x132>
 8001d54:	f897 3857 	ldrb.w	r3, [r7, #2135]	@ 0x857
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d104      	bne.n	8001d66 <main+0x132>
	      reset_TemperatureParams(&tempParam);
 8001d5c:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 faa1 	bl	80022a8 <reset_TemperatureParams>
	      //clear_progress_bar();
	  }


	  /* Gestione bottone per ECG/HRV */
	  b_state_ECG = read_button(&ECG_Button);
 8001d66:	f607 032c 	addw	r3, r7, #2092	@ 0x82c
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fe38 	bl	80019e0 <read_button>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f887 384f 	strb.w	r3, [r7, #2127]	@ 0x84f

	  if (b_state_ECG == GPIO_PIN_RESET) {
 8001d76:	f897 384f 	ldrb.w	r3, [r7, #2127]	@ 0x84f
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d15f      	bne.n	8001e3e <main+0x20a>
	      // Campionamento ECG ogni 5ms
	      if (time_counter % (uint32_t) (SAMPLING_TIME_ECG * 1000) == 0) { // Ogni 5ms, campiona ECG
 8001d7e:	f8d7 185c 	ldr.w	r1, [r7, #2140]	@ 0x85c
 8001d82:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb4 <main+0x280>)
 8001d84:	fba3 2301 	umull	r2, r3, r3, r1
 8001d88:	089a      	lsrs	r2, r3, #2
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	1aca      	subs	r2, r1, r3
 8001d92:	2a00      	cmp	r2, #0
 8001d94:	d163      	bne.n	8001e5e <main+0x22a>
	          singleConvMode = 1;
 8001d96:	2301      	movs	r3, #1
 8001d98:	f8c7 3850 	str.w	r3, [r7, #2128]	@ 0x850
	          if (switch_channel_and_read(&data_out, &hadc1, ADC_CHANNEL_8, ADC_SAMPLETIME_3CYCLES, singleConvMode) != HAL_OK) {
 8001d9c:	f607 0046 	addw	r0, r7, #2118	@ 0x846
 8001da0:	f8d7 3850 	ldr.w	r3, [r7, #2128]	@ 0x850
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	2300      	movs	r3, #0
 8001da8:	2208      	movs	r2, #8
 8001daa:	4940      	ldr	r1, [pc, #256]	@ (8001eac <main+0x278>)
 8001dac:	f000 fb98 	bl	80024e0 <switch_channel_and_read>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d003      	beq.n	8001dbe <main+0x18a>
	              printf("\rError with ADC \n");
 8001db6:	483e      	ldr	r0, [pc, #248]	@ (8001eb0 <main+0x27c>)
 8001db8:	f003 fd32 	bl	8005820 <puts>
 8001dbc:	e04f      	b.n	8001e5e <main+0x22a>
	          } else {
	              filter_signal(&filterECG, &ECGparam, data_out);
 8001dbe:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8001dc2:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 8001dc6:	f507 63fd 	add.w	r3, r7, #2024	@ 0x7e8
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff f960 	bl	8001090 <filter_signal>
                  uint8_t progress = (ECGparam.count * 100) / ECGparam.length;
 8001dd0:	f8b7 37dc 	ldrh.w	r3, [r7, #2012]	@ 0x7dc
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	2364      	movs	r3, #100	@ 0x64
 8001dd8:	fb02 f303 	mul.w	r3, r2, r3
 8001ddc:	f8b7 27de 	ldrh.w	r2, [r7, #2014]	@ 0x7de
 8001de0:	fb93 f3f2 	sdiv	r3, r3, r2
 8001de4:	f887 384e 	strb.w	r3, [r7, #2126]	@ 0x84e

                  print_ProgressBar1(progress);
 8001de8:	f897 384e 	ldrb.w	r3, [r7, #2126]	@ 0x84e
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 f8e9 	bl	8001fc4 <print_ProgressBar1>
                  //update_progress_bar(progress);  // Mostra il progresso
	              if (ECGparam.count == ECGparam.length) {
 8001df2:	f8b7 27dc 	ldrh.w	r2, [r7, #2012]	@ 0x7dc
 8001df6:	f8b7 37de 	ldrh.w	r3, [r7, #2014]	@ 0x7de
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d12f      	bne.n	8001e5e <main+0x22a>
	                  if (elab_ECG(&ECGparam, SAMPLING_FREQUENCY_ECG) != HAL_OK) {
 8001dfe:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8001e02:	21c8      	movs	r1, #200	@ 0xc8
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff f9d5 	bl	80011b4 <elab_ECG>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <main+0x1e4>
	                      printf("\rError with ECG elaboration, Retry.. \n");
 8001e10:	4829      	ldr	r0, [pc, #164]	@ (8001eb8 <main+0x284>)
 8001e12:	f003 fd05 	bl	8005820 <puts>
 8001e16:	e00e      	b.n	8001e36 <main+0x202>
	                  } else {
	                	  printf("\rHR: %d, HRV: %f\n",ECGparam.HR, ECGparam.HRV );
 8001e18:	f897 37e0 	ldrb.w	r3, [r7, #2016]	@ 0x7e0
 8001e1c:	461c      	mov	r4, r3
 8001e1e:	f207 73e4 	addw	r3, r7, #2020	@ 0x7e4
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fb97 	bl	8000558 <__aeabi_f2d>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	4621      	mov	r1, r4
 8001e30:	4822      	ldr	r0, [pc, #136]	@ (8001ebc <main+0x288>)
 8001e32:	f003 fc8d 	bl	8005750 <iprintf>
	                	  //update_heart_rate_and_variability(ECGparam.HR, ECGparam.HRV);  // Aggiorna HR e HRV
	                  }
	                  ECGparam.count = 0; // Reset dopo l'elaborazione
 8001e36:	2300      	movs	r3, #0
 8001e38:	f8a7 37dc 	strh.w	r3, [r7, #2012]	@ 0x7dc
 8001e3c:	e00f      	b.n	8001e5e <main+0x22a>
	              }
	          }
	      }
	  } else if (ECG_Button.previous_state == GPIO_PIN_RESET && b_state_ECG == GPIO_PIN_SET) {
 8001e3e:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10b      	bne.n	8001e5e <main+0x22a>
 8001e46:	f897 384f 	ldrb.w	r3, [r7, #2127]	@ 0x84f
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d107      	bne.n	8001e5e <main+0x22a>
	      reset_ECG(&filterECG, &ECGparam);
 8001e4e:	f507 62fb 	add.w	r2, r7, #2008	@ 0x7d8
 8001e52:	f507 63fd 	add.w	r3, r7, #2024	@ 0x7e8
 8001e56:	4611      	mov	r1, r2
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fcaf 	bl	80017bc <reset_ECG>
	  if (time_counter % (uint32_t)(SAMPLING_TIME_STEP_COUNT * 1000) == 0) {
	      // Qui si implementa il contatore dei passi
	  }

	  // Riavvia il contatore a zero ogni secondo, se necessario
	  if (time_counter >= 1000) {
 8001e5e:	f8d7 385c 	ldr.w	r3, [r7, #2140]	@ 0x85c
 8001e62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e66:	d302      	bcc.n	8001e6e <main+0x23a>
	      time_counter = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f8c7 385c 	str.w	r3, [r7, #2140]	@ 0x85c
	  }

	  t2 = HAL_GetTick();
 8001e6e:	f000 fd2f 	bl	80028d0 <HAL_GetTick>
 8001e72:	f8c7 0848 	str.w	r0, [r7, #2120]	@ 0x848
	  if (t2 - t1 < 5) {
 8001e76:	f8d7 2848 	ldr.w	r2, [r7, #2120]	@ 0x848
 8001e7a:	f8d7 3858 	ldr.w	r3, [r7, #2136]	@ 0x858
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	f63f af24 	bhi.w	8001cce <main+0x9a>
	      // Aspetta il tempo mancante per arrivare a 5 millisecondi
	      HAL_Delay(5 - (t2 - t1));
 8001e86:	f8d7 2858 	ldr.w	r2, [r7, #2136]	@ 0x858
 8001e8a:	f8d7 3848 	ldr.w	r3, [r7, #2120]	@ 0x848
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	3305      	adds	r3, #5
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 fd28 	bl	80028e8 <HAL_Delay>
	  t1 = HAL_GetTick();
 8001e98:	e719      	b.n	8001cce <main+0x9a>
 8001e9a:	bf00      	nop
 8001e9c:	40020400 	.word	0x40020400
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	10624dd3 	.word	0x10624dd3
 8001eac:	20000204 	.word	0x20000204
 8001eb0:	080098b0 	.word	0x080098b0
 8001eb4:	cccccccd 	.word	0xcccccccd
 8001eb8:	080098c4 	.word	0x080098c4
 8001ebc:	080098ec 	.word	0x080098ec

08001ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b094      	sub	sp, #80	@ 0x50
 8001ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ec6:	f107 0320 	add.w	r3, r7, #32
 8001eca:	2230      	movs	r2, #48	@ 0x30
 8001ecc:	2100      	movs	r1, #0
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f003 fda6 	bl	8005a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed4:	f107 030c 	add.w	r3, r7, #12
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
 8001ee2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	4b29      	ldr	r3, [pc, #164]	@ (8001f90 <SystemClock_Config+0xd0>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	4a28      	ldr	r2, [pc, #160]	@ (8001f90 <SystemClock_Config+0xd0>)
 8001eee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef4:	4b26      	ldr	r3, [pc, #152]	@ (8001f90 <SystemClock_Config+0xd0>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f00:	2300      	movs	r3, #0
 8001f02:	607b      	str	r3, [r7, #4]
 8001f04:	4b23      	ldr	r3, [pc, #140]	@ (8001f94 <SystemClock_Config+0xd4>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001f0c:	4a21      	ldr	r2, [pc, #132]	@ (8001f94 <SystemClock_Config+0xd4>)
 8001f0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <SystemClock_Config+0xd4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f20:	2302      	movs	r3, #2
 8001f22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f24:	2301      	movs	r3, #1
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f28:	2310      	movs	r3, #16
 8001f2a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f30:	2300      	movs	r3, #0
 8001f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f34:	2310      	movs	r3, #16
 8001f36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f38:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001f3c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f3e:	2304      	movs	r3, #4
 8001f40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f42:	2307      	movs	r3, #7
 8001f44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f46:	f107 0320 	add.w	r3, r7, #32
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 fb6e 	bl	800362c <HAL_RCC_OscConfig>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f56:	f000 f871 	bl	800203c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f5a:	230f      	movs	r3, #15
 8001f5c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f62:	2300      	movs	r3, #0
 8001f64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f70:	f107 030c 	add.w	r3, r7, #12
 8001f74:	2102      	movs	r1, #2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f001 fdd0 	bl	8003b1c <HAL_RCC_ClockConfig>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001f82:	f000 f85b 	bl	800203c <Error_Handler>
  }
}
 8001f86:	bf00      	nop
 8001f88:	3750      	adds	r7, #80	@ 0x50
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40007000 	.word	0x40007000

08001f98 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fac:	68b9      	ldr	r1, [r7, #8]
 8001fae:	4804      	ldr	r0, [pc, #16]	@ (8001fc0 <_write+0x28>)
 8001fb0:	f002 f824 	bl	8003ffc <HAL_UART_Transmit>
    return len;
 8001fb4:	687b      	ldr	r3, [r7, #4]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000250 	.word	0x20000250

08001fc4 <print_ProgressBar1>:

void print_ProgressBar1(uint8_t progress) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
    printf("\r[");
 8001fce:	4815      	ldr	r0, [pc, #84]	@ (8002024 <print_ProgressBar1+0x60>)
 8001fd0:	f003 fbbe 	bl	8005750 <iprintf>
    for (int i = 0; i < 20; i++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	e012      	b.n	8002000 <print_ProgressBar1+0x3c>
        printf(i < (progress / 5) ? "#" : "-");
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	4a12      	ldr	r2, [pc, #72]	@ (8002028 <print_ProgressBar1+0x64>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4293      	cmp	r3, r2
 8001fec:	da01      	bge.n	8001ff2 <print_ProgressBar1+0x2e>
 8001fee:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <print_ProgressBar1+0x68>)
 8001ff0:	e000      	b.n	8001ff4 <print_ProgressBar1+0x30>
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <print_ProgressBar1+0x6c>)
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f003 fbab 	bl	8005750 <iprintf>
    for (int i = 0; i < 20; i++) {
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2b13      	cmp	r3, #19
 8002004:	dde9      	ble.n	8001fda <print_ProgressBar1+0x16>
    }
    printf("] %d%%", progress);
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	4619      	mov	r1, r3
 800200a:	480a      	ldr	r0, [pc, #40]	@ (8002034 <print_ProgressBar1+0x70>)
 800200c:	f003 fba0 	bl	8005750 <iprintf>
    fflush(stdout);
 8002010:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <print_ProgressBar1+0x74>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	4618      	mov	r0, r3
 8002018:	f003 fac4 	bl	80055a4 <fflush>
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	08009900 	.word	0x08009900
 8002028:	cccccccd 	.word	0xcccccccd
 800202c:	08009904 	.word	0x08009904
 8002030:	08009908 	.word	0x08009908
 8002034:	0800990c 	.word	0x0800990c
 8002038:	20000018 	.word	0x20000018

0800203c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002040:	b672      	cpsid	i
}
 8002042:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <Error_Handler+0x8>

08002048 <init_TemperatureParams>:
#include "read_temperature.h"
#include <main.h>
#include <math.h>
#include <stdio.h>

void init_TemperatureParams(TempParam *tempParam) {
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]

	// Inizializza la temperatura corrente a 0.0 (assumendo che la lettura non sia ancora avvenuta)
    tempParam->currentTemperature = 0.0;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	601a      	str	r2, [r3, #0]

    // La temperatura precedente è anch'essa inizialmente 0.0
    tempParam->previousTemperature = 0.0;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	605a      	str	r2, [r3, #4]

    // La temperatura stabile è inizialmente 0.0
    tempParam->stableTemperature = 0.0;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	609a      	str	r2, [r3, #8]

    // Inizializza lo stato di stabilità a 0 (non stabile)
    tempParam->isStable = 0;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	731a      	strb	r2, [r3, #12]

    // Conta il numero di campioni stabiliti per rilevare la stabilità
    tempParam->stabilityCounter = 0;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	735a      	strb	r2, [r3, #13]

    // Inizializza la variabile di rilevamento variazioni a 0 (nessuna variazione rilevata)
    tempParam->variationDetected = 0;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	739a      	strb	r2, [r3, #14]
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <calculate_Temperature>:


double calculate_Temperature(uint16_t d_out) {
 8002088:	b5b0      	push	{r4, r5, r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	80fb      	strh	r3, [r7, #6]

	// Calcola la tensione in ingresso a partire dal valore ADC (d_out)
    // VREF è la tensione di riferimento e LEVELS è il numero di livelli del convertitore ADC
    double voltage = ((double)d_out) * VREF / LEVELS;
 8002092:	88fb      	ldrh	r3, [r7, #6]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fa3d 	bl	8000514 <__aeabi_ui2d>
 800209a:	a333      	add	r3, pc, #204	@ (adr r3, 8002168 <calculate_Temperature+0xe0>)
 800209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a0:	f7fe fab2 	bl	8000608 <__aeabi_dmul>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4610      	mov	r0, r2
 80020aa:	4619      	mov	r1, r3
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	4b37      	ldr	r3, [pc, #220]	@ (8002190 <calculate_Temperature+0x108>)
 80020b2:	f7fe fbd3 	bl	800085c <__aeabi_ddiv>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Calcola la resistenza in base alla formula del termistore (legge il valore di tensione)
    // RS è il valore di resistenza noto, e VREF è la tensione di riferimento
    double resistance = (-RS * (voltage)) / (voltage - VREF);
 80020be:	a328      	add	r3, pc, #160	@ (adr r3, 8002160 <calculate_Temperature+0xd8>)
 80020c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020c8:	f7fe fa9e 	bl	8000608 <__aeabi_dmul>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	4614      	mov	r4, r2
 80020d2:	461d      	mov	r5, r3
 80020d4:	a324      	add	r3, pc, #144	@ (adr r3, 8002168 <calculate_Temperature+0xe0>)
 80020d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020de:	f7fe f8db 	bl	8000298 <__aeabi_dsub>
 80020e2:	4602      	mov	r2, r0
 80020e4:	460b      	mov	r3, r1
 80020e6:	4620      	mov	r0, r4
 80020e8:	4629      	mov	r1, r5
 80020ea:	f7fe fbb7 	bl	800085c <__aeabi_ddiv>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	e9c7 2302 	strd	r2, r3, [r7, #8]

    // Calcola la temperatura a partire dalla resistenza usando l'equazione di Steinhart-Hart
    // BETA, R0 e T0 sono parametri specifici del termistore
    // La formula restituisce la temperatura in gradi Celsius, quindi si sottrae 273.15 per ottenere il risultato in °C
    return (BETA) / (log(resistance / R0) + BETA / T0) - 273.15;
 80020f6:	a31e      	add	r3, pc, #120	@ (adr r3, 8002170 <calculate_Temperature+0xe8>)
 80020f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002100:	f7fe fbac 	bl	800085c <__aeabi_ddiv>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	ec43 2b17 	vmov	d7, r2, r3
 800210c:	eeb0 0a47 	vmov.f32	s0, s14
 8002110:	eef0 0a67 	vmov.f32	s1, s15
 8002114:	f006 ff20 	bl	8008f58 <log>
 8002118:	ec51 0b10 	vmov	r0, r1, d0
 800211c:	a316      	add	r3, pc, #88	@ (adr r3, 8002178 <calculate_Temperature+0xf0>)
 800211e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002122:	f7fe f8bb 	bl	800029c <__adddf3>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	a115      	add	r1, pc, #84	@ (adr r1, 8002180 <calculate_Temperature+0xf8>)
 800212c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002130:	f7fe fb94 	bl	800085c <__aeabi_ddiv>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4610      	mov	r0, r2
 800213a:	4619      	mov	r1, r3
 800213c:	a312      	add	r3, pc, #72	@ (adr r3, 8002188 <calculate_Temperature+0x100>)
 800213e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002142:	f7fe f8a9 	bl	8000298 <__aeabi_dsub>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	ec43 2b17 	vmov	d7, r2, r3
}
 800214e:	eeb0 0a47 	vmov.f32	s0, s14
 8002152:	eef0 0a67 	vmov.f32	s1, s15
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bdb0      	pop	{r4, r5, r7, pc}
 800215c:	f3af 8000 	nop.w
 8002160:	00000000 	.word	0x00000000
 8002164:	c0c38800 	.word	0xc0c38800
 8002168:	00000000 	.word	0x00000000
 800216c:	40aa1800 	.word	0x40aa1800
 8002170:	00000000 	.word	0x00000000
 8002174:	40c38800 	.word	0x40c38800
 8002178:	afb7e010 	.word	0xafb7e010
 800217c:	402a7f29 	.word	0x402a7f29
 8002180:	00000000 	.word	0x00000000
 8002184:	40aedc00 	.word	0x40aedc00
 8002188:	66666666 	.word	0x66666666
 800218c:	40711266 	.word	0x40711266
 8002190:	40b00000 	.word	0x40b00000

08002194 <read_Temperature>:


void read_Temperature(TempParam *tempParam, uint16_t d_out) {
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	807b      	strh	r3, [r7, #2]

    // Calcola la temperatura attuale utilizzando il valore ADC (d_out)
    // La funzione 'calculate_TemperatureFromVoltage' calcola la temperatura in gradi Celsius
    tempParam->currentTemperature = calculate_Temperature(d_out);
 80021a0:	887b      	ldrh	r3, [r7, #2]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff ff70 	bl	8002088 <calculate_Temperature>
 80021a8:	ec53 2b10 	vmov	r2, r3, d0
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	f7fe fd22 	bl	8000bf8 <__aeabi_d2f>
 80021b4:	4602      	mov	r2, r0
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	601a      	str	r2, [r3, #0]

    // Verifica la stabilità della temperatura corrente rispetto a quella precedente
    // La funzione 'check_Stability' gestisce il rilevamento di eventuali variazioni di temperatura
    check_Stability(tempParam);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f808 	bl	80021d0 <check_Stability>

    // Salva la temperatura corrente come temperatura precedente per il prossimo ciclo di lettura
    // Questo è necessario per il confronto nelle future letture e per la gestione della stabilità
    tempParam->previousTemperature = tempParam->currentTemperature;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	605a      	str	r2, [r3, #4]
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <check_Stability>:


void check_Stability(TempParam *tempParam) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

	// Controlla se la differenza tra la temperatura corrente e quella precedente è maggiore della soglia di stabilità
    // La funzione fabs() restituisce il valore assoluto della differenza
    if (fabs(tempParam->currentTemperature - tempParam->previousTemperature) > STABILITY_THRESHOLD) {
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	ed93 7a00 	vldr	s14, [r3]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80021e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021e8:	eef0 7ae7 	vabs.f32	s15, s15
 80021ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f8:	dd10      	ble.n	800221c <check_Stability+0x4c>

        // Se non è stata ancora rilevata una variazione, segnala la variazione e indica che la temperatura non è stabile
        if (!tempParam->variationDetected) {
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	7b9b      	ldrb	r3, [r3, #14]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d105      	bne.n	800220e <check_Stability+0x3e>
            tempParam->variationDetected = 1;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	739a      	strb	r2, [r3, #14]
            printf("\rSto calcolando la tua temperatura..Attendere\n");
 8002208:	4825      	ldr	r0, [pc, #148]	@ (80022a0 <check_Stability+0xd0>)
 800220a:	f003 fb09 	bl	8005820 <puts>
        }

        // Reset del contatore di stabilità poiché la temperatura è cambiata oltre la soglia
        tempParam->stabilityCounter = 0;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	735a      	strb	r2, [r3, #13]
        tempParam->isStable = 0;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	731a      	strb	r2, [r3, #12]
 800221a:	e03d      	b.n	8002298 <check_Stability+0xc8>
    } else {
        // Se una variazione è stata già rilevata, aumenta il contatore di stabilità
        if (tempParam->variationDetected) {
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	7b9b      	ldrb	r3, [r3, #14]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d039      	beq.n	8002298 <check_Stability+0xc8>
            tempParam->stabilityCounter++;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	7b5b      	ldrb	r3, [r3, #13]
 8002228:	3301      	adds	r3, #1
 800222a:	b2da      	uxtb	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	735a      	strb	r2, [r3, #13]

            // Se il numero di campioni stabili supera la soglia, considera la temperatura stabile
            if (tempParam->stabilityCounter >= STABILITY_SAMPLES) {
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7b5b      	ldrb	r3, [r3, #13]
 8002234:	2b13      	cmp	r3, #19
 8002236:	d925      	bls.n	8002284 <check_Stability+0xb4>
                // Se la temperatura corrente è significativamente diversa dalla temperatura stabile, aggiorna il valore stabile
                if (fabs(tempParam->currentTemperature - tempParam->stableTemperature) > STABILITY_THRESHOLD) {
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	ed93 7a00 	vldr	s14, [r3]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	edd3 7a02 	vldr	s15, [r3, #8]
 8002244:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002248:	eef0 7ae7 	vabs.f32	s15, s15
 800224c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002250:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002258:	dd0d      	ble.n	8002276 <check_Stability+0xa6>
                    tempParam->stableTemperature = tempParam->currentTemperature;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	609a      	str	r2, [r3, #8]
                    printf("\rTemp: %.1f \n",tempParam->stableTemperature );
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe f976 	bl	8000558 <__aeabi_f2d>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	480c      	ldr	r0, [pc, #48]	@ (80022a4 <check_Stability+0xd4>)
 8002272:	f003 fa6d 	bl	8005750 <iprintf>


                }
                // Reset del flag di variazione e indica che la temperatura è stabile

               tempParam->variationDetected = 0;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	739a      	strb	r2, [r3, #14]
            tempParam->isStable = 1;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	731a      	strb	r2, [r3, #12]

            return;
 8002282:	e009      	b.n	8002298 <check_Stability+0xc8>
            }

          uint8_t progress = (tempParam->stabilityCounter * 100) / STABILITY_SAMPLES;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	7b5b      	ldrb	r3, [r3, #13]
 8002288:	461a      	mov	r2, r3
 800228a:	0092      	lsls	r2, r2, #2
 800228c:	4413      	add	r3, r2
 800228e:	73fb      	strb	r3, [r7, #15]

      	  print_ProgressBar3(progress);
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f828 	bl	80022e8 <print_ProgressBar3>



        }
    }
}
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	08009914 	.word	0x08009914
 80022a4:	08009944 	.word	0x08009944

080022a8 <reset_TemperatureParams>:

void reset_TemperatureParams(TempParam *tempParam) {
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]

    // Azzera la temperatura corrente
    tempParam->currentTemperature = 0.0;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]

    // Azzera la temperatura precedente
    tempParam->previousTemperature = 0.0;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f04f 0200 	mov.w	r2, #0
 80022be:	605a      	str	r2, [r3, #4]

    // Azzera la temperatura stabile
    tempParam->stableTemperature = 0.0;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]

    // Segna che la temperatura non è stabile (lo stato iniziale)
    tempParam->isStable = 0;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	731a      	strb	r2, [r3, #12]

    // Reset del contatore di stabilità
    tempParam->stabilityCounter = 0;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	735a      	strb	r2, [r3, #13]

    // Reset del flag che rileva variazioni nella temperatura
    tempParam->variationDetected = 0;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	739a      	strb	r2, [r3, #14]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <print_ProgressBar3>:

void print_ProgressBar3(uint8_t progress) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
    printf("\r[");
 80022f2:	4815      	ldr	r0, [pc, #84]	@ (8002348 <print_ProgressBar3+0x60>)
 80022f4:	f003 fa2c 	bl	8005750 <iprintf>
    for (int i = 0; i < 20; i++) {
 80022f8:	2300      	movs	r3, #0
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	e012      	b.n	8002324 <print_ProgressBar3+0x3c>
        printf(i < (progress / 5) ? "#" : "-");
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	4a12      	ldr	r2, [pc, #72]	@ (800234c <print_ProgressBar3+0x64>)
 8002302:	fba2 2303 	umull	r2, r3, r2, r3
 8002306:	089b      	lsrs	r3, r3, #2
 8002308:	b2db      	uxtb	r3, r3
 800230a:	461a      	mov	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4293      	cmp	r3, r2
 8002310:	da01      	bge.n	8002316 <print_ProgressBar3+0x2e>
 8002312:	4b0f      	ldr	r3, [pc, #60]	@ (8002350 <print_ProgressBar3+0x68>)
 8002314:	e000      	b.n	8002318 <print_ProgressBar3+0x30>
 8002316:	4b0f      	ldr	r3, [pc, #60]	@ (8002354 <print_ProgressBar3+0x6c>)
 8002318:	4618      	mov	r0, r3
 800231a:	f003 fa19 	bl	8005750 <iprintf>
    for (int i = 0; i < 20; i++) {
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	3301      	adds	r3, #1
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2b13      	cmp	r3, #19
 8002328:	dde9      	ble.n	80022fe <print_ProgressBar3+0x16>
    }
    printf("] %d%%", progress);
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	4619      	mov	r1, r3
 800232e:	480a      	ldr	r0, [pc, #40]	@ (8002358 <print_ProgressBar3+0x70>)
 8002330:	f003 fa0e 	bl	8005750 <iprintf>
    fflush(stdout);
 8002334:	4b09      	ldr	r3, [pc, #36]	@ (800235c <print_ProgressBar3+0x74>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	4618      	mov	r0, r3
 800233c:	f003 f932 	bl	80055a4 <fflush>
}
 8002340:	bf00      	nop
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	08009954 	.word	0x08009954
 800234c:	cccccccd 	.word	0xcccccccd
 8002350:	08009958 	.word	0x08009958
 8002354:	0800995c 	.word	0x0800995c
 8002358:	08009960 	.word	0x08009960
 800235c:	20000018 	.word	0x20000018

08002360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	4b10      	ldr	r3, [pc, #64]	@ (80023ac <HAL_MspInit+0x4c>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	4a0f      	ldr	r2, [pc, #60]	@ (80023ac <HAL_MspInit+0x4c>)
 8002370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002374:	6453      	str	r3, [r2, #68]	@ 0x44
 8002376:	4b0d      	ldr	r3, [pc, #52]	@ (80023ac <HAL_MspInit+0x4c>)
 8002378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800237e:	607b      	str	r3, [r7, #4]
 8002380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	603b      	str	r3, [r7, #0]
 8002386:	4b09      	ldr	r3, [pc, #36]	@ (80023ac <HAL_MspInit+0x4c>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	4a08      	ldr	r2, [pc, #32]	@ (80023ac <HAL_MspInit+0x4c>)
 800238c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002390:	6413      	str	r3, [r2, #64]	@ 0x40
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_MspInit+0x4c>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239a:	603b      	str	r3, [r7, #0]
 800239c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800239e:	2007      	movs	r0, #7
 80023a0:	f000 ff5a 	bl	8003258 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40023800 	.word	0x40023800

080023b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <NMI_Handler+0x4>

080023b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <HardFault_Handler+0x4>

080023c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <MemManage_Handler+0x4>

080023c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <BusFault_Handler+0x4>

080023d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <UsageFault_Handler+0x4>

080023d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002406:	f000 fa4f 	bl	80028a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
	...

08002410 <channel_config>:
 *      Author: anton
 */

#include "switch_channel.h"

HAL_StatusTypeDef channel_config(ADC_HandleTypeDef *hadc, uint32_t channel, uint32_t sampling_time, int singleConvMode) {
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
 800241c:	603b      	str	r3, [r7, #0]

	ADC_ChannelConfTypeDef sConfig = {0};
 800241e:	f107 0310 	add.w	r3, r7, #16
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]

	hadc1.Instance = ADC1;
 800242c:	4b29      	ldr	r3, [pc, #164]	@ (80024d4 <channel_config+0xc4>)
 800242e:	4a2a      	ldr	r2, [pc, #168]	@ (80024d8 <channel_config+0xc8>)
 8002430:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002432:	4b28      	ldr	r3, [pc, #160]	@ (80024d4 <channel_config+0xc4>)
 8002434:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002438:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800243a:	4b26      	ldr	r3, [pc, #152]	@ (80024d4 <channel_config+0xc4>)
 800243c:	2200      	movs	r2, #0
 800243e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8002440:	4b24      	ldr	r3, [pc, #144]	@ (80024d4 <channel_config+0xc4>)
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]

	if(singleConvMode){
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d006      	beq.n	800245a <channel_config+0x4a>
		hadc1.Init.ContinuousConvMode = DISABLE;
 800244c:	4b21      	ldr	r3, [pc, #132]	@ (80024d4 <channel_config+0xc4>)
 800244e:	2200      	movs	r2, #0
 8002450:	761a      	strb	r2, [r3, #24]
		hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002452:	4b20      	ldr	r3, [pc, #128]	@ (80024d4 <channel_config+0xc4>)
 8002454:	2201      	movs	r2, #1
 8002456:	615a      	str	r2, [r3, #20]
 8002458:	e005      	b.n	8002466 <channel_config+0x56>
	}
	else {
		hadc1.Init.ContinuousConvMode = ENABLE;
 800245a:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <channel_config+0xc4>)
 800245c:	2201      	movs	r2, #1
 800245e:	761a      	strb	r2, [r3, #24]
		hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002460:	4b1c      	ldr	r3, [pc, #112]	@ (80024d4 <channel_config+0xc4>)
 8002462:	2200      	movs	r2, #0
 8002464:	615a      	str	r2, [r3, #20]
	}

	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002466:	4b1b      	ldr	r3, [pc, #108]	@ (80024d4 <channel_config+0xc4>)
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800246e:	4b19      	ldr	r3, [pc, #100]	@ (80024d4 <channel_config+0xc4>)
 8002470:	2200      	movs	r2, #0
 8002472:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002474:	4b17      	ldr	r3, [pc, #92]	@ (80024d4 <channel_config+0xc4>)
 8002476:	4a19      	ldr	r2, [pc, #100]	@ (80024dc <channel_config+0xcc>)
 8002478:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800247a:	4b16      	ldr	r3, [pc, #88]	@ (80024d4 <channel_config+0xc4>)
 800247c:	2200      	movs	r2, #0
 800247e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002480:	4b14      	ldr	r3, [pc, #80]	@ (80024d4 <channel_config+0xc4>)
 8002482:	2201      	movs	r2, #1
 8002484:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002486:	4b13      	ldr	r3, [pc, #76]	@ (80024d4 <channel_config+0xc4>)
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800248e:	4811      	ldr	r0, [pc, #68]	@ (80024d4 <channel_config+0xc4>)
 8002490:	f000 fa4e 	bl	8002930 <HAL_ADC_Init>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <channel_config+0x92>
	{
	  Error_Handler();
 800249a:	f7ff fdcf 	bl	800203c <Error_Handler>
	  return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e013      	b.n	80024ca <channel_config+0xba>
	}


    sConfig.Channel = channel;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	613b      	str	r3, [r7, #16]
    sConfig.Rank = 1;
 80024a6:	2301      	movs	r3, #1
 80024a8:	617b      	str	r3, [r7, #20]
    sConfig.SamplingTime = sampling_time;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	61bb      	str	r3, [r7, #24]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 80024ae:	f107 0310 	add.w	r3, r7, #16
 80024b2:	4619      	mov	r1, r3
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 fbff 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <channel_config+0xb8>
        Error_Handler();
 80024c0:	f7ff fdbc 	bl	800203c <Error_Handler>
        return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e000      	b.n	80024ca <channel_config+0xba>
    }

    return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3720      	adds	r7, #32
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000204 	.word	0x20000204
 80024d8:	40012000 	.word	0x40012000
 80024dc:	0f000001 	.word	0x0f000001

080024e0 <switch_channel_and_read>:


// cambia canale e legge il valore ADC
HAL_StatusTypeDef switch_channel_and_read(uint16_t *d_out, ADC_HandleTypeDef *hadc, uint32_t channel, uint32_t sampling_time, int singleConvMode) {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
 80024ec:	603b      	str	r3, [r7, #0]

	HAL_ADC_Stop(&hadc1);
 80024ee:	4818      	ldr	r0, [pc, #96]	@ (8002550 <switch_channel_and_read+0x70>)
 80024f0:	f000 fb16 	bl	8002b20 <HAL_ADC_Stop>

	if( channel_config(hadc, channel, sampling_time, singleConvMode) != HAL_OK){
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	68b8      	ldr	r0, [r7, #8]
 80024fc:	f7ff ff88 	bl	8002410 <channel_config>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <switch_channel_and_read+0x2a>
		return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e01d      	b.n	8002546 <switch_channel_and_read+0x66>
	}

	HAL_ADC_Start(&hadc1);
 800250a:	4811      	ldr	r0, [pc, #68]	@ (8002550 <switch_channel_and_read+0x70>)
 800250c:	f000 fa54 	bl	80029b8 <HAL_ADC_Start>


    if( HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) == HAL_OK ){
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	68b8      	ldr	r0, [r7, #8]
 8002516:	f000 fb36 	bl	8002b86 <HAL_ADC_PollForConversion>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d10e      	bne.n	800253e <switch_channel_and_read+0x5e>
    	*d_out = HAL_ADC_GetValue(hadc); // ritorna il valore letto
 8002520:	68b8      	ldr	r0, [r7, #8]
 8002522:	f000 fbbb 	bl	8002c9c <HAL_ADC_GetValue>
 8002526:	4603      	mov	r3, r0
 8002528:	b29a      	uxth	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	801a      	strh	r2, [r3, #0]

    	if(singleConvMode)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d002      	beq.n	800253a <switch_channel_and_read+0x5a>
    		HAL_ADC_Stop(hadc);
 8002534:	68b8      	ldr	r0, [r7, #8]
 8002536:	f000 faf3 	bl	8002b20 <HAL_ADC_Stop>

    	return HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	e003      	b.n	8002546 <switch_channel_and_read+0x66>
    }else{
    	HAL_ADC_Stop(hadc);
 800253e:	68b8      	ldr	r0, [r7, #8]
 8002540:	f000 faee 	bl	8002b20 <HAL_ADC_Stop>
    	return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
    }

}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000204 	.word	0x20000204

08002554 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return 1;
 8002558:	2301      	movs	r3, #1
}
 800255a:	4618      	mov	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <_kill>:

int _kill(int pid, int sig)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800256e:	f003 faa9 	bl	8005ac4 <__errno>
 8002572:	4603      	mov	r3, r0
 8002574:	2216      	movs	r2, #22
 8002576:	601a      	str	r2, [r3, #0]
  return -1;
 8002578:	f04f 33ff 	mov.w	r3, #4294967295
}
 800257c:	4618      	mov	r0, r3
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <_exit>:

void _exit (int status)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800258c:	f04f 31ff 	mov.w	r1, #4294967295
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ffe7 	bl	8002564 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002596:	bf00      	nop
 8002598:	e7fd      	b.n	8002596 <_exit+0x12>

0800259a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b086      	sub	sp, #24
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	e00a      	b.n	80025c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025ac:	f3af 8000 	nop.w
 80025b0:	4601      	mov	r1, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	60ba      	str	r2, [r7, #8]
 80025b8:	b2ca      	uxtb	r2, r1
 80025ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	3301      	adds	r3, #1
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	dbf0      	blt.n	80025ac <_read+0x12>
  }

  return len;
 80025ca:	687b      	ldr	r3, [r7, #4]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3718      	adds	r7, #24
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025fc:	605a      	str	r2, [r3, #4]
  return 0;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <_isatty>:

int _isatty(int file)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002614:	2301      	movs	r3, #1
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002622:	b480      	push	{r7}
 8002624:	b085      	sub	sp, #20
 8002626:	af00      	add	r7, sp, #0
 8002628:	60f8      	str	r0, [r7, #12]
 800262a:	60b9      	str	r1, [r7, #8]
 800262c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002644:	4a14      	ldr	r2, [pc, #80]	@ (8002698 <_sbrk+0x5c>)
 8002646:	4b15      	ldr	r3, [pc, #84]	@ (800269c <_sbrk+0x60>)
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002650:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <_sbrk+0x64>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d102      	bne.n	800265e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <_sbrk+0x64>)
 800265a:	4a12      	ldr	r2, [pc, #72]	@ (80026a4 <_sbrk+0x68>)
 800265c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800265e:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <_sbrk+0x64>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	429a      	cmp	r2, r3
 800266a:	d207      	bcs.n	800267c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800266c:	f003 fa2a 	bl	8005ac4 <__errno>
 8002670:	4603      	mov	r3, r0
 8002672:	220c      	movs	r2, #12
 8002674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002676:	f04f 33ff 	mov.w	r3, #4294967295
 800267a:	e009      	b.n	8002690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800267c:	4b08      	ldr	r3, [pc, #32]	@ (80026a0 <_sbrk+0x64>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002682:	4b07      	ldr	r3, [pc, #28]	@ (80026a0 <_sbrk+0x64>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	4a05      	ldr	r2, [pc, #20]	@ (80026a0 <_sbrk+0x64>)
 800268c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800268e:	68fb      	ldr	r3, [r7, #12]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20018000 	.word	0x20018000
 800269c:	00000400 	.word	0x00000400
 80026a0:	2000024c 	.word	0x2000024c
 80026a4:	200003e8 	.word	0x200003e8

080026a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026ac:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <SystemInit+0x20>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b2:	4a05      	ldr	r2, [pc, #20]	@ (80026c8 <SystemInit+0x20>)
 80026b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026d0:	4b11      	ldr	r3, [pc, #68]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026d2:	4a12      	ldr	r2, [pc, #72]	@ (800271c <MX_USART2_UART_Init+0x50>)
 80026d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026de:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026f0:	4b09      	ldr	r3, [pc, #36]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026f2:	220c      	movs	r2, #12
 80026f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f6:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026fc:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026fe:	2200      	movs	r2, #0
 8002700:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002702:	4805      	ldr	r0, [pc, #20]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 8002704:	f001 fc2a 	bl	8003f5c <HAL_UART_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800270e:	f7ff fc95 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000250 	.word	0x20000250
 800271c:	40004400 	.word	0x40004400

08002720 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b08a      	sub	sp, #40	@ 0x28
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002728:	f107 0314 	add.w	r3, r7, #20
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	609a      	str	r2, [r3, #8]
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a19      	ldr	r2, [pc, #100]	@ (80027a4 <HAL_UART_MspInit+0x84>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d12b      	bne.n	800279a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	4b18      	ldr	r3, [pc, #96]	@ (80027a8 <HAL_UART_MspInit+0x88>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	4a17      	ldr	r2, [pc, #92]	@ (80027a8 <HAL_UART_MspInit+0x88>)
 800274c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002750:	6413      	str	r3, [r2, #64]	@ 0x40
 8002752:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <HAL_UART_MspInit+0x88>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275a:	613b      	str	r3, [r7, #16]
 800275c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <HAL_UART_MspInit+0x88>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	4a10      	ldr	r2, [pc, #64]	@ (80027a8 <HAL_UART_MspInit+0x88>)
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6313      	str	r3, [r2, #48]	@ 0x30
 800276e:	4b0e      	ldr	r3, [pc, #56]	@ (80027a8 <HAL_UART_MspInit+0x88>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800277a:	230c      	movs	r3, #12
 800277c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002782:	2300      	movs	r3, #0
 8002784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002786:	2303      	movs	r3, #3
 8002788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800278a:	2307      	movs	r3, #7
 800278c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278e:	f107 0314 	add.w	r3, r7, #20
 8002792:	4619      	mov	r1, r3
 8002794:	4805      	ldr	r0, [pc, #20]	@ (80027ac <HAL_UART_MspInit+0x8c>)
 8002796:	f000 fd93 	bl	80032c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800279a:	bf00      	nop
 800279c:	3728      	adds	r7, #40	@ 0x28
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40004400 	.word	0x40004400
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40020000 	.word	0x40020000

080027b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027b4:	f7ff ff78 	bl	80026a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027b8:	480c      	ldr	r0, [pc, #48]	@ (80027ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ba:	490d      	ldr	r1, [pc, #52]	@ (80027f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027bc:	4a0d      	ldr	r2, [pc, #52]	@ (80027f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c0:	e002      	b.n	80027c8 <LoopCopyDataInit>

080027c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027c6:	3304      	adds	r3, #4

080027c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027cc:	d3f9      	bcc.n	80027c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ce:	4a0a      	ldr	r2, [pc, #40]	@ (80027f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027d0:	4c0a      	ldr	r4, [pc, #40]	@ (80027fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80027d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d4:	e001      	b.n	80027da <LoopFillZerobss>

080027d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027d8:	3204      	adds	r2, #4

080027da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027dc:	d3fb      	bcc.n	80027d6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80027de:	f003 f977 	bl	8005ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027e2:	f7ff fa27 	bl	8001c34 <main>
  bx  lr    
 80027e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80027ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80027f4:	08009dc0 	.word	0x08009dc0
  ldr r2, =_sbss
 80027f8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80027fc:	200003e8 	.word	0x200003e8

08002800 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002800:	e7fe      	b.n	8002800 <ADC_IRQHandler>
	...

08002804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002808:	4b0e      	ldr	r3, [pc, #56]	@ (8002844 <HAL_Init+0x40>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a0d      	ldr	r2, [pc, #52]	@ (8002844 <HAL_Init+0x40>)
 800280e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002812:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002814:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <HAL_Init+0x40>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0a      	ldr	r2, [pc, #40]	@ (8002844 <HAL_Init+0x40>)
 800281a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800281e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <HAL_Init+0x40>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a07      	ldr	r2, [pc, #28]	@ (8002844 <HAL_Init+0x40>)
 8002826:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800282a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800282c:	2003      	movs	r0, #3
 800282e:	f000 fd13 	bl	8003258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002832:	2000      	movs	r0, #0
 8002834:	f000 f808 	bl	8002848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002838:	f7ff fd92 	bl	8002360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40023c00 	.word	0x40023c00

08002848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002850:	4b12      	ldr	r3, [pc, #72]	@ (800289c <HAL_InitTick+0x54>)
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	4b12      	ldr	r3, [pc, #72]	@ (80028a0 <HAL_InitTick+0x58>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	4619      	mov	r1, r3
 800285a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800285e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002862:	fbb2 f3f3 	udiv	r3, r2, r3
 8002866:	4618      	mov	r0, r3
 8002868:	f000 fd1d 	bl	80032a6 <HAL_SYSTICK_Config>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e00e      	b.n	8002894 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b0f      	cmp	r3, #15
 800287a:	d80a      	bhi.n	8002892 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800287c:	2200      	movs	r2, #0
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	f04f 30ff 	mov.w	r0, #4294967295
 8002884:	f000 fcf3 	bl	800326e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002888:	4a06      	ldr	r2, [pc, #24]	@ (80028a4 <HAL_InitTick+0x5c>)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
 8002890:	e000      	b.n	8002894 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
}
 8002894:	4618      	mov	r0, r3
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20000000 	.word	0x20000000
 80028a0:	20000008 	.word	0x20000008
 80028a4:	20000004 	.word	0x20000004

080028a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <HAL_IncTick+0x20>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <HAL_IncTick+0x24>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4413      	add	r3, r2
 80028b8:	4a04      	ldr	r2, [pc, #16]	@ (80028cc <HAL_IncTick+0x24>)
 80028ba:	6013      	str	r3, [r2, #0]
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20000008 	.word	0x20000008
 80028cc:	20000298 	.word	0x20000298

080028d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return uwTick;
 80028d4:	4b03      	ldr	r3, [pc, #12]	@ (80028e4 <HAL_GetTick+0x14>)
 80028d6:	681b      	ldr	r3, [r3, #0]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000298 	.word	0x20000298

080028e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028f0:	f7ff ffee 	bl	80028d0 <HAL_GetTick>
 80028f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d005      	beq.n	800290e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002902:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <HAL_Delay+0x44>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	461a      	mov	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4413      	add	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800290e:	bf00      	nop
 8002910:	f7ff ffde 	bl	80028d0 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	429a      	cmp	r2, r3
 800291e:	d8f7      	bhi.n	8002910 <HAL_Delay+0x28>
  {
  }
}
 8002920:	bf00      	nop
 8002922:	bf00      	nop
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000008 	.word	0x20000008

08002930 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e033      	b.n	80029ae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe ffc4 	bl	80018dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	f003 0310 	and.w	r3, r3, #16
 800296a:	2b00      	cmp	r3, #0
 800296c:	d118      	bne.n	80029a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002976:	f023 0302 	bic.w	r3, r3, #2
 800297a:	f043 0202 	orr.w	r2, r3, #2
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 faba 	bl	8002efc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f023 0303 	bic.w	r3, r3, #3
 8002996:	f043 0201 	orr.w	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	641a      	str	r2, [r3, #64]	@ 0x40
 800299e:	e001      	b.n	80029a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
	...

080029b8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_ADC_Start+0x1a>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e097      	b.n	8002b02 <HAL_ADC_Start+0x14a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d018      	beq.n	8002a1a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0201 	orr.w	r2, r2, #1
 80029f6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029f8:	4b45      	ldr	r3, [pc, #276]	@ (8002b10 <HAL_ADC_Start+0x158>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a45      	ldr	r2, [pc, #276]	@ (8002b14 <HAL_ADC_Start+0x15c>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	0c9a      	lsrs	r2, r3, #18
 8002a04:	4613      	mov	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	4413      	add	r3, r2
 8002a0a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a0c:	e002      	b.n	8002a14 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	3b01      	subs	r3, #1
 8002a12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f9      	bne.n	8002a0e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d15f      	bne.n	8002ae8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a30:	f023 0301 	bic.w	r3, r3, #1
 8002a34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a66:	d106      	bne.n	8002a76 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6c:	f023 0206 	bic.w	r2, r3, #6
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a74:	e002      	b.n	8002a7c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a84:	4b24      	ldr	r3, [pc, #144]	@ (8002b18 <HAL_ADC_Start+0x160>)
 8002a86:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002a90:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10f      	bne.n	8002abe <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d129      	bne.n	8002b00 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	e020      	b.n	8002b00 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a16      	ldr	r2, [pc, #88]	@ (8002b1c <HAL_ADC_Start+0x164>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d11b      	bne.n	8002b00 <HAL_ADC_Start+0x148>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d114      	bne.n	8002b00 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ae4:	609a      	str	r2, [r3, #8]
 8002ae6:	e00b      	b.n	8002b00 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	f043 0210 	orr.w	r2, r3, #16
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	f043 0201 	orr.w	r2, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000000 	.word	0x20000000
 8002b14:	431bde83 	.word	0x431bde83
 8002b18:	40012300 	.word	0x40012300
 8002b1c:	40012000 	.word	0x40012000

08002b20 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d101      	bne.n	8002b36 <HAL_ADC_Stop+0x16>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e021      	b.n	8002b7a <HAL_ADC_Stop+0x5a>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 0201 	bic.w	r2, r2, #1
 8002b4c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 0301 	and.w	r3, r3, #1
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d109      	bne.n	8002b70 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b60:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b64:	f023 0301 	bic.w	r3, r3, #1
 8002b68:	f043 0201 	orr.w	r2, r3, #1
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba2:	d113      	bne.n	8002bcc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bb2:	d10b      	bne.n	8002bcc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	f043 0220 	orr.w	r2, r3, #32
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e063      	b.n	8002c94 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bcc:	f7ff fe80 	bl	80028d0 <HAL_GetTick>
 8002bd0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bd2:	e021      	b.n	8002c18 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bda:	d01d      	beq.n	8002c18 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_ADC_PollForConversion+0x6c>
 8002be2:	f7ff fe75 	bl	80028d0 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d212      	bcs.n	8002c18 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d00b      	beq.n	8002c18 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c04:	f043 0204 	orr.w	r2, r3, #4
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e03d      	b.n	8002c94 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d1d6      	bne.n	8002bd4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f06f 0212 	mvn.w	r2, #18
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c34:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d123      	bne.n	8002c92 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d11f      	bne.n	8002c92 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c58:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d006      	beq.n	8002c6e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d111      	bne.n	8002c92 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d105      	bne.n	8002c92 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f043 0201 	orr.w	r2, r3, #1
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
	...

08002cb8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x1c>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e105      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x228>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b09      	cmp	r3, #9
 8002ce2:	d925      	bls.n	8002d30 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68d9      	ldr	r1, [r3, #12]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3b1e      	subs	r3, #30
 8002cfa:	2207      	movs	r2, #7
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43da      	mvns	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	400a      	ands	r2, r1
 8002d08:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68d9      	ldr	r1, [r3, #12]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	4403      	add	r3, r0
 8002d22:	3b1e      	subs	r3, #30
 8002d24:	409a      	lsls	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	e022      	b.n	8002d76 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6919      	ldr	r1, [r3, #16]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4613      	mov	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	4413      	add	r3, r2
 8002d44:	2207      	movs	r2, #7
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	400a      	ands	r2, r1
 8002d52:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6919      	ldr	r1, [r3, #16]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	4618      	mov	r0, r3
 8002d66:	4603      	mov	r3, r0
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	4403      	add	r3, r0
 8002d6c:	409a      	lsls	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d824      	bhi.n	8002dc8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3b05      	subs	r3, #5
 8002d90:	221f      	movs	r2, #31
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43da      	mvns	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	400a      	ands	r2, r1
 8002d9e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	4618      	mov	r0, r3
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	3b05      	subs	r3, #5
 8002dba:	fa00 f203 	lsl.w	r2, r0, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dc6:	e04c      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b0c      	cmp	r3, #12
 8002dce:	d824      	bhi.n	8002e1a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	3b23      	subs	r3, #35	@ 0x23
 8002de2:	221f      	movs	r2, #31
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43da      	mvns	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	400a      	ands	r2, r1
 8002df0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	4613      	mov	r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	4413      	add	r3, r2
 8002e0a:	3b23      	subs	r3, #35	@ 0x23
 8002e0c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e18:	e023      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	3b41      	subs	r3, #65	@ 0x41
 8002e2c:	221f      	movs	r2, #31
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43da      	mvns	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	400a      	ands	r2, r1
 8002e3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	4618      	mov	r0, r3
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	3b41      	subs	r3, #65	@ 0x41
 8002e56:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e62:	4b22      	ldr	r3, [pc, #136]	@ (8002eec <HAL_ADC_ConfigChannel+0x234>)
 8002e64:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a21      	ldr	r2, [pc, #132]	@ (8002ef0 <HAL_ADC_ConfigChannel+0x238>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d109      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x1cc>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b12      	cmp	r3, #18
 8002e76:	d105      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a19      	ldr	r2, [pc, #100]	@ (8002ef0 <HAL_ADC_ConfigChannel+0x238>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d123      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x21e>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2b10      	cmp	r3, #16
 8002e94:	d003      	beq.n	8002e9e <HAL_ADC_ConfigChannel+0x1e6>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b11      	cmp	r3, #17
 8002e9c:	d11b      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b10      	cmp	r3, #16
 8002eb0:	d111      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <HAL_ADC_ConfigChannel+0x23c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a10      	ldr	r2, [pc, #64]	@ (8002ef8 <HAL_ADC_ConfigChannel+0x240>)
 8002eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebc:	0c9a      	lsrs	r2, r3, #18
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ec8:	e002      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f9      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	40012300 	.word	0x40012300
 8002ef0:	40012000 	.word	0x40012000
 8002ef4:	20000000 	.word	0x20000000
 8002ef8:	431bde83 	.word	0x431bde83

08002efc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f04:	4b79      	ldr	r3, [pc, #484]	@ (80030ec <ADC_Init+0x1f0>)
 8002f06:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6859      	ldr	r1, [r3, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	021a      	lsls	r2, r3, #8
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6899      	ldr	r1, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8e:	4a58      	ldr	r2, [pc, #352]	@ (80030f0 <ADC_Init+0x1f4>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d022      	beq.n	8002fda <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fa2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6899      	ldr	r1, [r3, #8]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6899      	ldr	r1, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	e00f      	b.n	8002ffa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ff8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0202 	bic.w	r2, r2, #2
 8003008:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6899      	ldr	r1, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	7e1b      	ldrb	r3, [r3, #24]
 8003014:	005a      	lsls	r2, r3, #1
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01b      	beq.n	8003060 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003036:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003046:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6859      	ldr	r1, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003052:	3b01      	subs	r3, #1
 8003054:	035a      	lsls	r2, r3, #13
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	e007      	b.n	8003070 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800306e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800307e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	3b01      	subs	r3, #1
 800308c:	051a      	lsls	r2, r3, #20
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6899      	ldr	r1, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030b2:	025a      	lsls	r2, r3, #9
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6899      	ldr	r1, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	029a      	lsls	r2, r3, #10
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]
}
 80030e0:	bf00      	nop
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	40012300 	.word	0x40012300
 80030f0:	0f000001 	.word	0x0f000001

080030f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003104:	4b0c      	ldr	r3, [pc, #48]	@ (8003138 <__NVIC_SetPriorityGrouping+0x44>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003110:	4013      	ands	r3, r2
 8003112:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800311c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003126:	4a04      	ldr	r2, [pc, #16]	@ (8003138 <__NVIC_SetPriorityGrouping+0x44>)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	60d3      	str	r3, [r2, #12]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr
 8003138:	e000ed00 	.word	0xe000ed00

0800313c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003140:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <__NVIC_GetPriorityGrouping+0x18>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	0a1b      	lsrs	r3, r3, #8
 8003146:	f003 0307 	and.w	r3, r3, #7
}
 800314a:	4618      	mov	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	6039      	str	r1, [r7, #0]
 8003162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003168:	2b00      	cmp	r3, #0
 800316a:	db0a      	blt.n	8003182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	b2da      	uxtb	r2, r3
 8003170:	490c      	ldr	r1, [pc, #48]	@ (80031a4 <__NVIC_SetPriority+0x4c>)
 8003172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003176:	0112      	lsls	r2, r2, #4
 8003178:	b2d2      	uxtb	r2, r2
 800317a:	440b      	add	r3, r1
 800317c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003180:	e00a      	b.n	8003198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	b2da      	uxtb	r2, r3
 8003186:	4908      	ldr	r1, [pc, #32]	@ (80031a8 <__NVIC_SetPriority+0x50>)
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	3b04      	subs	r3, #4
 8003190:	0112      	lsls	r2, r2, #4
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	440b      	add	r3, r1
 8003196:	761a      	strb	r2, [r3, #24]
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	e000e100 	.word	0xe000e100
 80031a8:	e000ed00 	.word	0xe000ed00

080031ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b089      	sub	sp, #36	@ 0x24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f1c3 0307 	rsb	r3, r3, #7
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	bf28      	it	cs
 80031ca:	2304      	movcs	r3, #4
 80031cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	3304      	adds	r3, #4
 80031d2:	2b06      	cmp	r3, #6
 80031d4:	d902      	bls.n	80031dc <NVIC_EncodePriority+0x30>
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	3b03      	subs	r3, #3
 80031da:	e000      	b.n	80031de <NVIC_EncodePriority+0x32>
 80031dc:	2300      	movs	r3, #0
 80031de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e0:	f04f 32ff 	mov.w	r2, #4294967295
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ea:	43da      	mvns	r2, r3
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	401a      	ands	r2, r3
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031f4:	f04f 31ff 	mov.w	r1, #4294967295
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	fa01 f303 	lsl.w	r3, r1, r3
 80031fe:	43d9      	mvns	r1, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003204:	4313      	orrs	r3, r2
         );
}
 8003206:	4618      	mov	r0, r3
 8003208:	3724      	adds	r7, #36	@ 0x24
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
	...

08003214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	3b01      	subs	r3, #1
 8003220:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003224:	d301      	bcc.n	800322a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003226:	2301      	movs	r3, #1
 8003228:	e00f      	b.n	800324a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800322a:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <SysTick_Config+0x40>)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3b01      	subs	r3, #1
 8003230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003232:	210f      	movs	r1, #15
 8003234:	f04f 30ff 	mov.w	r0, #4294967295
 8003238:	f7ff ff8e 	bl	8003158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800323c:	4b05      	ldr	r3, [pc, #20]	@ (8003254 <SysTick_Config+0x40>)
 800323e:	2200      	movs	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003242:	4b04      	ldr	r3, [pc, #16]	@ (8003254 <SysTick_Config+0x40>)
 8003244:	2207      	movs	r2, #7
 8003246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	e000e010 	.word	0xe000e010

08003258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7ff ff47 	bl	80030f4 <__NVIC_SetPriorityGrouping>
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800326e:	b580      	push	{r7, lr}
 8003270:	b086      	sub	sp, #24
 8003272:	af00      	add	r7, sp, #0
 8003274:	4603      	mov	r3, r0
 8003276:	60b9      	str	r1, [r7, #8]
 8003278:	607a      	str	r2, [r7, #4]
 800327a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003280:	f7ff ff5c 	bl	800313c <__NVIC_GetPriorityGrouping>
 8003284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	68b9      	ldr	r1, [r7, #8]
 800328a:	6978      	ldr	r0, [r7, #20]
 800328c:	f7ff ff8e 	bl	80031ac <NVIC_EncodePriority>
 8003290:	4602      	mov	r2, r0
 8003292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003296:	4611      	mov	r1, r2
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff5d 	bl	8003158 <__NVIC_SetPriority>
}
 800329e:	bf00      	nop
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7ff ffb0 	bl	8003214 <SysTick_Config>
 80032b4:	4603      	mov	r3, r0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
	...

080032c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b089      	sub	sp, #36	@ 0x24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032d6:	2300      	movs	r3, #0
 80032d8:	61fb      	str	r3, [r7, #28]
 80032da:	e159      	b.n	8003590 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032dc:	2201      	movs	r2, #1
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4013      	ands	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	f040 8148 	bne.w	800358a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	2b01      	cmp	r3, #1
 8003304:	d005      	beq.n	8003312 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800330e:	2b02      	cmp	r3, #2
 8003310:	d130      	bne.n	8003374 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	2203      	movs	r2, #3
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68da      	ldr	r2, [r3, #12]
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4313      	orrs	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003348:	2201      	movs	r2, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	091b      	lsrs	r3, r3, #4
 800335e:	f003 0201 	and.w	r2, r3, #1
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	2b03      	cmp	r3, #3
 800337e:	d017      	beq.n	80033b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	2203      	movs	r2, #3
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f003 0303 	and.w	r3, r3, #3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d123      	bne.n	8003404 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	08da      	lsrs	r2, r3, #3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3208      	adds	r2, #8
 80033c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	220f      	movs	r2, #15
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43db      	mvns	r3, r3
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4013      	ands	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	691a      	ldr	r2, [r3, #16]
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	08da      	lsrs	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	3208      	adds	r2, #8
 80033fe:	69b9      	ldr	r1, [r7, #24]
 8003400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	2203      	movs	r2, #3
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 0203 	and.w	r2, r3, #3
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 80a2 	beq.w	800358a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	4b57      	ldr	r3, [pc, #348]	@ (80035a8 <HAL_GPIO_Init+0x2e8>)
 800344c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344e:	4a56      	ldr	r2, [pc, #344]	@ (80035a8 <HAL_GPIO_Init+0x2e8>)
 8003450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003454:	6453      	str	r3, [r2, #68]	@ 0x44
 8003456:	4b54      	ldr	r3, [pc, #336]	@ (80035a8 <HAL_GPIO_Init+0x2e8>)
 8003458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003462:	4a52      	ldr	r2, [pc, #328]	@ (80035ac <HAL_GPIO_Init+0x2ec>)
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	089b      	lsrs	r3, r3, #2
 8003468:	3302      	adds	r3, #2
 800346a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	220f      	movs	r2, #15
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	43db      	mvns	r3, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4013      	ands	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a49      	ldr	r2, [pc, #292]	@ (80035b0 <HAL_GPIO_Init+0x2f0>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d019      	beq.n	80034c2 <HAL_GPIO_Init+0x202>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a48      	ldr	r2, [pc, #288]	@ (80035b4 <HAL_GPIO_Init+0x2f4>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_GPIO_Init+0x1fe>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a47      	ldr	r2, [pc, #284]	@ (80035b8 <HAL_GPIO_Init+0x2f8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00d      	beq.n	80034ba <HAL_GPIO_Init+0x1fa>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a46      	ldr	r2, [pc, #280]	@ (80035bc <HAL_GPIO_Init+0x2fc>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d007      	beq.n	80034b6 <HAL_GPIO_Init+0x1f6>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a45      	ldr	r2, [pc, #276]	@ (80035c0 <HAL_GPIO_Init+0x300>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d101      	bne.n	80034b2 <HAL_GPIO_Init+0x1f2>
 80034ae:	2304      	movs	r3, #4
 80034b0:	e008      	b.n	80034c4 <HAL_GPIO_Init+0x204>
 80034b2:	2307      	movs	r3, #7
 80034b4:	e006      	b.n	80034c4 <HAL_GPIO_Init+0x204>
 80034b6:	2303      	movs	r3, #3
 80034b8:	e004      	b.n	80034c4 <HAL_GPIO_Init+0x204>
 80034ba:	2302      	movs	r3, #2
 80034bc:	e002      	b.n	80034c4 <HAL_GPIO_Init+0x204>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_GPIO_Init+0x204>
 80034c2:	2300      	movs	r3, #0
 80034c4:	69fa      	ldr	r2, [r7, #28]
 80034c6:	f002 0203 	and.w	r2, r2, #3
 80034ca:	0092      	lsls	r2, r2, #2
 80034cc:	4093      	lsls	r3, r2
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034d4:	4935      	ldr	r1, [pc, #212]	@ (80035ac <HAL_GPIO_Init+0x2ec>)
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	089b      	lsrs	r3, r3, #2
 80034da:	3302      	adds	r3, #2
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034e2:	4b38      	ldr	r3, [pc, #224]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003506:	4a2f      	ldr	r2, [pc, #188]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800350c:	4b2d      	ldr	r3, [pc, #180]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	43db      	mvns	r3, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4013      	ands	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003530:	4a24      	ldr	r2, [pc, #144]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003536:	4b23      	ldr	r3, [pc, #140]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800355a:	4a1a      	ldr	r2, [pc, #104]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003560:	4b18      	ldr	r3, [pc, #96]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003584:	4a0f      	ldr	r2, [pc, #60]	@ (80035c4 <HAL_GPIO_Init+0x304>)
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	3301      	adds	r3, #1
 800358e:	61fb      	str	r3, [r7, #28]
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2b0f      	cmp	r3, #15
 8003594:	f67f aea2 	bls.w	80032dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003598:	bf00      	nop
 800359a:	bf00      	nop
 800359c:	3724      	adds	r7, #36	@ 0x24
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40023800 	.word	0x40023800
 80035ac:	40013800 	.word	0x40013800
 80035b0:	40020000 	.word	0x40020000
 80035b4:	40020400 	.word	0x40020400
 80035b8:	40020800 	.word	0x40020800
 80035bc:	40020c00 	.word	0x40020c00
 80035c0:	40021000 	.word	0x40021000
 80035c4:	40013c00 	.word	0x40013c00

080035c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	460b      	mov	r3, r1
 80035d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	887b      	ldrh	r3, [r7, #2]
 80035da:	4013      	ands	r3, r2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035e0:	2301      	movs	r3, #1
 80035e2:	73fb      	strb	r3, [r7, #15]
 80035e4:	e001      	b.n	80035ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035e6:	2300      	movs	r3, #0
 80035e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3714      	adds	r7, #20
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]
 8003604:	4613      	mov	r3, r2
 8003606:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003608:	787b      	ldrb	r3, [r7, #1]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800360e:	887a      	ldrh	r2, [r7, #2]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003614:	e003      	b.n	800361e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003616:	887b      	ldrh	r3, [r7, #2]
 8003618:	041a      	lsls	r2, r3, #16
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	619a      	str	r2, [r3, #24]
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
	...

0800362c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e267      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d075      	beq.n	8003736 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800364a:	4b88      	ldr	r3, [pc, #544]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 030c 	and.w	r3, r3, #12
 8003652:	2b04      	cmp	r3, #4
 8003654:	d00c      	beq.n	8003670 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003656:	4b85      	ldr	r3, [pc, #532]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800365e:	2b08      	cmp	r3, #8
 8003660:	d112      	bne.n	8003688 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003662:	4b82      	ldr	r3, [pc, #520]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800366a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800366e:	d10b      	bne.n	8003688 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003670:	4b7e      	ldr	r3, [pc, #504]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d05b      	beq.n	8003734 <HAL_RCC_OscConfig+0x108>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d157      	bne.n	8003734 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e242      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003690:	d106      	bne.n	80036a0 <HAL_RCC_OscConfig+0x74>
 8003692:	4b76      	ldr	r3, [pc, #472]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a75      	ldr	r2, [pc, #468]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	e01d      	b.n	80036dc <HAL_RCC_OscConfig+0xb0>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x98>
 80036aa:	4b70      	ldr	r3, [pc, #448]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a6f      	ldr	r2, [pc, #444]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	4b6d      	ldr	r3, [pc, #436]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a6c      	ldr	r2, [pc, #432]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	e00b      	b.n	80036dc <HAL_RCC_OscConfig+0xb0>
 80036c4:	4b69      	ldr	r3, [pc, #420]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a68      	ldr	r2, [pc, #416]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ce:	6013      	str	r3, [r2, #0]
 80036d0:	4b66      	ldr	r3, [pc, #408]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a65      	ldr	r2, [pc, #404]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80036d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d013      	beq.n	800370c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e4:	f7ff f8f4 	bl	80028d0 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ec:	f7ff f8f0 	bl	80028d0 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b64      	cmp	r3, #100	@ 0x64
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e207      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fe:	4b5b      	ldr	r3, [pc, #364]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0xc0>
 800370a:	e014      	b.n	8003736 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370c:	f7ff f8e0 	bl	80028d0 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003714:	f7ff f8dc 	bl	80028d0 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b64      	cmp	r3, #100	@ 0x64
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e1f3      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003726:	4b51      	ldr	r3, [pc, #324]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1f0      	bne.n	8003714 <HAL_RCC_OscConfig+0xe8>
 8003732:	e000      	b.n	8003736 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d063      	beq.n	800380a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003742:	4b4a      	ldr	r3, [pc, #296]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00b      	beq.n	8003766 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800374e:	4b47      	ldr	r3, [pc, #284]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003756:	2b08      	cmp	r3, #8
 8003758:	d11c      	bne.n	8003794 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800375a:	4b44      	ldr	r3, [pc, #272]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d116      	bne.n	8003794 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003766:	4b41      	ldr	r3, [pc, #260]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <HAL_RCC_OscConfig+0x152>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d001      	beq.n	800377e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e1c7      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800377e:	4b3b      	ldr	r3, [pc, #236]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4937      	ldr	r1, [pc, #220]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 800378e:	4313      	orrs	r3, r2
 8003790:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003792:	e03a      	b.n	800380a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d020      	beq.n	80037de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800379c:	4b34      	ldr	r3, [pc, #208]	@ (8003870 <HAL_RCC_OscConfig+0x244>)
 800379e:	2201      	movs	r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a2:	f7ff f895 	bl	80028d0 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a8:	e008      	b.n	80037bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037aa:	f7ff f891 	bl	80028d0 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e1a8      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037bc:	4b2b      	ldr	r3, [pc, #172]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c8:	4b28      	ldr	r3, [pc, #160]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	4925      	ldr	r1, [pc, #148]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	600b      	str	r3, [r1, #0]
 80037dc:	e015      	b.n	800380a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037de:	4b24      	ldr	r3, [pc, #144]	@ (8003870 <HAL_RCC_OscConfig+0x244>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e4:	f7ff f874 	bl	80028d0 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ec:	f7ff f870 	bl	80028d0 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e187      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fe:	4b1b      	ldr	r3, [pc, #108]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1f0      	bne.n	80037ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d036      	beq.n	8003884 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d016      	beq.n	800384c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381e:	4b15      	ldr	r3, [pc, #84]	@ (8003874 <HAL_RCC_OscConfig+0x248>)
 8003820:	2201      	movs	r2, #1
 8003822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7ff f854 	bl	80028d0 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800382c:	f7ff f850 	bl	80028d0 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e167      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800383e:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_RCC_OscConfig+0x240>)
 8003840:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCC_OscConfig+0x200>
 800384a:	e01b      	b.n	8003884 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800384c:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_OscConfig+0x248>)
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003852:	f7ff f83d 	bl	80028d0 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003858:	e00e      	b.n	8003878 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800385a:	f7ff f839 	bl	80028d0 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d907      	bls.n	8003878 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e150      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
 800386c:	40023800 	.word	0x40023800
 8003870:	42470000 	.word	0x42470000
 8003874:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003878:	4b88      	ldr	r3, [pc, #544]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800387a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1ea      	bne.n	800385a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 8097 	beq.w	80039c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003892:	2300      	movs	r3, #0
 8003894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003896:	4b81      	ldr	r3, [pc, #516]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10f      	bne.n	80038c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	4b7d      	ldr	r3, [pc, #500]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	4a7c      	ldr	r2, [pc, #496]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038b2:	4b7a      	ldr	r3, [pc, #488]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ba:	60bb      	str	r3, [r7, #8]
 80038bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038be:	2301      	movs	r3, #1
 80038c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c2:	4b77      	ldr	r3, [pc, #476]	@ (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d118      	bne.n	8003900 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ce:	4b74      	ldr	r3, [pc, #464]	@ (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a73      	ldr	r2, [pc, #460]	@ (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038da:	f7fe fff9 	bl	80028d0 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e2:	f7fe fff5 	bl	80028d0 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e10c      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f4:	4b6a      	ldr	r3, [pc, #424]	@ (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d106      	bne.n	8003916 <HAL_RCC_OscConfig+0x2ea>
 8003908:	4b64      	ldr	r3, [pc, #400]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800390a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390c:	4a63      	ldr	r2, [pc, #396]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	6713      	str	r3, [r2, #112]	@ 0x70
 8003914:	e01c      	b.n	8003950 <HAL_RCC_OscConfig+0x324>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b05      	cmp	r3, #5
 800391c:	d10c      	bne.n	8003938 <HAL_RCC_OscConfig+0x30c>
 800391e:	4b5f      	ldr	r3, [pc, #380]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003922:	4a5e      	ldr	r2, [pc, #376]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003924:	f043 0304 	orr.w	r3, r3, #4
 8003928:	6713      	str	r3, [r2, #112]	@ 0x70
 800392a:	4b5c      	ldr	r3, [pc, #368]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392e:	4a5b      	ldr	r2, [pc, #364]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	6713      	str	r3, [r2, #112]	@ 0x70
 8003936:	e00b      	b.n	8003950 <HAL_RCC_OscConfig+0x324>
 8003938:	4b58      	ldr	r3, [pc, #352]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800393a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393c:	4a57      	ldr	r2, [pc, #348]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800393e:	f023 0301 	bic.w	r3, r3, #1
 8003942:	6713      	str	r3, [r2, #112]	@ 0x70
 8003944:	4b55      	ldr	r3, [pc, #340]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003948:	4a54      	ldr	r2, [pc, #336]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 800394a:	f023 0304 	bic.w	r3, r3, #4
 800394e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d015      	beq.n	8003984 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003958:	f7fe ffba 	bl	80028d0 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395e:	e00a      	b.n	8003976 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003960:	f7fe ffb6 	bl	80028d0 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800396e:	4293      	cmp	r3, r2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e0cb      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003976:	4b49      	ldr	r3, [pc, #292]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0ee      	beq.n	8003960 <HAL_RCC_OscConfig+0x334>
 8003982:	e014      	b.n	80039ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003984:	f7fe ffa4 	bl	80028d0 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800398a:	e00a      	b.n	80039a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800398c:	f7fe ffa0 	bl	80028d0 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800399a:	4293      	cmp	r3, r2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e0b5      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039a2:	4b3e      	ldr	r3, [pc, #248]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1ee      	bne.n	800398c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039ae:	7dfb      	ldrb	r3, [r7, #23]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d105      	bne.n	80039c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b4:	4b39      	ldr	r3, [pc, #228]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	4a38      	ldr	r2, [pc, #224]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80a1 	beq.w	8003b0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039ca:	4b34      	ldr	r3, [pc, #208]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d05c      	beq.n	8003a90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d141      	bne.n	8003a62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039de:	4b31      	ldr	r3, [pc, #196]	@ (8003aa4 <HAL_RCC_OscConfig+0x478>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fe ff74 	bl	80028d0 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ec:	f7fe ff70 	bl	80028d0 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e087      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fe:	4b27      	ldr	r3, [pc, #156]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	019b      	lsls	r3, r3, #6
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a20:	085b      	lsrs	r3, r3, #1
 8003a22:	3b01      	subs	r3, #1
 8003a24:	041b      	lsls	r3, r3, #16
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2c:	061b      	lsls	r3, r3, #24
 8003a2e:	491b      	ldr	r1, [pc, #108]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a34:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa4 <HAL_RCC_OscConfig+0x478>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3a:	f7fe ff49 	bl	80028d0 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a42:	f7fe ff45 	bl	80028d0 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e05c      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a54:	4b11      	ldr	r3, [pc, #68]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x416>
 8003a60:	e054      	b.n	8003b0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a62:	4b10      	ldr	r3, [pc, #64]	@ (8003aa4 <HAL_RCC_OscConfig+0x478>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fe ff32 	bl	80028d0 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fe ff2e 	bl	80028d0 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e045      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x444>
 8003a8e:	e03d      	b.n	8003b0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e038      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	40007000 	.word	0x40007000
 8003aa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b18 <HAL_RCC_OscConfig+0x4ec>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d028      	beq.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d121      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d11a      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ad8:	4013      	ands	r3, r2
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ade:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d111      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aee:	085b      	lsrs	r3, r3, #1
 8003af0:	3b01      	subs	r3, #1
 8003af2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d107      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d001      	beq.n	8003b0c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e000      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40023800 	.word	0x40023800

08003b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e0cc      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b30:	4b68      	ldr	r3, [pc, #416]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d90c      	bls.n	8003b58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3e:	4b65      	ldr	r3, [pc, #404]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b46:	4b63      	ldr	r3, [pc, #396]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e0b8      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d020      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b70:	4b59      	ldr	r3, [pc, #356]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	4a58      	ldr	r2, [pc, #352]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b88:	4b53      	ldr	r3, [pc, #332]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	4a52      	ldr	r2, [pc, #328]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b94:	4b50      	ldr	r3, [pc, #320]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	494d      	ldr	r1, [pc, #308]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d044      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d107      	bne.n	8003bca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	4b47      	ldr	r3, [pc, #284]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d119      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e07f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d003      	beq.n	8003bda <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bd6:	2b03      	cmp	r3, #3
 8003bd8:	d107      	bne.n	8003bea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bda:	4b3f      	ldr	r3, [pc, #252]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d109      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e06f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bea:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e067      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bfa:	4b37      	ldr	r3, [pc, #220]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f023 0203 	bic.w	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4934      	ldr	r1, [pc, #208]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c0c:	f7fe fe60 	bl	80028d0 <HAL_GetTick>
 8003c10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c12:	e00a      	b.n	8003c2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c14:	f7fe fe5c 	bl	80028d0 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e04f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f003 020c 	and.w	r2, r3, #12
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d1eb      	bne.n	8003c14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c3c:	4b25      	ldr	r3, [pc, #148]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d20c      	bcs.n	8003c64 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c4a:	4b22      	ldr	r3, [pc, #136]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c52:	4b20      	ldr	r3, [pc, #128]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d001      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e032      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d008      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c70:	4b19      	ldr	r3, [pc, #100]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	4916      	ldr	r1, [pc, #88]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0308 	and.w	r3, r3, #8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d009      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c8e:	4b12      	ldr	r3, [pc, #72]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	490e      	ldr	r1, [pc, #56]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ca2:	f000 f821 	bl	8003ce8 <HAL_RCC_GetSysClockFreq>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	091b      	lsrs	r3, r3, #4
 8003cae:	f003 030f 	and.w	r3, r3, #15
 8003cb2:	490a      	ldr	r1, [pc, #40]	@ (8003cdc <HAL_RCC_ClockConfig+0x1c0>)
 8003cb4:	5ccb      	ldrb	r3, [r1, r3]
 8003cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cba:	4a09      	ldr	r2, [pc, #36]	@ (8003ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8003cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cbe:	4b09      	ldr	r3, [pc, #36]	@ (8003ce4 <HAL_RCC_ClockConfig+0x1c8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fe fdc0 	bl	8002848 <HAL_InitTick>

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40023c00 	.word	0x40023c00
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	08009968 	.word	0x08009968
 8003ce0:	20000000 	.word	0x20000000
 8003ce4:	20000004 	.word	0x20000004

08003ce8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cec:	b094      	sub	sp, #80	@ 0x50
 8003cee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d00:	4b79      	ldr	r3, [pc, #484]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 030c 	and.w	r3, r3, #12
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	d00d      	beq.n	8003d28 <HAL_RCC_GetSysClockFreq+0x40>
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	f200 80e1 	bhi.w	8003ed4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_RCC_GetSysClockFreq+0x34>
 8003d16:	2b04      	cmp	r3, #4
 8003d18:	d003      	beq.n	8003d22 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d1a:	e0db      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d1c:	4b73      	ldr	r3, [pc, #460]	@ (8003eec <HAL_RCC_GetSysClockFreq+0x204>)
 8003d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d20:	e0db      	b.n	8003eda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d22:	4b73      	ldr	r3, [pc, #460]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d26:	e0d8      	b.n	8003eda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d28:	4b6f      	ldr	r3, [pc, #444]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d30:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d32:	4b6d      	ldr	r3, [pc, #436]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d063      	beq.n	8003e06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d3e:	4b6a      	ldr	r3, [pc, #424]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	099b      	lsrs	r3, r3, #6
 8003d44:	2200      	movs	r2, #0
 8003d46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d48:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d50:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d52:	2300      	movs	r3, #0
 8003d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d5a:	4622      	mov	r2, r4
 8003d5c:	462b      	mov	r3, r5
 8003d5e:	f04f 0000 	mov.w	r0, #0
 8003d62:	f04f 0100 	mov.w	r1, #0
 8003d66:	0159      	lsls	r1, r3, #5
 8003d68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d6c:	0150      	lsls	r0, r2, #5
 8003d6e:	4602      	mov	r2, r0
 8003d70:	460b      	mov	r3, r1
 8003d72:	4621      	mov	r1, r4
 8003d74:	1a51      	subs	r1, r2, r1
 8003d76:	6139      	str	r1, [r7, #16]
 8003d78:	4629      	mov	r1, r5
 8003d7a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	f04f 0300 	mov.w	r3, #0
 8003d88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d8c:	4659      	mov	r1, fp
 8003d8e:	018b      	lsls	r3, r1, #6
 8003d90:	4651      	mov	r1, sl
 8003d92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d96:	4651      	mov	r1, sl
 8003d98:	018a      	lsls	r2, r1, #6
 8003d9a:	4651      	mov	r1, sl
 8003d9c:	ebb2 0801 	subs.w	r8, r2, r1
 8003da0:	4659      	mov	r1, fp
 8003da2:	eb63 0901 	sbc.w	r9, r3, r1
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	f04f 0300 	mov.w	r3, #0
 8003dae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003db2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003db6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dba:	4690      	mov	r8, r2
 8003dbc:	4699      	mov	r9, r3
 8003dbe:	4623      	mov	r3, r4
 8003dc0:	eb18 0303 	adds.w	r3, r8, r3
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	462b      	mov	r3, r5
 8003dc8:	eb49 0303 	adc.w	r3, r9, r3
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dda:	4629      	mov	r1, r5
 8003ddc:	024b      	lsls	r3, r1, #9
 8003dde:	4621      	mov	r1, r4
 8003de0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003de4:	4621      	mov	r1, r4
 8003de6:	024a      	lsls	r2, r1, #9
 8003de8:	4610      	mov	r0, r2
 8003dea:	4619      	mov	r1, r3
 8003dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dee:	2200      	movs	r2, #0
 8003df0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003df2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003df4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003df8:	f7fc ff4e 	bl	8000c98 <__aeabi_uldivmod>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	460b      	mov	r3, r1
 8003e00:	4613      	mov	r3, r2
 8003e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e04:	e058      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e06:	4b38      	ldr	r3, [pc, #224]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	099b      	lsrs	r3, r3, #6
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	4618      	mov	r0, r3
 8003e10:	4611      	mov	r1, r2
 8003e12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e16:	623b      	str	r3, [r7, #32]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e20:	4642      	mov	r2, r8
 8003e22:	464b      	mov	r3, r9
 8003e24:	f04f 0000 	mov.w	r0, #0
 8003e28:	f04f 0100 	mov.w	r1, #0
 8003e2c:	0159      	lsls	r1, r3, #5
 8003e2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e32:	0150      	lsls	r0, r2, #5
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	4641      	mov	r1, r8
 8003e3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e3e:	4649      	mov	r1, r9
 8003e40:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	f04f 0300 	mov.w	r3, #0
 8003e4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e58:	ebb2 040a 	subs.w	r4, r2, sl
 8003e5c:	eb63 050b 	sbc.w	r5, r3, fp
 8003e60:	f04f 0200 	mov.w	r2, #0
 8003e64:	f04f 0300 	mov.w	r3, #0
 8003e68:	00eb      	lsls	r3, r5, #3
 8003e6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e6e:	00e2      	lsls	r2, r4, #3
 8003e70:	4614      	mov	r4, r2
 8003e72:	461d      	mov	r5, r3
 8003e74:	4643      	mov	r3, r8
 8003e76:	18e3      	adds	r3, r4, r3
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	464b      	mov	r3, r9
 8003e7c:	eb45 0303 	adc.w	r3, r5, r3
 8003e80:	607b      	str	r3, [r7, #4]
 8003e82:	f04f 0200 	mov.w	r2, #0
 8003e86:	f04f 0300 	mov.w	r3, #0
 8003e8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e8e:	4629      	mov	r1, r5
 8003e90:	028b      	lsls	r3, r1, #10
 8003e92:	4621      	mov	r1, r4
 8003e94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e98:	4621      	mov	r1, r4
 8003e9a:	028a      	lsls	r2, r1, #10
 8003e9c:	4610      	mov	r0, r2
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	61bb      	str	r3, [r7, #24]
 8003ea6:	61fa      	str	r2, [r7, #28]
 8003ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eac:	f7fc fef4 	bl	8000c98 <__aeabi_uldivmod>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	0c1b      	lsrs	r3, r3, #16
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003ec8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003eca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ed2:	e002      	b.n	8003eda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ed4:	4b05      	ldr	r3, [pc, #20]	@ (8003eec <HAL_RCC_GetSysClockFreq+0x204>)
 8003ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3750      	adds	r7, #80	@ 0x50
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	00f42400 	.word	0x00f42400
 8003ef0:	007a1200 	.word	0x007a1200

08003ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ef8:	4b03      	ldr	r3, [pc, #12]	@ (8003f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8003efa:	681b      	ldr	r3, [r3, #0]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	20000000 	.word	0x20000000

08003f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f10:	f7ff fff0 	bl	8003ef4 <HAL_RCC_GetHCLKFreq>
 8003f14:	4602      	mov	r2, r0
 8003f16:	4b05      	ldr	r3, [pc, #20]	@ (8003f2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	0a9b      	lsrs	r3, r3, #10
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	4903      	ldr	r1, [pc, #12]	@ (8003f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f22:	5ccb      	ldrb	r3, [r1, r3]
 8003f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	08009978 	.word	0x08009978

08003f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f38:	f7ff ffdc 	bl	8003ef4 <HAL_RCC_GetHCLKFreq>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	0b5b      	lsrs	r3, r3, #13
 8003f44:	f003 0307 	and.w	r3, r3, #7
 8003f48:	4903      	ldr	r1, [pc, #12]	@ (8003f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f4a:	5ccb      	ldrb	r3, [r1, r3]
 8003f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40023800 	.word	0x40023800
 8003f58:	08009978 	.word	0x08009978

08003f5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e042      	b.n	8003ff4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d106      	bne.n	8003f88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7fe fbcc 	bl	8002720 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2224      	movs	r2, #36	@ 0x24
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f973 	bl	800428c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	695a      	ldr	r2, [r3, #20]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68da      	ldr	r2, [r3, #12]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08a      	sub	sp, #40	@ 0x28
 8004000:	af02      	add	r7, sp, #8
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	4613      	mov	r3, r2
 800400a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b20      	cmp	r3, #32
 800401a:	d175      	bne.n	8004108 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_UART_Transmit+0x2c>
 8004022:	88fb      	ldrh	r3, [r7, #6]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e06e      	b.n	800410a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2221      	movs	r2, #33	@ 0x21
 8004036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800403a:	f7fe fc49 	bl	80028d0 <HAL_GetTick>
 800403e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	88fa      	ldrh	r2, [r7, #6]
 8004044:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	88fa      	ldrh	r2, [r7, #6]
 800404a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004054:	d108      	bne.n	8004068 <HAL_UART_Transmit+0x6c>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d104      	bne.n	8004068 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800405e:	2300      	movs	r3, #0
 8004060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	61bb      	str	r3, [r7, #24]
 8004066:	e003      	b.n	8004070 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800406c:	2300      	movs	r3, #0
 800406e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004070:	e02e      	b.n	80040d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2200      	movs	r2, #0
 800407a:	2180      	movs	r1, #128	@ 0x80
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f000 f848 	bl	8004112 <UART_WaitOnFlagUntilTimeout>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e03a      	b.n	800410a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10b      	bne.n	80040b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	881b      	ldrh	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	3302      	adds	r3, #2
 80040ae:	61bb      	str	r3, [r7, #24]
 80040b0:	e007      	b.n	80040c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	781a      	ldrb	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	3301      	adds	r3, #1
 80040c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1cb      	bne.n	8004072 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2200      	movs	r2, #0
 80040e2:	2140      	movs	r1, #64	@ 0x40
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f814 	bl	8004112 <UART_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d005      	beq.n	80040fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2220      	movs	r2, #32
 80040f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e006      	b.n	800410a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2220      	movs	r2, #32
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004104:	2300      	movs	r3, #0
 8004106:	e000      	b.n	800410a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004108:	2302      	movs	r3, #2
  }
}
 800410a:	4618      	mov	r0, r3
 800410c:	3720      	adds	r7, #32
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b086      	sub	sp, #24
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	603b      	str	r3, [r7, #0]
 800411e:	4613      	mov	r3, r2
 8004120:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004122:	e03b      	b.n	800419c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412a:	d037      	beq.n	800419c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800412c:	f7fe fbd0 	bl	80028d0 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	6a3a      	ldr	r2, [r7, #32]
 8004138:	429a      	cmp	r2, r3
 800413a:	d302      	bcc.n	8004142 <UART_WaitOnFlagUntilTimeout+0x30>
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e03a      	b.n	80041bc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d023      	beq.n	800419c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	2b80      	cmp	r3, #128	@ 0x80
 8004158:	d020      	beq.n	800419c <UART_WaitOnFlagUntilTimeout+0x8a>
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b40      	cmp	r3, #64	@ 0x40
 800415e:	d01d      	beq.n	800419c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b08      	cmp	r3, #8
 800416c:	d116      	bne.n	800419c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	617b      	str	r3, [r7, #20]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f81d 	bl	80041c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2208      	movs	r2, #8
 800418e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e00f      	b.n	80041bc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	4013      	ands	r3, r2
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	bf0c      	ite	eq
 80041ac:	2301      	moveq	r3, #1
 80041ae:	2300      	movne	r3, #0
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	461a      	mov	r2, r3
 80041b4:	79fb      	ldrb	r3, [r7, #7]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d0b4      	beq.n	8004124 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3718      	adds	r7, #24
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b095      	sub	sp, #84	@ 0x54
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	330c      	adds	r3, #12
 80041d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d6:	e853 3f00 	ldrex	r3, [r3]
 80041da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	330c      	adds	r3, #12
 80041ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80041ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041f4:	e841 2300 	strex	r3, r2, [r1]
 80041f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1e5      	bne.n	80041cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	3314      	adds	r3, #20
 8004206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004208:	6a3b      	ldr	r3, [r7, #32]
 800420a:	e853 3f00 	ldrex	r3, [r3]
 800420e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	f023 0301 	bic.w	r3, r3, #1
 8004216:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	3314      	adds	r3, #20
 800421e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004220:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004222:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004224:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004228:	e841 2300 	strex	r3, r2, [r1]
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1e5      	bne.n	8004200 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004238:	2b01      	cmp	r3, #1
 800423a:	d119      	bne.n	8004270 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	330c      	adds	r3, #12
 8004242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	e853 3f00 	ldrex	r3, [r3]
 800424a:	60bb      	str	r3, [r7, #8]
   return(result);
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	f023 0310 	bic.w	r3, r3, #16
 8004252:	647b      	str	r3, [r7, #68]	@ 0x44
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	330c      	adds	r3, #12
 800425a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800425c:	61ba      	str	r2, [r7, #24]
 800425e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004260:	6979      	ldr	r1, [r7, #20]
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	e841 2300 	strex	r3, r2, [r1]
 8004268:	613b      	str	r3, [r7, #16]
   return(result);
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1e5      	bne.n	800423c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2220      	movs	r2, #32
 8004274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800427e:	bf00      	nop
 8004280:	3754      	adds	r7, #84	@ 0x54
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
	...

0800428c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800428c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004290:	b0c0      	sub	sp, #256	@ 0x100
 8004292:	af00      	add	r7, sp, #0
 8004294:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80042a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a8:	68d9      	ldr	r1, [r3, #12]
 80042aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	ea40 0301 	orr.w	r3, r0, r1
 80042b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	431a      	orrs	r2, r3
 80042c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	431a      	orrs	r2, r3
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80042e4:	f021 010c 	bic.w	r1, r1, #12
 80042e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042f2:	430b      	orrs	r3, r1
 80042f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004306:	6999      	ldr	r1, [r3, #24]
 8004308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	ea40 0301 	orr.w	r3, r0, r1
 8004312:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b8f      	ldr	r3, [pc, #572]	@ (8004558 <UART_SetConfig+0x2cc>)
 800431c:	429a      	cmp	r2, r3
 800431e:	d005      	beq.n	800432c <UART_SetConfig+0xa0>
 8004320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	4b8d      	ldr	r3, [pc, #564]	@ (800455c <UART_SetConfig+0x2d0>)
 8004328:	429a      	cmp	r2, r3
 800432a:	d104      	bne.n	8004336 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800432c:	f7ff fe02 	bl	8003f34 <HAL_RCC_GetPCLK2Freq>
 8004330:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004334:	e003      	b.n	800433e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004336:	f7ff fde9 	bl	8003f0c <HAL_RCC_GetPCLK1Freq>
 800433a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800433e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004342:	69db      	ldr	r3, [r3, #28]
 8004344:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004348:	f040 810c 	bne.w	8004564 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800434c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004350:	2200      	movs	r2, #0
 8004352:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004356:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800435a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800435e:	4622      	mov	r2, r4
 8004360:	462b      	mov	r3, r5
 8004362:	1891      	adds	r1, r2, r2
 8004364:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004366:	415b      	adcs	r3, r3
 8004368:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800436a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800436e:	4621      	mov	r1, r4
 8004370:	eb12 0801 	adds.w	r8, r2, r1
 8004374:	4629      	mov	r1, r5
 8004376:	eb43 0901 	adc.w	r9, r3, r1
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	f04f 0300 	mov.w	r3, #0
 8004382:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004386:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800438a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800438e:	4690      	mov	r8, r2
 8004390:	4699      	mov	r9, r3
 8004392:	4623      	mov	r3, r4
 8004394:	eb18 0303 	adds.w	r3, r8, r3
 8004398:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800439c:	462b      	mov	r3, r5
 800439e:	eb49 0303 	adc.w	r3, r9, r3
 80043a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80043b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80043ba:	460b      	mov	r3, r1
 80043bc:	18db      	adds	r3, r3, r3
 80043be:	653b      	str	r3, [r7, #80]	@ 0x50
 80043c0:	4613      	mov	r3, r2
 80043c2:	eb42 0303 	adc.w	r3, r2, r3
 80043c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80043c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80043cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80043d0:	f7fc fc62 	bl	8000c98 <__aeabi_uldivmod>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4b61      	ldr	r3, [pc, #388]	@ (8004560 <UART_SetConfig+0x2d4>)
 80043da:	fba3 2302 	umull	r2, r3, r3, r2
 80043de:	095b      	lsrs	r3, r3, #5
 80043e0:	011c      	lsls	r4, r3, #4
 80043e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043e6:	2200      	movs	r2, #0
 80043e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043f4:	4642      	mov	r2, r8
 80043f6:	464b      	mov	r3, r9
 80043f8:	1891      	adds	r1, r2, r2
 80043fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043fc:	415b      	adcs	r3, r3
 80043fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004400:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004404:	4641      	mov	r1, r8
 8004406:	eb12 0a01 	adds.w	sl, r2, r1
 800440a:	4649      	mov	r1, r9
 800440c:	eb43 0b01 	adc.w	fp, r3, r1
 8004410:	f04f 0200 	mov.w	r2, #0
 8004414:	f04f 0300 	mov.w	r3, #0
 8004418:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800441c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004420:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004424:	4692      	mov	sl, r2
 8004426:	469b      	mov	fp, r3
 8004428:	4643      	mov	r3, r8
 800442a:	eb1a 0303 	adds.w	r3, sl, r3
 800442e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004432:	464b      	mov	r3, r9
 8004434:	eb4b 0303 	adc.w	r3, fp, r3
 8004438:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800443c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004448:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800444c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004450:	460b      	mov	r3, r1
 8004452:	18db      	adds	r3, r3, r3
 8004454:	643b      	str	r3, [r7, #64]	@ 0x40
 8004456:	4613      	mov	r3, r2
 8004458:	eb42 0303 	adc.w	r3, r2, r3
 800445c:	647b      	str	r3, [r7, #68]	@ 0x44
 800445e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004462:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004466:	f7fc fc17 	bl	8000c98 <__aeabi_uldivmod>
 800446a:	4602      	mov	r2, r0
 800446c:	460b      	mov	r3, r1
 800446e:	4611      	mov	r1, r2
 8004470:	4b3b      	ldr	r3, [pc, #236]	@ (8004560 <UART_SetConfig+0x2d4>)
 8004472:	fba3 2301 	umull	r2, r3, r3, r1
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	2264      	movs	r2, #100	@ 0x64
 800447a:	fb02 f303 	mul.w	r3, r2, r3
 800447e:	1acb      	subs	r3, r1, r3
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004486:	4b36      	ldr	r3, [pc, #216]	@ (8004560 <UART_SetConfig+0x2d4>)
 8004488:	fba3 2302 	umull	r2, r3, r3, r2
 800448c:	095b      	lsrs	r3, r3, #5
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004494:	441c      	add	r4, r3
 8004496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800449a:	2200      	movs	r2, #0
 800449c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80044a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80044a8:	4642      	mov	r2, r8
 80044aa:	464b      	mov	r3, r9
 80044ac:	1891      	adds	r1, r2, r2
 80044ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80044b0:	415b      	adcs	r3, r3
 80044b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80044b8:	4641      	mov	r1, r8
 80044ba:	1851      	adds	r1, r2, r1
 80044bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80044be:	4649      	mov	r1, r9
 80044c0:	414b      	adcs	r3, r1
 80044c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80044d0:	4659      	mov	r1, fp
 80044d2:	00cb      	lsls	r3, r1, #3
 80044d4:	4651      	mov	r1, sl
 80044d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044da:	4651      	mov	r1, sl
 80044dc:	00ca      	lsls	r2, r1, #3
 80044de:	4610      	mov	r0, r2
 80044e0:	4619      	mov	r1, r3
 80044e2:	4603      	mov	r3, r0
 80044e4:	4642      	mov	r2, r8
 80044e6:	189b      	adds	r3, r3, r2
 80044e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044ec:	464b      	mov	r3, r9
 80044ee:	460a      	mov	r2, r1
 80044f0:	eb42 0303 	adc.w	r3, r2, r3
 80044f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004504:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004508:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800450c:	460b      	mov	r3, r1
 800450e:	18db      	adds	r3, r3, r3
 8004510:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004512:	4613      	mov	r3, r2
 8004514:	eb42 0303 	adc.w	r3, r2, r3
 8004518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800451a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800451e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004522:	f7fc fbb9 	bl	8000c98 <__aeabi_uldivmod>
 8004526:	4602      	mov	r2, r0
 8004528:	460b      	mov	r3, r1
 800452a:	4b0d      	ldr	r3, [pc, #52]	@ (8004560 <UART_SetConfig+0x2d4>)
 800452c:	fba3 1302 	umull	r1, r3, r3, r2
 8004530:	095b      	lsrs	r3, r3, #5
 8004532:	2164      	movs	r1, #100	@ 0x64
 8004534:	fb01 f303 	mul.w	r3, r1, r3
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	3332      	adds	r3, #50	@ 0x32
 800453e:	4a08      	ldr	r2, [pc, #32]	@ (8004560 <UART_SetConfig+0x2d4>)
 8004540:	fba2 2303 	umull	r2, r3, r2, r3
 8004544:	095b      	lsrs	r3, r3, #5
 8004546:	f003 0207 	and.w	r2, r3, #7
 800454a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4422      	add	r2, r4
 8004552:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004554:	e106      	b.n	8004764 <UART_SetConfig+0x4d8>
 8004556:	bf00      	nop
 8004558:	40011000 	.word	0x40011000
 800455c:	40011400 	.word	0x40011400
 8004560:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004564:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004568:	2200      	movs	r2, #0
 800456a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800456e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004572:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004576:	4642      	mov	r2, r8
 8004578:	464b      	mov	r3, r9
 800457a:	1891      	adds	r1, r2, r2
 800457c:	6239      	str	r1, [r7, #32]
 800457e:	415b      	adcs	r3, r3
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
 8004582:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004586:	4641      	mov	r1, r8
 8004588:	1854      	adds	r4, r2, r1
 800458a:	4649      	mov	r1, r9
 800458c:	eb43 0501 	adc.w	r5, r3, r1
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	00eb      	lsls	r3, r5, #3
 800459a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800459e:	00e2      	lsls	r2, r4, #3
 80045a0:	4614      	mov	r4, r2
 80045a2:	461d      	mov	r5, r3
 80045a4:	4643      	mov	r3, r8
 80045a6:	18e3      	adds	r3, r4, r3
 80045a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045ac:	464b      	mov	r3, r9
 80045ae:	eb45 0303 	adc.w	r3, r5, r3
 80045b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80045b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80045d2:	4629      	mov	r1, r5
 80045d4:	008b      	lsls	r3, r1, #2
 80045d6:	4621      	mov	r1, r4
 80045d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045dc:	4621      	mov	r1, r4
 80045de:	008a      	lsls	r2, r1, #2
 80045e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80045e4:	f7fc fb58 	bl	8000c98 <__aeabi_uldivmod>
 80045e8:	4602      	mov	r2, r0
 80045ea:	460b      	mov	r3, r1
 80045ec:	4b60      	ldr	r3, [pc, #384]	@ (8004770 <UART_SetConfig+0x4e4>)
 80045ee:	fba3 2302 	umull	r2, r3, r3, r2
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	011c      	lsls	r4, r3, #4
 80045f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045fa:	2200      	movs	r2, #0
 80045fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004600:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004604:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004608:	4642      	mov	r2, r8
 800460a:	464b      	mov	r3, r9
 800460c:	1891      	adds	r1, r2, r2
 800460e:	61b9      	str	r1, [r7, #24]
 8004610:	415b      	adcs	r3, r3
 8004612:	61fb      	str	r3, [r7, #28]
 8004614:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004618:	4641      	mov	r1, r8
 800461a:	1851      	adds	r1, r2, r1
 800461c:	6139      	str	r1, [r7, #16]
 800461e:	4649      	mov	r1, r9
 8004620:	414b      	adcs	r3, r1
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	f04f 0200 	mov.w	r2, #0
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004630:	4659      	mov	r1, fp
 8004632:	00cb      	lsls	r3, r1, #3
 8004634:	4651      	mov	r1, sl
 8004636:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800463a:	4651      	mov	r1, sl
 800463c:	00ca      	lsls	r2, r1, #3
 800463e:	4610      	mov	r0, r2
 8004640:	4619      	mov	r1, r3
 8004642:	4603      	mov	r3, r0
 8004644:	4642      	mov	r2, r8
 8004646:	189b      	adds	r3, r3, r2
 8004648:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800464c:	464b      	mov	r3, r9
 800464e:	460a      	mov	r2, r1
 8004650:	eb42 0303 	adc.w	r3, r2, r3
 8004654:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004662:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004664:	f04f 0200 	mov.w	r2, #0
 8004668:	f04f 0300 	mov.w	r3, #0
 800466c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004670:	4649      	mov	r1, r9
 8004672:	008b      	lsls	r3, r1, #2
 8004674:	4641      	mov	r1, r8
 8004676:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800467a:	4641      	mov	r1, r8
 800467c:	008a      	lsls	r2, r1, #2
 800467e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004682:	f7fc fb09 	bl	8000c98 <__aeabi_uldivmod>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	4611      	mov	r1, r2
 800468c:	4b38      	ldr	r3, [pc, #224]	@ (8004770 <UART_SetConfig+0x4e4>)
 800468e:	fba3 2301 	umull	r2, r3, r3, r1
 8004692:	095b      	lsrs	r3, r3, #5
 8004694:	2264      	movs	r2, #100	@ 0x64
 8004696:	fb02 f303 	mul.w	r3, r2, r3
 800469a:	1acb      	subs	r3, r1, r3
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	3332      	adds	r3, #50	@ 0x32
 80046a0:	4a33      	ldr	r2, [pc, #204]	@ (8004770 <UART_SetConfig+0x4e4>)
 80046a2:	fba2 2303 	umull	r2, r3, r2, r3
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046ac:	441c      	add	r4, r3
 80046ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046b2:	2200      	movs	r2, #0
 80046b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80046b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80046b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80046bc:	4642      	mov	r2, r8
 80046be:	464b      	mov	r3, r9
 80046c0:	1891      	adds	r1, r2, r2
 80046c2:	60b9      	str	r1, [r7, #8]
 80046c4:	415b      	adcs	r3, r3
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046cc:	4641      	mov	r1, r8
 80046ce:	1851      	adds	r1, r2, r1
 80046d0:	6039      	str	r1, [r7, #0]
 80046d2:	4649      	mov	r1, r9
 80046d4:	414b      	adcs	r3, r1
 80046d6:	607b      	str	r3, [r7, #4]
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046e4:	4659      	mov	r1, fp
 80046e6:	00cb      	lsls	r3, r1, #3
 80046e8:	4651      	mov	r1, sl
 80046ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ee:	4651      	mov	r1, sl
 80046f0:	00ca      	lsls	r2, r1, #3
 80046f2:	4610      	mov	r0, r2
 80046f4:	4619      	mov	r1, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	4642      	mov	r2, r8
 80046fa:	189b      	adds	r3, r3, r2
 80046fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046fe:	464b      	mov	r3, r9
 8004700:	460a      	mov	r2, r1
 8004702:	eb42 0303 	adc.w	r3, r2, r3
 8004706:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	663b      	str	r3, [r7, #96]	@ 0x60
 8004712:	667a      	str	r2, [r7, #100]	@ 0x64
 8004714:	f04f 0200 	mov.w	r2, #0
 8004718:	f04f 0300 	mov.w	r3, #0
 800471c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004720:	4649      	mov	r1, r9
 8004722:	008b      	lsls	r3, r1, #2
 8004724:	4641      	mov	r1, r8
 8004726:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800472a:	4641      	mov	r1, r8
 800472c:	008a      	lsls	r2, r1, #2
 800472e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004732:	f7fc fab1 	bl	8000c98 <__aeabi_uldivmod>
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	4b0d      	ldr	r3, [pc, #52]	@ (8004770 <UART_SetConfig+0x4e4>)
 800473c:	fba3 1302 	umull	r1, r3, r3, r2
 8004740:	095b      	lsrs	r3, r3, #5
 8004742:	2164      	movs	r1, #100	@ 0x64
 8004744:	fb01 f303 	mul.w	r3, r1, r3
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	011b      	lsls	r3, r3, #4
 800474c:	3332      	adds	r3, #50	@ 0x32
 800474e:	4a08      	ldr	r2, [pc, #32]	@ (8004770 <UART_SetConfig+0x4e4>)
 8004750:	fba2 2303 	umull	r2, r3, r2, r3
 8004754:	095b      	lsrs	r3, r3, #5
 8004756:	f003 020f 	and.w	r2, r3, #15
 800475a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4422      	add	r2, r4
 8004762:	609a      	str	r2, [r3, #8]
}
 8004764:	bf00      	nop
 8004766:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800476a:	46bd      	mov	sp, r7
 800476c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004770:	51eb851f 	.word	0x51eb851f

08004774 <__cvt>:
 8004774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004778:	ec57 6b10 	vmov	r6, r7, d0
 800477c:	2f00      	cmp	r7, #0
 800477e:	460c      	mov	r4, r1
 8004780:	4619      	mov	r1, r3
 8004782:	463b      	mov	r3, r7
 8004784:	bfbb      	ittet	lt
 8004786:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800478a:	461f      	movlt	r7, r3
 800478c:	2300      	movge	r3, #0
 800478e:	232d      	movlt	r3, #45	@ 0x2d
 8004790:	700b      	strb	r3, [r1, #0]
 8004792:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004794:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004798:	4691      	mov	r9, r2
 800479a:	f023 0820 	bic.w	r8, r3, #32
 800479e:	bfbc      	itt	lt
 80047a0:	4632      	movlt	r2, r6
 80047a2:	4616      	movlt	r6, r2
 80047a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047a8:	d005      	beq.n	80047b6 <__cvt+0x42>
 80047aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80047ae:	d100      	bne.n	80047b2 <__cvt+0x3e>
 80047b0:	3401      	adds	r4, #1
 80047b2:	2102      	movs	r1, #2
 80047b4:	e000      	b.n	80047b8 <__cvt+0x44>
 80047b6:	2103      	movs	r1, #3
 80047b8:	ab03      	add	r3, sp, #12
 80047ba:	9301      	str	r3, [sp, #4]
 80047bc:	ab02      	add	r3, sp, #8
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	ec47 6b10 	vmov	d0, r6, r7
 80047c4:	4653      	mov	r3, sl
 80047c6:	4622      	mov	r2, r4
 80047c8:	f001 fa3a 	bl	8005c40 <_dtoa_r>
 80047cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80047d0:	4605      	mov	r5, r0
 80047d2:	d119      	bne.n	8004808 <__cvt+0x94>
 80047d4:	f019 0f01 	tst.w	r9, #1
 80047d8:	d00e      	beq.n	80047f8 <__cvt+0x84>
 80047da:	eb00 0904 	add.w	r9, r0, r4
 80047de:	2200      	movs	r2, #0
 80047e0:	2300      	movs	r3, #0
 80047e2:	4630      	mov	r0, r6
 80047e4:	4639      	mov	r1, r7
 80047e6:	f7fc f977 	bl	8000ad8 <__aeabi_dcmpeq>
 80047ea:	b108      	cbz	r0, 80047f0 <__cvt+0x7c>
 80047ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80047f0:	2230      	movs	r2, #48	@ 0x30
 80047f2:	9b03      	ldr	r3, [sp, #12]
 80047f4:	454b      	cmp	r3, r9
 80047f6:	d31e      	bcc.n	8004836 <__cvt+0xc2>
 80047f8:	9b03      	ldr	r3, [sp, #12]
 80047fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80047fc:	1b5b      	subs	r3, r3, r5
 80047fe:	4628      	mov	r0, r5
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	b004      	add	sp, #16
 8004804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004808:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800480c:	eb00 0904 	add.w	r9, r0, r4
 8004810:	d1e5      	bne.n	80047de <__cvt+0x6a>
 8004812:	7803      	ldrb	r3, [r0, #0]
 8004814:	2b30      	cmp	r3, #48	@ 0x30
 8004816:	d10a      	bne.n	800482e <__cvt+0xba>
 8004818:	2200      	movs	r2, #0
 800481a:	2300      	movs	r3, #0
 800481c:	4630      	mov	r0, r6
 800481e:	4639      	mov	r1, r7
 8004820:	f7fc f95a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004824:	b918      	cbnz	r0, 800482e <__cvt+0xba>
 8004826:	f1c4 0401 	rsb	r4, r4, #1
 800482a:	f8ca 4000 	str.w	r4, [sl]
 800482e:	f8da 3000 	ldr.w	r3, [sl]
 8004832:	4499      	add	r9, r3
 8004834:	e7d3      	b.n	80047de <__cvt+0x6a>
 8004836:	1c59      	adds	r1, r3, #1
 8004838:	9103      	str	r1, [sp, #12]
 800483a:	701a      	strb	r2, [r3, #0]
 800483c:	e7d9      	b.n	80047f2 <__cvt+0x7e>

0800483e <__exponent>:
 800483e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004840:	2900      	cmp	r1, #0
 8004842:	bfba      	itte	lt
 8004844:	4249      	neglt	r1, r1
 8004846:	232d      	movlt	r3, #45	@ 0x2d
 8004848:	232b      	movge	r3, #43	@ 0x2b
 800484a:	2909      	cmp	r1, #9
 800484c:	7002      	strb	r2, [r0, #0]
 800484e:	7043      	strb	r3, [r0, #1]
 8004850:	dd29      	ble.n	80048a6 <__exponent+0x68>
 8004852:	f10d 0307 	add.w	r3, sp, #7
 8004856:	461d      	mov	r5, r3
 8004858:	270a      	movs	r7, #10
 800485a:	461a      	mov	r2, r3
 800485c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004860:	fb07 1416 	mls	r4, r7, r6, r1
 8004864:	3430      	adds	r4, #48	@ 0x30
 8004866:	f802 4c01 	strb.w	r4, [r2, #-1]
 800486a:	460c      	mov	r4, r1
 800486c:	2c63      	cmp	r4, #99	@ 0x63
 800486e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004872:	4631      	mov	r1, r6
 8004874:	dcf1      	bgt.n	800485a <__exponent+0x1c>
 8004876:	3130      	adds	r1, #48	@ 0x30
 8004878:	1e94      	subs	r4, r2, #2
 800487a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800487e:	1c41      	adds	r1, r0, #1
 8004880:	4623      	mov	r3, r4
 8004882:	42ab      	cmp	r3, r5
 8004884:	d30a      	bcc.n	800489c <__exponent+0x5e>
 8004886:	f10d 0309 	add.w	r3, sp, #9
 800488a:	1a9b      	subs	r3, r3, r2
 800488c:	42ac      	cmp	r4, r5
 800488e:	bf88      	it	hi
 8004890:	2300      	movhi	r3, #0
 8004892:	3302      	adds	r3, #2
 8004894:	4403      	add	r3, r0
 8004896:	1a18      	subs	r0, r3, r0
 8004898:	b003      	add	sp, #12
 800489a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800489c:	f813 6b01 	ldrb.w	r6, [r3], #1
 80048a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80048a4:	e7ed      	b.n	8004882 <__exponent+0x44>
 80048a6:	2330      	movs	r3, #48	@ 0x30
 80048a8:	3130      	adds	r1, #48	@ 0x30
 80048aa:	7083      	strb	r3, [r0, #2]
 80048ac:	70c1      	strb	r1, [r0, #3]
 80048ae:	1d03      	adds	r3, r0, #4
 80048b0:	e7f1      	b.n	8004896 <__exponent+0x58>
	...

080048b4 <_printf_float>:
 80048b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b8:	b08d      	sub	sp, #52	@ 0x34
 80048ba:	460c      	mov	r4, r1
 80048bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80048c0:	4616      	mov	r6, r2
 80048c2:	461f      	mov	r7, r3
 80048c4:	4605      	mov	r5, r0
 80048c6:	f001 f8b3 	bl	8005a30 <_localeconv_r>
 80048ca:	6803      	ldr	r3, [r0, #0]
 80048cc:	9304      	str	r3, [sp, #16]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fb fcd6 	bl	8000280 <strlen>
 80048d4:	2300      	movs	r3, #0
 80048d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80048d8:	f8d8 3000 	ldr.w	r3, [r8]
 80048dc:	9005      	str	r0, [sp, #20]
 80048de:	3307      	adds	r3, #7
 80048e0:	f023 0307 	bic.w	r3, r3, #7
 80048e4:	f103 0208 	add.w	r2, r3, #8
 80048e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048ec:	f8d4 b000 	ldr.w	fp, [r4]
 80048f0:	f8c8 2000 	str.w	r2, [r8]
 80048f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80048f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80048fc:	9307      	str	r3, [sp, #28]
 80048fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8004902:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800490a:	4b9c      	ldr	r3, [pc, #624]	@ (8004b7c <_printf_float+0x2c8>)
 800490c:	f04f 32ff 	mov.w	r2, #4294967295
 8004910:	f7fc f914 	bl	8000b3c <__aeabi_dcmpun>
 8004914:	bb70      	cbnz	r0, 8004974 <_printf_float+0xc0>
 8004916:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800491a:	4b98      	ldr	r3, [pc, #608]	@ (8004b7c <_printf_float+0x2c8>)
 800491c:	f04f 32ff 	mov.w	r2, #4294967295
 8004920:	f7fc f8ee 	bl	8000b00 <__aeabi_dcmple>
 8004924:	bb30      	cbnz	r0, 8004974 <_printf_float+0xc0>
 8004926:	2200      	movs	r2, #0
 8004928:	2300      	movs	r3, #0
 800492a:	4640      	mov	r0, r8
 800492c:	4649      	mov	r1, r9
 800492e:	f7fc f8dd 	bl	8000aec <__aeabi_dcmplt>
 8004932:	b110      	cbz	r0, 800493a <_printf_float+0x86>
 8004934:	232d      	movs	r3, #45	@ 0x2d
 8004936:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800493a:	4a91      	ldr	r2, [pc, #580]	@ (8004b80 <_printf_float+0x2cc>)
 800493c:	4b91      	ldr	r3, [pc, #580]	@ (8004b84 <_printf_float+0x2d0>)
 800493e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004942:	bf94      	ite	ls
 8004944:	4690      	movls	r8, r2
 8004946:	4698      	movhi	r8, r3
 8004948:	2303      	movs	r3, #3
 800494a:	6123      	str	r3, [r4, #16]
 800494c:	f02b 0304 	bic.w	r3, fp, #4
 8004950:	6023      	str	r3, [r4, #0]
 8004952:	f04f 0900 	mov.w	r9, #0
 8004956:	9700      	str	r7, [sp, #0]
 8004958:	4633      	mov	r3, r6
 800495a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800495c:	4621      	mov	r1, r4
 800495e:	4628      	mov	r0, r5
 8004960:	f000 f9d2 	bl	8004d08 <_printf_common>
 8004964:	3001      	adds	r0, #1
 8004966:	f040 808d 	bne.w	8004a84 <_printf_float+0x1d0>
 800496a:	f04f 30ff 	mov.w	r0, #4294967295
 800496e:	b00d      	add	sp, #52	@ 0x34
 8004970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004974:	4642      	mov	r2, r8
 8004976:	464b      	mov	r3, r9
 8004978:	4640      	mov	r0, r8
 800497a:	4649      	mov	r1, r9
 800497c:	f7fc f8de 	bl	8000b3c <__aeabi_dcmpun>
 8004980:	b140      	cbz	r0, 8004994 <_printf_float+0xe0>
 8004982:	464b      	mov	r3, r9
 8004984:	2b00      	cmp	r3, #0
 8004986:	bfbc      	itt	lt
 8004988:	232d      	movlt	r3, #45	@ 0x2d
 800498a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800498e:	4a7e      	ldr	r2, [pc, #504]	@ (8004b88 <_printf_float+0x2d4>)
 8004990:	4b7e      	ldr	r3, [pc, #504]	@ (8004b8c <_printf_float+0x2d8>)
 8004992:	e7d4      	b.n	800493e <_printf_float+0x8a>
 8004994:	6863      	ldr	r3, [r4, #4]
 8004996:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800499a:	9206      	str	r2, [sp, #24]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	d13b      	bne.n	8004a18 <_printf_float+0x164>
 80049a0:	2306      	movs	r3, #6
 80049a2:	6063      	str	r3, [r4, #4]
 80049a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80049a8:	2300      	movs	r3, #0
 80049aa:	6022      	str	r2, [r4, #0]
 80049ac:	9303      	str	r3, [sp, #12]
 80049ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80049b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80049b4:	ab09      	add	r3, sp, #36	@ 0x24
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	6861      	ldr	r1, [r4, #4]
 80049ba:	ec49 8b10 	vmov	d0, r8, r9
 80049be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80049c2:	4628      	mov	r0, r5
 80049c4:	f7ff fed6 	bl	8004774 <__cvt>
 80049c8:	9b06      	ldr	r3, [sp, #24]
 80049ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80049cc:	2b47      	cmp	r3, #71	@ 0x47
 80049ce:	4680      	mov	r8, r0
 80049d0:	d129      	bne.n	8004a26 <_printf_float+0x172>
 80049d2:	1cc8      	adds	r0, r1, #3
 80049d4:	db02      	blt.n	80049dc <_printf_float+0x128>
 80049d6:	6863      	ldr	r3, [r4, #4]
 80049d8:	4299      	cmp	r1, r3
 80049da:	dd41      	ble.n	8004a60 <_printf_float+0x1ac>
 80049dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80049e0:	fa5f fa8a 	uxtb.w	sl, sl
 80049e4:	3901      	subs	r1, #1
 80049e6:	4652      	mov	r2, sl
 80049e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80049ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80049ee:	f7ff ff26 	bl	800483e <__exponent>
 80049f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80049f4:	1813      	adds	r3, r2, r0
 80049f6:	2a01      	cmp	r2, #1
 80049f8:	4681      	mov	r9, r0
 80049fa:	6123      	str	r3, [r4, #16]
 80049fc:	dc02      	bgt.n	8004a04 <_printf_float+0x150>
 80049fe:	6822      	ldr	r2, [r4, #0]
 8004a00:	07d2      	lsls	r2, r2, #31
 8004a02:	d501      	bpl.n	8004a08 <_printf_float+0x154>
 8004a04:	3301      	adds	r3, #1
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0a2      	beq.n	8004956 <_printf_float+0xa2>
 8004a10:	232d      	movs	r3, #45	@ 0x2d
 8004a12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a16:	e79e      	b.n	8004956 <_printf_float+0xa2>
 8004a18:	9a06      	ldr	r2, [sp, #24]
 8004a1a:	2a47      	cmp	r2, #71	@ 0x47
 8004a1c:	d1c2      	bne.n	80049a4 <_printf_float+0xf0>
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1c0      	bne.n	80049a4 <_printf_float+0xf0>
 8004a22:	2301      	movs	r3, #1
 8004a24:	e7bd      	b.n	80049a2 <_printf_float+0xee>
 8004a26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a2a:	d9db      	bls.n	80049e4 <_printf_float+0x130>
 8004a2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a30:	d118      	bne.n	8004a64 <_printf_float+0x1b0>
 8004a32:	2900      	cmp	r1, #0
 8004a34:	6863      	ldr	r3, [r4, #4]
 8004a36:	dd0b      	ble.n	8004a50 <_printf_float+0x19c>
 8004a38:	6121      	str	r1, [r4, #16]
 8004a3a:	b913      	cbnz	r3, 8004a42 <_printf_float+0x18e>
 8004a3c:	6822      	ldr	r2, [r4, #0]
 8004a3e:	07d0      	lsls	r0, r2, #31
 8004a40:	d502      	bpl.n	8004a48 <_printf_float+0x194>
 8004a42:	3301      	adds	r3, #1
 8004a44:	440b      	add	r3, r1
 8004a46:	6123      	str	r3, [r4, #16]
 8004a48:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a4a:	f04f 0900 	mov.w	r9, #0
 8004a4e:	e7db      	b.n	8004a08 <_printf_float+0x154>
 8004a50:	b913      	cbnz	r3, 8004a58 <_printf_float+0x1a4>
 8004a52:	6822      	ldr	r2, [r4, #0]
 8004a54:	07d2      	lsls	r2, r2, #31
 8004a56:	d501      	bpl.n	8004a5c <_printf_float+0x1a8>
 8004a58:	3302      	adds	r3, #2
 8004a5a:	e7f4      	b.n	8004a46 <_printf_float+0x192>
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e7f2      	b.n	8004a46 <_printf_float+0x192>
 8004a60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a66:	4299      	cmp	r1, r3
 8004a68:	db05      	blt.n	8004a76 <_printf_float+0x1c2>
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	6121      	str	r1, [r4, #16]
 8004a6e:	07d8      	lsls	r0, r3, #31
 8004a70:	d5ea      	bpl.n	8004a48 <_printf_float+0x194>
 8004a72:	1c4b      	adds	r3, r1, #1
 8004a74:	e7e7      	b.n	8004a46 <_printf_float+0x192>
 8004a76:	2900      	cmp	r1, #0
 8004a78:	bfd4      	ite	le
 8004a7a:	f1c1 0202 	rsble	r2, r1, #2
 8004a7e:	2201      	movgt	r2, #1
 8004a80:	4413      	add	r3, r2
 8004a82:	e7e0      	b.n	8004a46 <_printf_float+0x192>
 8004a84:	6823      	ldr	r3, [r4, #0]
 8004a86:	055a      	lsls	r2, r3, #21
 8004a88:	d407      	bmi.n	8004a9a <_printf_float+0x1e6>
 8004a8a:	6923      	ldr	r3, [r4, #16]
 8004a8c:	4642      	mov	r2, r8
 8004a8e:	4631      	mov	r1, r6
 8004a90:	4628      	mov	r0, r5
 8004a92:	47b8      	blx	r7
 8004a94:	3001      	adds	r0, #1
 8004a96:	d12b      	bne.n	8004af0 <_printf_float+0x23c>
 8004a98:	e767      	b.n	800496a <_printf_float+0xb6>
 8004a9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a9e:	f240 80dd 	bls.w	8004c5c <_printf_float+0x3a8>
 8004aa2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f7fc f815 	bl	8000ad8 <__aeabi_dcmpeq>
 8004aae:	2800      	cmp	r0, #0
 8004ab0:	d033      	beq.n	8004b1a <_printf_float+0x266>
 8004ab2:	4a37      	ldr	r2, [pc, #220]	@ (8004b90 <_printf_float+0x2dc>)
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	4631      	mov	r1, r6
 8004ab8:	4628      	mov	r0, r5
 8004aba:	47b8      	blx	r7
 8004abc:	3001      	adds	r0, #1
 8004abe:	f43f af54 	beq.w	800496a <_printf_float+0xb6>
 8004ac2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004ac6:	4543      	cmp	r3, r8
 8004ac8:	db02      	blt.n	8004ad0 <_printf_float+0x21c>
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	07d8      	lsls	r0, r3, #31
 8004ace:	d50f      	bpl.n	8004af0 <_printf_float+0x23c>
 8004ad0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ad4:	4631      	mov	r1, r6
 8004ad6:	4628      	mov	r0, r5
 8004ad8:	47b8      	blx	r7
 8004ada:	3001      	adds	r0, #1
 8004adc:	f43f af45 	beq.w	800496a <_printf_float+0xb6>
 8004ae0:	f04f 0900 	mov.w	r9, #0
 8004ae4:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ae8:	f104 0a1a 	add.w	sl, r4, #26
 8004aec:	45c8      	cmp	r8, r9
 8004aee:	dc09      	bgt.n	8004b04 <_printf_float+0x250>
 8004af0:	6823      	ldr	r3, [r4, #0]
 8004af2:	079b      	lsls	r3, r3, #30
 8004af4:	f100 8103 	bmi.w	8004cfe <_printf_float+0x44a>
 8004af8:	68e0      	ldr	r0, [r4, #12]
 8004afa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004afc:	4298      	cmp	r0, r3
 8004afe:	bfb8      	it	lt
 8004b00:	4618      	movlt	r0, r3
 8004b02:	e734      	b.n	800496e <_printf_float+0xba>
 8004b04:	2301      	movs	r3, #1
 8004b06:	4652      	mov	r2, sl
 8004b08:	4631      	mov	r1, r6
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	47b8      	blx	r7
 8004b0e:	3001      	adds	r0, #1
 8004b10:	f43f af2b 	beq.w	800496a <_printf_float+0xb6>
 8004b14:	f109 0901 	add.w	r9, r9, #1
 8004b18:	e7e8      	b.n	8004aec <_printf_float+0x238>
 8004b1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	dc39      	bgt.n	8004b94 <_printf_float+0x2e0>
 8004b20:	4a1b      	ldr	r2, [pc, #108]	@ (8004b90 <_printf_float+0x2dc>)
 8004b22:	2301      	movs	r3, #1
 8004b24:	4631      	mov	r1, r6
 8004b26:	4628      	mov	r0, r5
 8004b28:	47b8      	blx	r7
 8004b2a:	3001      	adds	r0, #1
 8004b2c:	f43f af1d 	beq.w	800496a <_printf_float+0xb6>
 8004b30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004b34:	ea59 0303 	orrs.w	r3, r9, r3
 8004b38:	d102      	bne.n	8004b40 <_printf_float+0x28c>
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	07d9      	lsls	r1, r3, #31
 8004b3e:	d5d7      	bpl.n	8004af0 <_printf_float+0x23c>
 8004b40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b44:	4631      	mov	r1, r6
 8004b46:	4628      	mov	r0, r5
 8004b48:	47b8      	blx	r7
 8004b4a:	3001      	adds	r0, #1
 8004b4c:	f43f af0d 	beq.w	800496a <_printf_float+0xb6>
 8004b50:	f04f 0a00 	mov.w	sl, #0
 8004b54:	f104 0b1a 	add.w	fp, r4, #26
 8004b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b5a:	425b      	negs	r3, r3
 8004b5c:	4553      	cmp	r3, sl
 8004b5e:	dc01      	bgt.n	8004b64 <_printf_float+0x2b0>
 8004b60:	464b      	mov	r3, r9
 8004b62:	e793      	b.n	8004a8c <_printf_float+0x1d8>
 8004b64:	2301      	movs	r3, #1
 8004b66:	465a      	mov	r2, fp
 8004b68:	4631      	mov	r1, r6
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	47b8      	blx	r7
 8004b6e:	3001      	adds	r0, #1
 8004b70:	f43f aefb 	beq.w	800496a <_printf_float+0xb6>
 8004b74:	f10a 0a01 	add.w	sl, sl, #1
 8004b78:	e7ee      	b.n	8004b58 <_printf_float+0x2a4>
 8004b7a:	bf00      	nop
 8004b7c:	7fefffff 	.word	0x7fefffff
 8004b80:	08009980 	.word	0x08009980
 8004b84:	08009984 	.word	0x08009984
 8004b88:	08009988 	.word	0x08009988
 8004b8c:	0800998c 	.word	0x0800998c
 8004b90:	08009990 	.word	0x08009990
 8004b94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b9a:	4553      	cmp	r3, sl
 8004b9c:	bfa8      	it	ge
 8004b9e:	4653      	movge	r3, sl
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	4699      	mov	r9, r3
 8004ba4:	dc36      	bgt.n	8004c14 <_printf_float+0x360>
 8004ba6:	f04f 0b00 	mov.w	fp, #0
 8004baa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bae:	f104 021a 	add.w	r2, r4, #26
 8004bb2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004bb4:	9306      	str	r3, [sp, #24]
 8004bb6:	eba3 0309 	sub.w	r3, r3, r9
 8004bba:	455b      	cmp	r3, fp
 8004bbc:	dc31      	bgt.n	8004c22 <_printf_float+0x36e>
 8004bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bc0:	459a      	cmp	sl, r3
 8004bc2:	dc3a      	bgt.n	8004c3a <_printf_float+0x386>
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	07da      	lsls	r2, r3, #31
 8004bc8:	d437      	bmi.n	8004c3a <_printf_float+0x386>
 8004bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bcc:	ebaa 0903 	sub.w	r9, sl, r3
 8004bd0:	9b06      	ldr	r3, [sp, #24]
 8004bd2:	ebaa 0303 	sub.w	r3, sl, r3
 8004bd6:	4599      	cmp	r9, r3
 8004bd8:	bfa8      	it	ge
 8004bda:	4699      	movge	r9, r3
 8004bdc:	f1b9 0f00 	cmp.w	r9, #0
 8004be0:	dc33      	bgt.n	8004c4a <_printf_float+0x396>
 8004be2:	f04f 0800 	mov.w	r8, #0
 8004be6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bea:	f104 0b1a 	add.w	fp, r4, #26
 8004bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bf0:	ebaa 0303 	sub.w	r3, sl, r3
 8004bf4:	eba3 0309 	sub.w	r3, r3, r9
 8004bf8:	4543      	cmp	r3, r8
 8004bfa:	f77f af79 	ble.w	8004af0 <_printf_float+0x23c>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	465a      	mov	r2, fp
 8004c02:	4631      	mov	r1, r6
 8004c04:	4628      	mov	r0, r5
 8004c06:	47b8      	blx	r7
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f43f aeae 	beq.w	800496a <_printf_float+0xb6>
 8004c0e:	f108 0801 	add.w	r8, r8, #1
 8004c12:	e7ec      	b.n	8004bee <_printf_float+0x33a>
 8004c14:	4642      	mov	r2, r8
 8004c16:	4631      	mov	r1, r6
 8004c18:	4628      	mov	r0, r5
 8004c1a:	47b8      	blx	r7
 8004c1c:	3001      	adds	r0, #1
 8004c1e:	d1c2      	bne.n	8004ba6 <_printf_float+0x2f2>
 8004c20:	e6a3      	b.n	800496a <_printf_float+0xb6>
 8004c22:	2301      	movs	r3, #1
 8004c24:	4631      	mov	r1, r6
 8004c26:	4628      	mov	r0, r5
 8004c28:	9206      	str	r2, [sp, #24]
 8004c2a:	47b8      	blx	r7
 8004c2c:	3001      	adds	r0, #1
 8004c2e:	f43f ae9c 	beq.w	800496a <_printf_float+0xb6>
 8004c32:	9a06      	ldr	r2, [sp, #24]
 8004c34:	f10b 0b01 	add.w	fp, fp, #1
 8004c38:	e7bb      	b.n	8004bb2 <_printf_float+0x2fe>
 8004c3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c3e:	4631      	mov	r1, r6
 8004c40:	4628      	mov	r0, r5
 8004c42:	47b8      	blx	r7
 8004c44:	3001      	adds	r0, #1
 8004c46:	d1c0      	bne.n	8004bca <_printf_float+0x316>
 8004c48:	e68f      	b.n	800496a <_printf_float+0xb6>
 8004c4a:	9a06      	ldr	r2, [sp, #24]
 8004c4c:	464b      	mov	r3, r9
 8004c4e:	4442      	add	r2, r8
 8004c50:	4631      	mov	r1, r6
 8004c52:	4628      	mov	r0, r5
 8004c54:	47b8      	blx	r7
 8004c56:	3001      	adds	r0, #1
 8004c58:	d1c3      	bne.n	8004be2 <_printf_float+0x32e>
 8004c5a:	e686      	b.n	800496a <_printf_float+0xb6>
 8004c5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004c60:	f1ba 0f01 	cmp.w	sl, #1
 8004c64:	dc01      	bgt.n	8004c6a <_printf_float+0x3b6>
 8004c66:	07db      	lsls	r3, r3, #31
 8004c68:	d536      	bpl.n	8004cd8 <_printf_float+0x424>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	f43f ae78 	beq.w	800496a <_printf_float+0xb6>
 8004c7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	f43f ae70 	beq.w	800496a <_printf_float+0xb6>
 8004c8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c8e:	2200      	movs	r2, #0
 8004c90:	2300      	movs	r3, #0
 8004c92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c96:	f7fb ff1f 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c9a:	b9c0      	cbnz	r0, 8004cce <_printf_float+0x41a>
 8004c9c:	4653      	mov	r3, sl
 8004c9e:	f108 0201 	add.w	r2, r8, #1
 8004ca2:	4631      	mov	r1, r6
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	47b8      	blx	r7
 8004ca8:	3001      	adds	r0, #1
 8004caa:	d10c      	bne.n	8004cc6 <_printf_float+0x412>
 8004cac:	e65d      	b.n	800496a <_printf_float+0xb6>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	465a      	mov	r2, fp
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	f43f ae56 	beq.w	800496a <_printf_float+0xb6>
 8004cbe:	f108 0801 	add.w	r8, r8, #1
 8004cc2:	45d0      	cmp	r8, sl
 8004cc4:	dbf3      	blt.n	8004cae <_printf_float+0x3fa>
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ccc:	e6df      	b.n	8004a8e <_printf_float+0x1da>
 8004cce:	f04f 0800 	mov.w	r8, #0
 8004cd2:	f104 0b1a 	add.w	fp, r4, #26
 8004cd6:	e7f4      	b.n	8004cc2 <_printf_float+0x40e>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	4642      	mov	r2, r8
 8004cdc:	e7e1      	b.n	8004ca2 <_printf_float+0x3ee>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	464a      	mov	r2, r9
 8004ce2:	4631      	mov	r1, r6
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	47b8      	blx	r7
 8004ce8:	3001      	adds	r0, #1
 8004cea:	f43f ae3e 	beq.w	800496a <_printf_float+0xb6>
 8004cee:	f108 0801 	add.w	r8, r8, #1
 8004cf2:	68e3      	ldr	r3, [r4, #12]
 8004cf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004cf6:	1a5b      	subs	r3, r3, r1
 8004cf8:	4543      	cmp	r3, r8
 8004cfa:	dcf0      	bgt.n	8004cde <_printf_float+0x42a>
 8004cfc:	e6fc      	b.n	8004af8 <_printf_float+0x244>
 8004cfe:	f04f 0800 	mov.w	r8, #0
 8004d02:	f104 0919 	add.w	r9, r4, #25
 8004d06:	e7f4      	b.n	8004cf2 <_printf_float+0x43e>

08004d08 <_printf_common>:
 8004d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d0c:	4616      	mov	r6, r2
 8004d0e:	4698      	mov	r8, r3
 8004d10:	688a      	ldr	r2, [r1, #8]
 8004d12:	690b      	ldr	r3, [r1, #16]
 8004d14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	bfb8      	it	lt
 8004d1c:	4613      	movlt	r3, r2
 8004d1e:	6033      	str	r3, [r6, #0]
 8004d20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d24:	4607      	mov	r7, r0
 8004d26:	460c      	mov	r4, r1
 8004d28:	b10a      	cbz	r2, 8004d2e <_printf_common+0x26>
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	6033      	str	r3, [r6, #0]
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	0699      	lsls	r1, r3, #26
 8004d32:	bf42      	ittt	mi
 8004d34:	6833      	ldrmi	r3, [r6, #0]
 8004d36:	3302      	addmi	r3, #2
 8004d38:	6033      	strmi	r3, [r6, #0]
 8004d3a:	6825      	ldr	r5, [r4, #0]
 8004d3c:	f015 0506 	ands.w	r5, r5, #6
 8004d40:	d106      	bne.n	8004d50 <_printf_common+0x48>
 8004d42:	f104 0a19 	add.w	sl, r4, #25
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	6832      	ldr	r2, [r6, #0]
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	42ab      	cmp	r3, r5
 8004d4e:	dc26      	bgt.n	8004d9e <_printf_common+0x96>
 8004d50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d54:	6822      	ldr	r2, [r4, #0]
 8004d56:	3b00      	subs	r3, #0
 8004d58:	bf18      	it	ne
 8004d5a:	2301      	movne	r3, #1
 8004d5c:	0692      	lsls	r2, r2, #26
 8004d5e:	d42b      	bmi.n	8004db8 <_printf_common+0xb0>
 8004d60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d64:	4641      	mov	r1, r8
 8004d66:	4638      	mov	r0, r7
 8004d68:	47c8      	blx	r9
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d01e      	beq.n	8004dac <_printf_common+0xa4>
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	6922      	ldr	r2, [r4, #16]
 8004d72:	f003 0306 	and.w	r3, r3, #6
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	bf02      	ittt	eq
 8004d7a:	68e5      	ldreq	r5, [r4, #12]
 8004d7c:	6833      	ldreq	r3, [r6, #0]
 8004d7e:	1aed      	subeq	r5, r5, r3
 8004d80:	68a3      	ldr	r3, [r4, #8]
 8004d82:	bf0c      	ite	eq
 8004d84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d88:	2500      	movne	r5, #0
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	bfc4      	itt	gt
 8004d8e:	1a9b      	subgt	r3, r3, r2
 8004d90:	18ed      	addgt	r5, r5, r3
 8004d92:	2600      	movs	r6, #0
 8004d94:	341a      	adds	r4, #26
 8004d96:	42b5      	cmp	r5, r6
 8004d98:	d11a      	bne.n	8004dd0 <_printf_common+0xc8>
 8004d9a:	2000      	movs	r0, #0
 8004d9c:	e008      	b.n	8004db0 <_printf_common+0xa8>
 8004d9e:	2301      	movs	r3, #1
 8004da0:	4652      	mov	r2, sl
 8004da2:	4641      	mov	r1, r8
 8004da4:	4638      	mov	r0, r7
 8004da6:	47c8      	blx	r9
 8004da8:	3001      	adds	r0, #1
 8004daa:	d103      	bne.n	8004db4 <_printf_common+0xac>
 8004dac:	f04f 30ff 	mov.w	r0, #4294967295
 8004db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db4:	3501      	adds	r5, #1
 8004db6:	e7c6      	b.n	8004d46 <_printf_common+0x3e>
 8004db8:	18e1      	adds	r1, r4, r3
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	2030      	movs	r0, #48	@ 0x30
 8004dbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dc2:	4422      	add	r2, r4
 8004dc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004dc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004dcc:	3302      	adds	r3, #2
 8004dce:	e7c7      	b.n	8004d60 <_printf_common+0x58>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	4622      	mov	r2, r4
 8004dd4:	4641      	mov	r1, r8
 8004dd6:	4638      	mov	r0, r7
 8004dd8:	47c8      	blx	r9
 8004dda:	3001      	adds	r0, #1
 8004ddc:	d0e6      	beq.n	8004dac <_printf_common+0xa4>
 8004dde:	3601      	adds	r6, #1
 8004de0:	e7d9      	b.n	8004d96 <_printf_common+0x8e>
	...

08004de4 <_printf_i>:
 8004de4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004de8:	7e0f      	ldrb	r7, [r1, #24]
 8004dea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004dec:	2f78      	cmp	r7, #120	@ 0x78
 8004dee:	4691      	mov	r9, r2
 8004df0:	4680      	mov	r8, r0
 8004df2:	460c      	mov	r4, r1
 8004df4:	469a      	mov	sl, r3
 8004df6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004dfa:	d807      	bhi.n	8004e0c <_printf_i+0x28>
 8004dfc:	2f62      	cmp	r7, #98	@ 0x62
 8004dfe:	d80a      	bhi.n	8004e16 <_printf_i+0x32>
 8004e00:	2f00      	cmp	r7, #0
 8004e02:	f000 80d2 	beq.w	8004faa <_printf_i+0x1c6>
 8004e06:	2f58      	cmp	r7, #88	@ 0x58
 8004e08:	f000 80b9 	beq.w	8004f7e <_printf_i+0x19a>
 8004e0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e14:	e03a      	b.n	8004e8c <_printf_i+0xa8>
 8004e16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e1a:	2b15      	cmp	r3, #21
 8004e1c:	d8f6      	bhi.n	8004e0c <_printf_i+0x28>
 8004e1e:	a101      	add	r1, pc, #4	@ (adr r1, 8004e24 <_printf_i+0x40>)
 8004e20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e24:	08004e7d 	.word	0x08004e7d
 8004e28:	08004e91 	.word	0x08004e91
 8004e2c:	08004e0d 	.word	0x08004e0d
 8004e30:	08004e0d 	.word	0x08004e0d
 8004e34:	08004e0d 	.word	0x08004e0d
 8004e38:	08004e0d 	.word	0x08004e0d
 8004e3c:	08004e91 	.word	0x08004e91
 8004e40:	08004e0d 	.word	0x08004e0d
 8004e44:	08004e0d 	.word	0x08004e0d
 8004e48:	08004e0d 	.word	0x08004e0d
 8004e4c:	08004e0d 	.word	0x08004e0d
 8004e50:	08004f91 	.word	0x08004f91
 8004e54:	08004ebb 	.word	0x08004ebb
 8004e58:	08004f4b 	.word	0x08004f4b
 8004e5c:	08004e0d 	.word	0x08004e0d
 8004e60:	08004e0d 	.word	0x08004e0d
 8004e64:	08004fb3 	.word	0x08004fb3
 8004e68:	08004e0d 	.word	0x08004e0d
 8004e6c:	08004ebb 	.word	0x08004ebb
 8004e70:	08004e0d 	.word	0x08004e0d
 8004e74:	08004e0d 	.word	0x08004e0d
 8004e78:	08004f53 	.word	0x08004f53
 8004e7c:	6833      	ldr	r3, [r6, #0]
 8004e7e:	1d1a      	adds	r2, r3, #4
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6032      	str	r2, [r6, #0]
 8004e84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e09d      	b.n	8004fcc <_printf_i+0x1e8>
 8004e90:	6833      	ldr	r3, [r6, #0]
 8004e92:	6820      	ldr	r0, [r4, #0]
 8004e94:	1d19      	adds	r1, r3, #4
 8004e96:	6031      	str	r1, [r6, #0]
 8004e98:	0606      	lsls	r6, r0, #24
 8004e9a:	d501      	bpl.n	8004ea0 <_printf_i+0xbc>
 8004e9c:	681d      	ldr	r5, [r3, #0]
 8004e9e:	e003      	b.n	8004ea8 <_printf_i+0xc4>
 8004ea0:	0645      	lsls	r5, r0, #25
 8004ea2:	d5fb      	bpl.n	8004e9c <_printf_i+0xb8>
 8004ea4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ea8:	2d00      	cmp	r5, #0
 8004eaa:	da03      	bge.n	8004eb4 <_printf_i+0xd0>
 8004eac:	232d      	movs	r3, #45	@ 0x2d
 8004eae:	426d      	negs	r5, r5
 8004eb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004eb4:	4859      	ldr	r0, [pc, #356]	@ (800501c <_printf_i+0x238>)
 8004eb6:	230a      	movs	r3, #10
 8004eb8:	e011      	b.n	8004ede <_printf_i+0xfa>
 8004eba:	6821      	ldr	r1, [r4, #0]
 8004ebc:	6833      	ldr	r3, [r6, #0]
 8004ebe:	0608      	lsls	r0, r1, #24
 8004ec0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ec4:	d402      	bmi.n	8004ecc <_printf_i+0xe8>
 8004ec6:	0649      	lsls	r1, r1, #25
 8004ec8:	bf48      	it	mi
 8004eca:	b2ad      	uxthmi	r5, r5
 8004ecc:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ece:	4853      	ldr	r0, [pc, #332]	@ (800501c <_printf_i+0x238>)
 8004ed0:	6033      	str	r3, [r6, #0]
 8004ed2:	bf14      	ite	ne
 8004ed4:	230a      	movne	r3, #10
 8004ed6:	2308      	moveq	r3, #8
 8004ed8:	2100      	movs	r1, #0
 8004eda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ede:	6866      	ldr	r6, [r4, #4]
 8004ee0:	60a6      	str	r6, [r4, #8]
 8004ee2:	2e00      	cmp	r6, #0
 8004ee4:	bfa2      	ittt	ge
 8004ee6:	6821      	ldrge	r1, [r4, #0]
 8004ee8:	f021 0104 	bicge.w	r1, r1, #4
 8004eec:	6021      	strge	r1, [r4, #0]
 8004eee:	b90d      	cbnz	r5, 8004ef4 <_printf_i+0x110>
 8004ef0:	2e00      	cmp	r6, #0
 8004ef2:	d04b      	beq.n	8004f8c <_printf_i+0x1a8>
 8004ef4:	4616      	mov	r6, r2
 8004ef6:	fbb5 f1f3 	udiv	r1, r5, r3
 8004efa:	fb03 5711 	mls	r7, r3, r1, r5
 8004efe:	5dc7      	ldrb	r7, [r0, r7]
 8004f00:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f04:	462f      	mov	r7, r5
 8004f06:	42bb      	cmp	r3, r7
 8004f08:	460d      	mov	r5, r1
 8004f0a:	d9f4      	bls.n	8004ef6 <_printf_i+0x112>
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d10b      	bne.n	8004f28 <_printf_i+0x144>
 8004f10:	6823      	ldr	r3, [r4, #0]
 8004f12:	07df      	lsls	r7, r3, #31
 8004f14:	d508      	bpl.n	8004f28 <_printf_i+0x144>
 8004f16:	6923      	ldr	r3, [r4, #16]
 8004f18:	6861      	ldr	r1, [r4, #4]
 8004f1a:	4299      	cmp	r1, r3
 8004f1c:	bfde      	ittt	le
 8004f1e:	2330      	movle	r3, #48	@ 0x30
 8004f20:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f24:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f28:	1b92      	subs	r2, r2, r6
 8004f2a:	6122      	str	r2, [r4, #16]
 8004f2c:	f8cd a000 	str.w	sl, [sp]
 8004f30:	464b      	mov	r3, r9
 8004f32:	aa03      	add	r2, sp, #12
 8004f34:	4621      	mov	r1, r4
 8004f36:	4640      	mov	r0, r8
 8004f38:	f7ff fee6 	bl	8004d08 <_printf_common>
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	d14a      	bne.n	8004fd6 <_printf_i+0x1f2>
 8004f40:	f04f 30ff 	mov.w	r0, #4294967295
 8004f44:	b004      	add	sp, #16
 8004f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	f043 0320 	orr.w	r3, r3, #32
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	4833      	ldr	r0, [pc, #204]	@ (8005020 <_printf_i+0x23c>)
 8004f54:	2778      	movs	r7, #120	@ 0x78
 8004f56:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	6831      	ldr	r1, [r6, #0]
 8004f5e:	061f      	lsls	r7, r3, #24
 8004f60:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f64:	d402      	bmi.n	8004f6c <_printf_i+0x188>
 8004f66:	065f      	lsls	r7, r3, #25
 8004f68:	bf48      	it	mi
 8004f6a:	b2ad      	uxthmi	r5, r5
 8004f6c:	6031      	str	r1, [r6, #0]
 8004f6e:	07d9      	lsls	r1, r3, #31
 8004f70:	bf44      	itt	mi
 8004f72:	f043 0320 	orrmi.w	r3, r3, #32
 8004f76:	6023      	strmi	r3, [r4, #0]
 8004f78:	b11d      	cbz	r5, 8004f82 <_printf_i+0x19e>
 8004f7a:	2310      	movs	r3, #16
 8004f7c:	e7ac      	b.n	8004ed8 <_printf_i+0xf4>
 8004f7e:	4827      	ldr	r0, [pc, #156]	@ (800501c <_printf_i+0x238>)
 8004f80:	e7e9      	b.n	8004f56 <_printf_i+0x172>
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	f023 0320 	bic.w	r3, r3, #32
 8004f88:	6023      	str	r3, [r4, #0]
 8004f8a:	e7f6      	b.n	8004f7a <_printf_i+0x196>
 8004f8c:	4616      	mov	r6, r2
 8004f8e:	e7bd      	b.n	8004f0c <_printf_i+0x128>
 8004f90:	6833      	ldr	r3, [r6, #0]
 8004f92:	6825      	ldr	r5, [r4, #0]
 8004f94:	6961      	ldr	r1, [r4, #20]
 8004f96:	1d18      	adds	r0, r3, #4
 8004f98:	6030      	str	r0, [r6, #0]
 8004f9a:	062e      	lsls	r6, r5, #24
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	d501      	bpl.n	8004fa4 <_printf_i+0x1c0>
 8004fa0:	6019      	str	r1, [r3, #0]
 8004fa2:	e002      	b.n	8004faa <_printf_i+0x1c6>
 8004fa4:	0668      	lsls	r0, r5, #25
 8004fa6:	d5fb      	bpl.n	8004fa0 <_printf_i+0x1bc>
 8004fa8:	8019      	strh	r1, [r3, #0]
 8004faa:	2300      	movs	r3, #0
 8004fac:	6123      	str	r3, [r4, #16]
 8004fae:	4616      	mov	r6, r2
 8004fb0:	e7bc      	b.n	8004f2c <_printf_i+0x148>
 8004fb2:	6833      	ldr	r3, [r6, #0]
 8004fb4:	1d1a      	adds	r2, r3, #4
 8004fb6:	6032      	str	r2, [r6, #0]
 8004fb8:	681e      	ldr	r6, [r3, #0]
 8004fba:	6862      	ldr	r2, [r4, #4]
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f7fb f90e 	bl	80001e0 <memchr>
 8004fc4:	b108      	cbz	r0, 8004fca <_printf_i+0x1e6>
 8004fc6:	1b80      	subs	r0, r0, r6
 8004fc8:	6060      	str	r0, [r4, #4]
 8004fca:	6863      	ldr	r3, [r4, #4]
 8004fcc:	6123      	str	r3, [r4, #16]
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fd4:	e7aa      	b.n	8004f2c <_printf_i+0x148>
 8004fd6:	6923      	ldr	r3, [r4, #16]
 8004fd8:	4632      	mov	r2, r6
 8004fda:	4649      	mov	r1, r9
 8004fdc:	4640      	mov	r0, r8
 8004fde:	47d0      	blx	sl
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d0ad      	beq.n	8004f40 <_printf_i+0x15c>
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	079b      	lsls	r3, r3, #30
 8004fe8:	d413      	bmi.n	8005012 <_printf_i+0x22e>
 8004fea:	68e0      	ldr	r0, [r4, #12]
 8004fec:	9b03      	ldr	r3, [sp, #12]
 8004fee:	4298      	cmp	r0, r3
 8004ff0:	bfb8      	it	lt
 8004ff2:	4618      	movlt	r0, r3
 8004ff4:	e7a6      	b.n	8004f44 <_printf_i+0x160>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	4632      	mov	r2, r6
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	47d0      	blx	sl
 8005000:	3001      	adds	r0, #1
 8005002:	d09d      	beq.n	8004f40 <_printf_i+0x15c>
 8005004:	3501      	adds	r5, #1
 8005006:	68e3      	ldr	r3, [r4, #12]
 8005008:	9903      	ldr	r1, [sp, #12]
 800500a:	1a5b      	subs	r3, r3, r1
 800500c:	42ab      	cmp	r3, r5
 800500e:	dcf2      	bgt.n	8004ff6 <_printf_i+0x212>
 8005010:	e7eb      	b.n	8004fea <_printf_i+0x206>
 8005012:	2500      	movs	r5, #0
 8005014:	f104 0619 	add.w	r6, r4, #25
 8005018:	e7f5      	b.n	8005006 <_printf_i+0x222>
 800501a:	bf00      	nop
 800501c:	08009992 	.word	0x08009992
 8005020:	080099a3 	.word	0x080099a3

08005024 <_scanf_float>:
 8005024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005028:	b087      	sub	sp, #28
 800502a:	4617      	mov	r7, r2
 800502c:	9303      	str	r3, [sp, #12]
 800502e:	688b      	ldr	r3, [r1, #8]
 8005030:	1e5a      	subs	r2, r3, #1
 8005032:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005036:	bf81      	itttt	hi
 8005038:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800503c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005040:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005044:	608b      	strhi	r3, [r1, #8]
 8005046:	680b      	ldr	r3, [r1, #0]
 8005048:	460a      	mov	r2, r1
 800504a:	f04f 0500 	mov.w	r5, #0
 800504e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005052:	f842 3b1c 	str.w	r3, [r2], #28
 8005056:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800505a:	4680      	mov	r8, r0
 800505c:	460c      	mov	r4, r1
 800505e:	bf98      	it	ls
 8005060:	f04f 0b00 	movls.w	fp, #0
 8005064:	9201      	str	r2, [sp, #4]
 8005066:	4616      	mov	r6, r2
 8005068:	46aa      	mov	sl, r5
 800506a:	46a9      	mov	r9, r5
 800506c:	9502      	str	r5, [sp, #8]
 800506e:	68a2      	ldr	r2, [r4, #8]
 8005070:	b152      	cbz	r2, 8005088 <_scanf_float+0x64>
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	2b4e      	cmp	r3, #78	@ 0x4e
 8005078:	d864      	bhi.n	8005144 <_scanf_float+0x120>
 800507a:	2b40      	cmp	r3, #64	@ 0x40
 800507c:	d83c      	bhi.n	80050f8 <_scanf_float+0xd4>
 800507e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005082:	b2c8      	uxtb	r0, r1
 8005084:	280e      	cmp	r0, #14
 8005086:	d93a      	bls.n	80050fe <_scanf_float+0xda>
 8005088:	f1b9 0f00 	cmp.w	r9, #0
 800508c:	d003      	beq.n	8005096 <_scanf_float+0x72>
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	f10a 3aff 	add.w	sl, sl, #4294967295
 800509a:	f1ba 0f01 	cmp.w	sl, #1
 800509e:	f200 8117 	bhi.w	80052d0 <_scanf_float+0x2ac>
 80050a2:	9b01      	ldr	r3, [sp, #4]
 80050a4:	429e      	cmp	r6, r3
 80050a6:	f200 8108 	bhi.w	80052ba <_scanf_float+0x296>
 80050aa:	2001      	movs	r0, #1
 80050ac:	b007      	add	sp, #28
 80050ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80050b6:	2a0d      	cmp	r2, #13
 80050b8:	d8e6      	bhi.n	8005088 <_scanf_float+0x64>
 80050ba:	a101      	add	r1, pc, #4	@ (adr r1, 80050c0 <_scanf_float+0x9c>)
 80050bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80050c0:	08005207 	.word	0x08005207
 80050c4:	08005089 	.word	0x08005089
 80050c8:	08005089 	.word	0x08005089
 80050cc:	08005089 	.word	0x08005089
 80050d0:	08005267 	.word	0x08005267
 80050d4:	0800523f 	.word	0x0800523f
 80050d8:	08005089 	.word	0x08005089
 80050dc:	08005089 	.word	0x08005089
 80050e0:	08005215 	.word	0x08005215
 80050e4:	08005089 	.word	0x08005089
 80050e8:	08005089 	.word	0x08005089
 80050ec:	08005089 	.word	0x08005089
 80050f0:	08005089 	.word	0x08005089
 80050f4:	080051cd 	.word	0x080051cd
 80050f8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80050fc:	e7db      	b.n	80050b6 <_scanf_float+0x92>
 80050fe:	290e      	cmp	r1, #14
 8005100:	d8c2      	bhi.n	8005088 <_scanf_float+0x64>
 8005102:	a001      	add	r0, pc, #4	@ (adr r0, 8005108 <_scanf_float+0xe4>)
 8005104:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005108:	080051bd 	.word	0x080051bd
 800510c:	08005089 	.word	0x08005089
 8005110:	080051bd 	.word	0x080051bd
 8005114:	08005253 	.word	0x08005253
 8005118:	08005089 	.word	0x08005089
 800511c:	08005165 	.word	0x08005165
 8005120:	080051a3 	.word	0x080051a3
 8005124:	080051a3 	.word	0x080051a3
 8005128:	080051a3 	.word	0x080051a3
 800512c:	080051a3 	.word	0x080051a3
 8005130:	080051a3 	.word	0x080051a3
 8005134:	080051a3 	.word	0x080051a3
 8005138:	080051a3 	.word	0x080051a3
 800513c:	080051a3 	.word	0x080051a3
 8005140:	080051a3 	.word	0x080051a3
 8005144:	2b6e      	cmp	r3, #110	@ 0x6e
 8005146:	d809      	bhi.n	800515c <_scanf_float+0x138>
 8005148:	2b60      	cmp	r3, #96	@ 0x60
 800514a:	d8b2      	bhi.n	80050b2 <_scanf_float+0x8e>
 800514c:	2b54      	cmp	r3, #84	@ 0x54
 800514e:	d07b      	beq.n	8005248 <_scanf_float+0x224>
 8005150:	2b59      	cmp	r3, #89	@ 0x59
 8005152:	d199      	bne.n	8005088 <_scanf_float+0x64>
 8005154:	2d07      	cmp	r5, #7
 8005156:	d197      	bne.n	8005088 <_scanf_float+0x64>
 8005158:	2508      	movs	r5, #8
 800515a:	e02c      	b.n	80051b6 <_scanf_float+0x192>
 800515c:	2b74      	cmp	r3, #116	@ 0x74
 800515e:	d073      	beq.n	8005248 <_scanf_float+0x224>
 8005160:	2b79      	cmp	r3, #121	@ 0x79
 8005162:	e7f6      	b.n	8005152 <_scanf_float+0x12e>
 8005164:	6821      	ldr	r1, [r4, #0]
 8005166:	05c8      	lsls	r0, r1, #23
 8005168:	d51b      	bpl.n	80051a2 <_scanf_float+0x17e>
 800516a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800516e:	6021      	str	r1, [r4, #0]
 8005170:	f109 0901 	add.w	r9, r9, #1
 8005174:	f1bb 0f00 	cmp.w	fp, #0
 8005178:	d003      	beq.n	8005182 <_scanf_float+0x15e>
 800517a:	3201      	adds	r2, #1
 800517c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005180:	60a2      	str	r2, [r4, #8]
 8005182:	68a3      	ldr	r3, [r4, #8]
 8005184:	3b01      	subs	r3, #1
 8005186:	60a3      	str	r3, [r4, #8]
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	3301      	adds	r3, #1
 800518c:	6123      	str	r3, [r4, #16]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	3b01      	subs	r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	607b      	str	r3, [r7, #4]
 8005196:	f340 8087 	ble.w	80052a8 <_scanf_float+0x284>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	3301      	adds	r3, #1
 800519e:	603b      	str	r3, [r7, #0]
 80051a0:	e765      	b.n	800506e <_scanf_float+0x4a>
 80051a2:	eb1a 0105 	adds.w	r1, sl, r5
 80051a6:	f47f af6f 	bne.w	8005088 <_scanf_float+0x64>
 80051aa:	6822      	ldr	r2, [r4, #0]
 80051ac:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80051b0:	6022      	str	r2, [r4, #0]
 80051b2:	460d      	mov	r5, r1
 80051b4:	468a      	mov	sl, r1
 80051b6:	f806 3b01 	strb.w	r3, [r6], #1
 80051ba:	e7e2      	b.n	8005182 <_scanf_float+0x15e>
 80051bc:	6822      	ldr	r2, [r4, #0]
 80051be:	0610      	lsls	r0, r2, #24
 80051c0:	f57f af62 	bpl.w	8005088 <_scanf_float+0x64>
 80051c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051c8:	6022      	str	r2, [r4, #0]
 80051ca:	e7f4      	b.n	80051b6 <_scanf_float+0x192>
 80051cc:	f1ba 0f00 	cmp.w	sl, #0
 80051d0:	d10e      	bne.n	80051f0 <_scanf_float+0x1cc>
 80051d2:	f1b9 0f00 	cmp.w	r9, #0
 80051d6:	d10e      	bne.n	80051f6 <_scanf_float+0x1d2>
 80051d8:	6822      	ldr	r2, [r4, #0]
 80051da:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80051de:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80051e2:	d108      	bne.n	80051f6 <_scanf_float+0x1d2>
 80051e4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80051e8:	6022      	str	r2, [r4, #0]
 80051ea:	f04f 0a01 	mov.w	sl, #1
 80051ee:	e7e2      	b.n	80051b6 <_scanf_float+0x192>
 80051f0:	f1ba 0f02 	cmp.w	sl, #2
 80051f4:	d055      	beq.n	80052a2 <_scanf_float+0x27e>
 80051f6:	2d01      	cmp	r5, #1
 80051f8:	d002      	beq.n	8005200 <_scanf_float+0x1dc>
 80051fa:	2d04      	cmp	r5, #4
 80051fc:	f47f af44 	bne.w	8005088 <_scanf_float+0x64>
 8005200:	3501      	adds	r5, #1
 8005202:	b2ed      	uxtb	r5, r5
 8005204:	e7d7      	b.n	80051b6 <_scanf_float+0x192>
 8005206:	f1ba 0f01 	cmp.w	sl, #1
 800520a:	f47f af3d 	bne.w	8005088 <_scanf_float+0x64>
 800520e:	f04f 0a02 	mov.w	sl, #2
 8005212:	e7d0      	b.n	80051b6 <_scanf_float+0x192>
 8005214:	b97d      	cbnz	r5, 8005236 <_scanf_float+0x212>
 8005216:	f1b9 0f00 	cmp.w	r9, #0
 800521a:	f47f af38 	bne.w	800508e <_scanf_float+0x6a>
 800521e:	6822      	ldr	r2, [r4, #0]
 8005220:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005224:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005228:	f040 8108 	bne.w	800543c <_scanf_float+0x418>
 800522c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005230:	6022      	str	r2, [r4, #0]
 8005232:	2501      	movs	r5, #1
 8005234:	e7bf      	b.n	80051b6 <_scanf_float+0x192>
 8005236:	2d03      	cmp	r5, #3
 8005238:	d0e2      	beq.n	8005200 <_scanf_float+0x1dc>
 800523a:	2d05      	cmp	r5, #5
 800523c:	e7de      	b.n	80051fc <_scanf_float+0x1d8>
 800523e:	2d02      	cmp	r5, #2
 8005240:	f47f af22 	bne.w	8005088 <_scanf_float+0x64>
 8005244:	2503      	movs	r5, #3
 8005246:	e7b6      	b.n	80051b6 <_scanf_float+0x192>
 8005248:	2d06      	cmp	r5, #6
 800524a:	f47f af1d 	bne.w	8005088 <_scanf_float+0x64>
 800524e:	2507      	movs	r5, #7
 8005250:	e7b1      	b.n	80051b6 <_scanf_float+0x192>
 8005252:	6822      	ldr	r2, [r4, #0]
 8005254:	0591      	lsls	r1, r2, #22
 8005256:	f57f af17 	bpl.w	8005088 <_scanf_float+0x64>
 800525a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800525e:	6022      	str	r2, [r4, #0]
 8005260:	f8cd 9008 	str.w	r9, [sp, #8]
 8005264:	e7a7      	b.n	80051b6 <_scanf_float+0x192>
 8005266:	6822      	ldr	r2, [r4, #0]
 8005268:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800526c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005270:	d006      	beq.n	8005280 <_scanf_float+0x25c>
 8005272:	0550      	lsls	r0, r2, #21
 8005274:	f57f af08 	bpl.w	8005088 <_scanf_float+0x64>
 8005278:	f1b9 0f00 	cmp.w	r9, #0
 800527c:	f000 80de 	beq.w	800543c <_scanf_float+0x418>
 8005280:	0591      	lsls	r1, r2, #22
 8005282:	bf58      	it	pl
 8005284:	9902      	ldrpl	r1, [sp, #8]
 8005286:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800528a:	bf58      	it	pl
 800528c:	eba9 0101 	subpl.w	r1, r9, r1
 8005290:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005294:	bf58      	it	pl
 8005296:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800529a:	6022      	str	r2, [r4, #0]
 800529c:	f04f 0900 	mov.w	r9, #0
 80052a0:	e789      	b.n	80051b6 <_scanf_float+0x192>
 80052a2:	f04f 0a03 	mov.w	sl, #3
 80052a6:	e786      	b.n	80051b6 <_scanf_float+0x192>
 80052a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80052ac:	4639      	mov	r1, r7
 80052ae:	4640      	mov	r0, r8
 80052b0:	4798      	blx	r3
 80052b2:	2800      	cmp	r0, #0
 80052b4:	f43f aedb 	beq.w	800506e <_scanf_float+0x4a>
 80052b8:	e6e6      	b.n	8005088 <_scanf_float+0x64>
 80052ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052c2:	463a      	mov	r2, r7
 80052c4:	4640      	mov	r0, r8
 80052c6:	4798      	blx	r3
 80052c8:	6923      	ldr	r3, [r4, #16]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	6123      	str	r3, [r4, #16]
 80052ce:	e6e8      	b.n	80050a2 <_scanf_float+0x7e>
 80052d0:	1e6b      	subs	r3, r5, #1
 80052d2:	2b06      	cmp	r3, #6
 80052d4:	d824      	bhi.n	8005320 <_scanf_float+0x2fc>
 80052d6:	2d02      	cmp	r5, #2
 80052d8:	d836      	bhi.n	8005348 <_scanf_float+0x324>
 80052da:	9b01      	ldr	r3, [sp, #4]
 80052dc:	429e      	cmp	r6, r3
 80052de:	f67f aee4 	bls.w	80050aa <_scanf_float+0x86>
 80052e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052ea:	463a      	mov	r2, r7
 80052ec:	4640      	mov	r0, r8
 80052ee:	4798      	blx	r3
 80052f0:	6923      	ldr	r3, [r4, #16]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	6123      	str	r3, [r4, #16]
 80052f6:	e7f0      	b.n	80052da <_scanf_float+0x2b6>
 80052f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052fc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005300:	463a      	mov	r2, r7
 8005302:	4640      	mov	r0, r8
 8005304:	4798      	blx	r3
 8005306:	6923      	ldr	r3, [r4, #16]
 8005308:	3b01      	subs	r3, #1
 800530a:	6123      	str	r3, [r4, #16]
 800530c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005310:	fa5f fa8a 	uxtb.w	sl, sl
 8005314:	f1ba 0f02 	cmp.w	sl, #2
 8005318:	d1ee      	bne.n	80052f8 <_scanf_float+0x2d4>
 800531a:	3d03      	subs	r5, #3
 800531c:	b2ed      	uxtb	r5, r5
 800531e:	1b76      	subs	r6, r6, r5
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	05da      	lsls	r2, r3, #23
 8005324:	d530      	bpl.n	8005388 <_scanf_float+0x364>
 8005326:	055b      	lsls	r3, r3, #21
 8005328:	d511      	bpl.n	800534e <_scanf_float+0x32a>
 800532a:	9b01      	ldr	r3, [sp, #4]
 800532c:	429e      	cmp	r6, r3
 800532e:	f67f aebc 	bls.w	80050aa <_scanf_float+0x86>
 8005332:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005336:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800533a:	463a      	mov	r2, r7
 800533c:	4640      	mov	r0, r8
 800533e:	4798      	blx	r3
 8005340:	6923      	ldr	r3, [r4, #16]
 8005342:	3b01      	subs	r3, #1
 8005344:	6123      	str	r3, [r4, #16]
 8005346:	e7f0      	b.n	800532a <_scanf_float+0x306>
 8005348:	46aa      	mov	sl, r5
 800534a:	46b3      	mov	fp, r6
 800534c:	e7de      	b.n	800530c <_scanf_float+0x2e8>
 800534e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005352:	6923      	ldr	r3, [r4, #16]
 8005354:	2965      	cmp	r1, #101	@ 0x65
 8005356:	f103 33ff 	add.w	r3, r3, #4294967295
 800535a:	f106 35ff 	add.w	r5, r6, #4294967295
 800535e:	6123      	str	r3, [r4, #16]
 8005360:	d00c      	beq.n	800537c <_scanf_float+0x358>
 8005362:	2945      	cmp	r1, #69	@ 0x45
 8005364:	d00a      	beq.n	800537c <_scanf_float+0x358>
 8005366:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800536a:	463a      	mov	r2, r7
 800536c:	4640      	mov	r0, r8
 800536e:	4798      	blx	r3
 8005370:	6923      	ldr	r3, [r4, #16]
 8005372:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005376:	3b01      	subs	r3, #1
 8005378:	1eb5      	subs	r5, r6, #2
 800537a:	6123      	str	r3, [r4, #16]
 800537c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005380:	463a      	mov	r2, r7
 8005382:	4640      	mov	r0, r8
 8005384:	4798      	blx	r3
 8005386:	462e      	mov	r6, r5
 8005388:	6822      	ldr	r2, [r4, #0]
 800538a:	f012 0210 	ands.w	r2, r2, #16
 800538e:	d001      	beq.n	8005394 <_scanf_float+0x370>
 8005390:	2000      	movs	r0, #0
 8005392:	e68b      	b.n	80050ac <_scanf_float+0x88>
 8005394:	7032      	strb	r2, [r6, #0]
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800539c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053a0:	d11c      	bne.n	80053dc <_scanf_float+0x3b8>
 80053a2:	9b02      	ldr	r3, [sp, #8]
 80053a4:	454b      	cmp	r3, r9
 80053a6:	eba3 0209 	sub.w	r2, r3, r9
 80053aa:	d123      	bne.n	80053f4 <_scanf_float+0x3d0>
 80053ac:	9901      	ldr	r1, [sp, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	4640      	mov	r0, r8
 80053b2:	f002 fdbd 	bl	8007f30 <_strtod_r>
 80053b6:	9b03      	ldr	r3, [sp, #12]
 80053b8:	6821      	ldr	r1, [r4, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f011 0f02 	tst.w	r1, #2
 80053c0:	ec57 6b10 	vmov	r6, r7, d0
 80053c4:	f103 0204 	add.w	r2, r3, #4
 80053c8:	d01f      	beq.n	800540a <_scanf_float+0x3e6>
 80053ca:	9903      	ldr	r1, [sp, #12]
 80053cc:	600a      	str	r2, [r1, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	e9c3 6700 	strd	r6, r7, [r3]
 80053d4:	68e3      	ldr	r3, [r4, #12]
 80053d6:	3301      	adds	r3, #1
 80053d8:	60e3      	str	r3, [r4, #12]
 80053da:	e7d9      	b.n	8005390 <_scanf_float+0x36c>
 80053dc:	9b04      	ldr	r3, [sp, #16]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d0e4      	beq.n	80053ac <_scanf_float+0x388>
 80053e2:	9905      	ldr	r1, [sp, #20]
 80053e4:	230a      	movs	r3, #10
 80053e6:	3101      	adds	r1, #1
 80053e8:	4640      	mov	r0, r8
 80053ea:	f002 fe21 	bl	8008030 <_strtol_r>
 80053ee:	9b04      	ldr	r3, [sp, #16]
 80053f0:	9e05      	ldr	r6, [sp, #20]
 80053f2:	1ac2      	subs	r2, r0, r3
 80053f4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80053f8:	429e      	cmp	r6, r3
 80053fa:	bf28      	it	cs
 80053fc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005400:	4910      	ldr	r1, [pc, #64]	@ (8005444 <_scanf_float+0x420>)
 8005402:	4630      	mov	r0, r6
 8005404:	f000 fa14 	bl	8005830 <siprintf>
 8005408:	e7d0      	b.n	80053ac <_scanf_float+0x388>
 800540a:	f011 0f04 	tst.w	r1, #4
 800540e:	9903      	ldr	r1, [sp, #12]
 8005410:	600a      	str	r2, [r1, #0]
 8005412:	d1dc      	bne.n	80053ce <_scanf_float+0x3aa>
 8005414:	681d      	ldr	r5, [r3, #0]
 8005416:	4632      	mov	r2, r6
 8005418:	463b      	mov	r3, r7
 800541a:	4630      	mov	r0, r6
 800541c:	4639      	mov	r1, r7
 800541e:	f7fb fb8d 	bl	8000b3c <__aeabi_dcmpun>
 8005422:	b128      	cbz	r0, 8005430 <_scanf_float+0x40c>
 8005424:	4808      	ldr	r0, [pc, #32]	@ (8005448 <_scanf_float+0x424>)
 8005426:	f000 fb7b 	bl	8005b20 <nanf>
 800542a:	ed85 0a00 	vstr	s0, [r5]
 800542e:	e7d1      	b.n	80053d4 <_scanf_float+0x3b0>
 8005430:	4630      	mov	r0, r6
 8005432:	4639      	mov	r1, r7
 8005434:	f7fb fbe0 	bl	8000bf8 <__aeabi_d2f>
 8005438:	6028      	str	r0, [r5, #0]
 800543a:	e7cb      	b.n	80053d4 <_scanf_float+0x3b0>
 800543c:	f04f 0900 	mov.w	r9, #0
 8005440:	e629      	b.n	8005096 <_scanf_float+0x72>
 8005442:	bf00      	nop
 8005444:	080099b4 	.word	0x080099b4
 8005448:	08009d4d 	.word	0x08009d4d

0800544c <__sflush_r>:
 800544c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005454:	0716      	lsls	r6, r2, #28
 8005456:	4605      	mov	r5, r0
 8005458:	460c      	mov	r4, r1
 800545a:	d454      	bmi.n	8005506 <__sflush_r+0xba>
 800545c:	684b      	ldr	r3, [r1, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	dc02      	bgt.n	8005468 <__sflush_r+0x1c>
 8005462:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005464:	2b00      	cmp	r3, #0
 8005466:	dd48      	ble.n	80054fa <__sflush_r+0xae>
 8005468:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800546a:	2e00      	cmp	r6, #0
 800546c:	d045      	beq.n	80054fa <__sflush_r+0xae>
 800546e:	2300      	movs	r3, #0
 8005470:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005474:	682f      	ldr	r7, [r5, #0]
 8005476:	6a21      	ldr	r1, [r4, #32]
 8005478:	602b      	str	r3, [r5, #0]
 800547a:	d030      	beq.n	80054de <__sflush_r+0x92>
 800547c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800547e:	89a3      	ldrh	r3, [r4, #12]
 8005480:	0759      	lsls	r1, r3, #29
 8005482:	d505      	bpl.n	8005490 <__sflush_r+0x44>
 8005484:	6863      	ldr	r3, [r4, #4]
 8005486:	1ad2      	subs	r2, r2, r3
 8005488:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800548a:	b10b      	cbz	r3, 8005490 <__sflush_r+0x44>
 800548c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800548e:	1ad2      	subs	r2, r2, r3
 8005490:	2300      	movs	r3, #0
 8005492:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005494:	6a21      	ldr	r1, [r4, #32]
 8005496:	4628      	mov	r0, r5
 8005498:	47b0      	blx	r6
 800549a:	1c43      	adds	r3, r0, #1
 800549c:	89a3      	ldrh	r3, [r4, #12]
 800549e:	d106      	bne.n	80054ae <__sflush_r+0x62>
 80054a0:	6829      	ldr	r1, [r5, #0]
 80054a2:	291d      	cmp	r1, #29
 80054a4:	d82b      	bhi.n	80054fe <__sflush_r+0xb2>
 80054a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005550 <__sflush_r+0x104>)
 80054a8:	410a      	asrs	r2, r1
 80054aa:	07d6      	lsls	r6, r2, #31
 80054ac:	d427      	bmi.n	80054fe <__sflush_r+0xb2>
 80054ae:	2200      	movs	r2, #0
 80054b0:	6062      	str	r2, [r4, #4]
 80054b2:	04d9      	lsls	r1, r3, #19
 80054b4:	6922      	ldr	r2, [r4, #16]
 80054b6:	6022      	str	r2, [r4, #0]
 80054b8:	d504      	bpl.n	80054c4 <__sflush_r+0x78>
 80054ba:	1c42      	adds	r2, r0, #1
 80054bc:	d101      	bne.n	80054c2 <__sflush_r+0x76>
 80054be:	682b      	ldr	r3, [r5, #0]
 80054c0:	b903      	cbnz	r3, 80054c4 <__sflush_r+0x78>
 80054c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80054c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80054c6:	602f      	str	r7, [r5, #0]
 80054c8:	b1b9      	cbz	r1, 80054fa <__sflush_r+0xae>
 80054ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054ce:	4299      	cmp	r1, r3
 80054d0:	d002      	beq.n	80054d8 <__sflush_r+0x8c>
 80054d2:	4628      	mov	r0, r5
 80054d4:	f001 f978 	bl	80067c8 <_free_r>
 80054d8:	2300      	movs	r3, #0
 80054da:	6363      	str	r3, [r4, #52]	@ 0x34
 80054dc:	e00d      	b.n	80054fa <__sflush_r+0xae>
 80054de:	2301      	movs	r3, #1
 80054e0:	4628      	mov	r0, r5
 80054e2:	47b0      	blx	r6
 80054e4:	4602      	mov	r2, r0
 80054e6:	1c50      	adds	r0, r2, #1
 80054e8:	d1c9      	bne.n	800547e <__sflush_r+0x32>
 80054ea:	682b      	ldr	r3, [r5, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0c6      	beq.n	800547e <__sflush_r+0x32>
 80054f0:	2b1d      	cmp	r3, #29
 80054f2:	d001      	beq.n	80054f8 <__sflush_r+0xac>
 80054f4:	2b16      	cmp	r3, #22
 80054f6:	d11e      	bne.n	8005536 <__sflush_r+0xea>
 80054f8:	602f      	str	r7, [r5, #0]
 80054fa:	2000      	movs	r0, #0
 80054fc:	e022      	b.n	8005544 <__sflush_r+0xf8>
 80054fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005502:	b21b      	sxth	r3, r3
 8005504:	e01b      	b.n	800553e <__sflush_r+0xf2>
 8005506:	690f      	ldr	r7, [r1, #16]
 8005508:	2f00      	cmp	r7, #0
 800550a:	d0f6      	beq.n	80054fa <__sflush_r+0xae>
 800550c:	0793      	lsls	r3, r2, #30
 800550e:	680e      	ldr	r6, [r1, #0]
 8005510:	bf08      	it	eq
 8005512:	694b      	ldreq	r3, [r1, #20]
 8005514:	600f      	str	r7, [r1, #0]
 8005516:	bf18      	it	ne
 8005518:	2300      	movne	r3, #0
 800551a:	eba6 0807 	sub.w	r8, r6, r7
 800551e:	608b      	str	r3, [r1, #8]
 8005520:	f1b8 0f00 	cmp.w	r8, #0
 8005524:	dde9      	ble.n	80054fa <__sflush_r+0xae>
 8005526:	6a21      	ldr	r1, [r4, #32]
 8005528:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800552a:	4643      	mov	r3, r8
 800552c:	463a      	mov	r2, r7
 800552e:	4628      	mov	r0, r5
 8005530:	47b0      	blx	r6
 8005532:	2800      	cmp	r0, #0
 8005534:	dc08      	bgt.n	8005548 <__sflush_r+0xfc>
 8005536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800553a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800553e:	81a3      	strh	r3, [r4, #12]
 8005540:	f04f 30ff 	mov.w	r0, #4294967295
 8005544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005548:	4407      	add	r7, r0
 800554a:	eba8 0800 	sub.w	r8, r8, r0
 800554e:	e7e7      	b.n	8005520 <__sflush_r+0xd4>
 8005550:	dfbffffe 	.word	0xdfbffffe

08005554 <_fflush_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	690b      	ldr	r3, [r1, #16]
 8005558:	4605      	mov	r5, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b913      	cbnz	r3, 8005564 <_fflush_r+0x10>
 800555e:	2500      	movs	r5, #0
 8005560:	4628      	mov	r0, r5
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	b118      	cbz	r0, 800556e <_fflush_r+0x1a>
 8005566:	6a03      	ldr	r3, [r0, #32]
 8005568:	b90b      	cbnz	r3, 800556e <_fflush_r+0x1a>
 800556a:	f000 f8bb 	bl	80056e4 <__sinit>
 800556e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d0f3      	beq.n	800555e <_fflush_r+0xa>
 8005576:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005578:	07d0      	lsls	r0, r2, #31
 800557a:	d404      	bmi.n	8005586 <_fflush_r+0x32>
 800557c:	0599      	lsls	r1, r3, #22
 800557e:	d402      	bmi.n	8005586 <_fflush_r+0x32>
 8005580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005582:	f000 faca 	bl	8005b1a <__retarget_lock_acquire_recursive>
 8005586:	4628      	mov	r0, r5
 8005588:	4621      	mov	r1, r4
 800558a:	f7ff ff5f 	bl	800544c <__sflush_r>
 800558e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005590:	07da      	lsls	r2, r3, #31
 8005592:	4605      	mov	r5, r0
 8005594:	d4e4      	bmi.n	8005560 <_fflush_r+0xc>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	059b      	lsls	r3, r3, #22
 800559a:	d4e1      	bmi.n	8005560 <_fflush_r+0xc>
 800559c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800559e:	f000 fabd 	bl	8005b1c <__retarget_lock_release_recursive>
 80055a2:	e7dd      	b.n	8005560 <_fflush_r+0xc>

080055a4 <fflush>:
 80055a4:	4601      	mov	r1, r0
 80055a6:	b920      	cbnz	r0, 80055b2 <fflush+0xe>
 80055a8:	4a04      	ldr	r2, [pc, #16]	@ (80055bc <fflush+0x18>)
 80055aa:	4905      	ldr	r1, [pc, #20]	@ (80055c0 <fflush+0x1c>)
 80055ac:	4805      	ldr	r0, [pc, #20]	@ (80055c4 <fflush+0x20>)
 80055ae:	f000 b8b1 	b.w	8005714 <_fwalk_sglue>
 80055b2:	4b05      	ldr	r3, [pc, #20]	@ (80055c8 <fflush+0x24>)
 80055b4:	6818      	ldr	r0, [r3, #0]
 80055b6:	f7ff bfcd 	b.w	8005554 <_fflush_r>
 80055ba:	bf00      	nop
 80055bc:	2000000c 	.word	0x2000000c
 80055c0:	08005555 	.word	0x08005555
 80055c4:	2000001c 	.word	0x2000001c
 80055c8:	20000018 	.word	0x20000018

080055cc <std>:
 80055cc:	2300      	movs	r3, #0
 80055ce:	b510      	push	{r4, lr}
 80055d0:	4604      	mov	r4, r0
 80055d2:	e9c0 3300 	strd	r3, r3, [r0]
 80055d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055da:	6083      	str	r3, [r0, #8]
 80055dc:	8181      	strh	r1, [r0, #12]
 80055de:	6643      	str	r3, [r0, #100]	@ 0x64
 80055e0:	81c2      	strh	r2, [r0, #14]
 80055e2:	6183      	str	r3, [r0, #24]
 80055e4:	4619      	mov	r1, r3
 80055e6:	2208      	movs	r2, #8
 80055e8:	305c      	adds	r0, #92	@ 0x5c
 80055ea:	f000 fa19 	bl	8005a20 <memset>
 80055ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <std+0x58>)
 80055f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80055f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <std+0x5c>)
 80055f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055f6:	4b0d      	ldr	r3, [pc, #52]	@ (800562c <std+0x60>)
 80055f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005630 <std+0x64>)
 80055fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80055fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005634 <std+0x68>)
 8005600:	6224      	str	r4, [r4, #32]
 8005602:	429c      	cmp	r4, r3
 8005604:	d006      	beq.n	8005614 <std+0x48>
 8005606:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800560a:	4294      	cmp	r4, r2
 800560c:	d002      	beq.n	8005614 <std+0x48>
 800560e:	33d0      	adds	r3, #208	@ 0xd0
 8005610:	429c      	cmp	r4, r3
 8005612:	d105      	bne.n	8005620 <std+0x54>
 8005614:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800561c:	f000 ba7c 	b.w	8005b18 <__retarget_lock_init_recursive>
 8005620:	bd10      	pop	{r4, pc}
 8005622:	bf00      	nop
 8005624:	08005871 	.word	0x08005871
 8005628:	08005893 	.word	0x08005893
 800562c:	080058cb 	.word	0x080058cb
 8005630:	080058ef 	.word	0x080058ef
 8005634:	2000029c 	.word	0x2000029c

08005638 <stdio_exit_handler>:
 8005638:	4a02      	ldr	r2, [pc, #8]	@ (8005644 <stdio_exit_handler+0xc>)
 800563a:	4903      	ldr	r1, [pc, #12]	@ (8005648 <stdio_exit_handler+0x10>)
 800563c:	4803      	ldr	r0, [pc, #12]	@ (800564c <stdio_exit_handler+0x14>)
 800563e:	f000 b869 	b.w	8005714 <_fwalk_sglue>
 8005642:	bf00      	nop
 8005644:	2000000c 	.word	0x2000000c
 8005648:	08005555 	.word	0x08005555
 800564c:	2000001c 	.word	0x2000001c

08005650 <cleanup_stdio>:
 8005650:	6841      	ldr	r1, [r0, #4]
 8005652:	4b0c      	ldr	r3, [pc, #48]	@ (8005684 <cleanup_stdio+0x34>)
 8005654:	4299      	cmp	r1, r3
 8005656:	b510      	push	{r4, lr}
 8005658:	4604      	mov	r4, r0
 800565a:	d001      	beq.n	8005660 <cleanup_stdio+0x10>
 800565c:	f7ff ff7a 	bl	8005554 <_fflush_r>
 8005660:	68a1      	ldr	r1, [r4, #8]
 8005662:	4b09      	ldr	r3, [pc, #36]	@ (8005688 <cleanup_stdio+0x38>)
 8005664:	4299      	cmp	r1, r3
 8005666:	d002      	beq.n	800566e <cleanup_stdio+0x1e>
 8005668:	4620      	mov	r0, r4
 800566a:	f7ff ff73 	bl	8005554 <_fflush_r>
 800566e:	68e1      	ldr	r1, [r4, #12]
 8005670:	4b06      	ldr	r3, [pc, #24]	@ (800568c <cleanup_stdio+0x3c>)
 8005672:	4299      	cmp	r1, r3
 8005674:	d004      	beq.n	8005680 <cleanup_stdio+0x30>
 8005676:	4620      	mov	r0, r4
 8005678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800567c:	f7ff bf6a 	b.w	8005554 <_fflush_r>
 8005680:	bd10      	pop	{r4, pc}
 8005682:	bf00      	nop
 8005684:	2000029c 	.word	0x2000029c
 8005688:	20000304 	.word	0x20000304
 800568c:	2000036c 	.word	0x2000036c

08005690 <global_stdio_init.part.0>:
 8005690:	b510      	push	{r4, lr}
 8005692:	4b0b      	ldr	r3, [pc, #44]	@ (80056c0 <global_stdio_init.part.0+0x30>)
 8005694:	4c0b      	ldr	r4, [pc, #44]	@ (80056c4 <global_stdio_init.part.0+0x34>)
 8005696:	4a0c      	ldr	r2, [pc, #48]	@ (80056c8 <global_stdio_init.part.0+0x38>)
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	4620      	mov	r0, r4
 800569c:	2200      	movs	r2, #0
 800569e:	2104      	movs	r1, #4
 80056a0:	f7ff ff94 	bl	80055cc <std>
 80056a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80056a8:	2201      	movs	r2, #1
 80056aa:	2109      	movs	r1, #9
 80056ac:	f7ff ff8e 	bl	80055cc <std>
 80056b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80056b4:	2202      	movs	r2, #2
 80056b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056ba:	2112      	movs	r1, #18
 80056bc:	f7ff bf86 	b.w	80055cc <std>
 80056c0:	200003d4 	.word	0x200003d4
 80056c4:	2000029c 	.word	0x2000029c
 80056c8:	08005639 	.word	0x08005639

080056cc <__sfp_lock_acquire>:
 80056cc:	4801      	ldr	r0, [pc, #4]	@ (80056d4 <__sfp_lock_acquire+0x8>)
 80056ce:	f000 ba24 	b.w	8005b1a <__retarget_lock_acquire_recursive>
 80056d2:	bf00      	nop
 80056d4:	200003dd 	.word	0x200003dd

080056d8 <__sfp_lock_release>:
 80056d8:	4801      	ldr	r0, [pc, #4]	@ (80056e0 <__sfp_lock_release+0x8>)
 80056da:	f000 ba1f 	b.w	8005b1c <__retarget_lock_release_recursive>
 80056de:	bf00      	nop
 80056e0:	200003dd 	.word	0x200003dd

080056e4 <__sinit>:
 80056e4:	b510      	push	{r4, lr}
 80056e6:	4604      	mov	r4, r0
 80056e8:	f7ff fff0 	bl	80056cc <__sfp_lock_acquire>
 80056ec:	6a23      	ldr	r3, [r4, #32]
 80056ee:	b11b      	cbz	r3, 80056f8 <__sinit+0x14>
 80056f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056f4:	f7ff bff0 	b.w	80056d8 <__sfp_lock_release>
 80056f8:	4b04      	ldr	r3, [pc, #16]	@ (800570c <__sinit+0x28>)
 80056fa:	6223      	str	r3, [r4, #32]
 80056fc:	4b04      	ldr	r3, [pc, #16]	@ (8005710 <__sinit+0x2c>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1f5      	bne.n	80056f0 <__sinit+0xc>
 8005704:	f7ff ffc4 	bl	8005690 <global_stdio_init.part.0>
 8005708:	e7f2      	b.n	80056f0 <__sinit+0xc>
 800570a:	bf00      	nop
 800570c:	08005651 	.word	0x08005651
 8005710:	200003d4 	.word	0x200003d4

08005714 <_fwalk_sglue>:
 8005714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005718:	4607      	mov	r7, r0
 800571a:	4688      	mov	r8, r1
 800571c:	4614      	mov	r4, r2
 800571e:	2600      	movs	r6, #0
 8005720:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005724:	f1b9 0901 	subs.w	r9, r9, #1
 8005728:	d505      	bpl.n	8005736 <_fwalk_sglue+0x22>
 800572a:	6824      	ldr	r4, [r4, #0]
 800572c:	2c00      	cmp	r4, #0
 800572e:	d1f7      	bne.n	8005720 <_fwalk_sglue+0xc>
 8005730:	4630      	mov	r0, r6
 8005732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005736:	89ab      	ldrh	r3, [r5, #12]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d907      	bls.n	800574c <_fwalk_sglue+0x38>
 800573c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005740:	3301      	adds	r3, #1
 8005742:	d003      	beq.n	800574c <_fwalk_sglue+0x38>
 8005744:	4629      	mov	r1, r5
 8005746:	4638      	mov	r0, r7
 8005748:	47c0      	blx	r8
 800574a:	4306      	orrs	r6, r0
 800574c:	3568      	adds	r5, #104	@ 0x68
 800574e:	e7e9      	b.n	8005724 <_fwalk_sglue+0x10>

08005750 <iprintf>:
 8005750:	b40f      	push	{r0, r1, r2, r3}
 8005752:	b507      	push	{r0, r1, r2, lr}
 8005754:	4906      	ldr	r1, [pc, #24]	@ (8005770 <iprintf+0x20>)
 8005756:	ab04      	add	r3, sp, #16
 8005758:	6808      	ldr	r0, [r1, #0]
 800575a:	f853 2b04 	ldr.w	r2, [r3], #4
 800575e:	6881      	ldr	r1, [r0, #8]
 8005760:	9301      	str	r3, [sp, #4]
 8005762:	f002 fde9 	bl	8008338 <_vfiprintf_r>
 8005766:	b003      	add	sp, #12
 8005768:	f85d eb04 	ldr.w	lr, [sp], #4
 800576c:	b004      	add	sp, #16
 800576e:	4770      	bx	lr
 8005770:	20000018 	.word	0x20000018

08005774 <_puts_r>:
 8005774:	6a03      	ldr	r3, [r0, #32]
 8005776:	b570      	push	{r4, r5, r6, lr}
 8005778:	6884      	ldr	r4, [r0, #8]
 800577a:	4605      	mov	r5, r0
 800577c:	460e      	mov	r6, r1
 800577e:	b90b      	cbnz	r3, 8005784 <_puts_r+0x10>
 8005780:	f7ff ffb0 	bl	80056e4 <__sinit>
 8005784:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005786:	07db      	lsls	r3, r3, #31
 8005788:	d405      	bmi.n	8005796 <_puts_r+0x22>
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	0598      	lsls	r0, r3, #22
 800578e:	d402      	bmi.n	8005796 <_puts_r+0x22>
 8005790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005792:	f000 f9c2 	bl	8005b1a <__retarget_lock_acquire_recursive>
 8005796:	89a3      	ldrh	r3, [r4, #12]
 8005798:	0719      	lsls	r1, r3, #28
 800579a:	d502      	bpl.n	80057a2 <_puts_r+0x2e>
 800579c:	6923      	ldr	r3, [r4, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d135      	bne.n	800580e <_puts_r+0x9a>
 80057a2:	4621      	mov	r1, r4
 80057a4:	4628      	mov	r0, r5
 80057a6:	f000 f8e5 	bl	8005974 <__swsetup_r>
 80057aa:	b380      	cbz	r0, 800580e <_puts_r+0x9a>
 80057ac:	f04f 35ff 	mov.w	r5, #4294967295
 80057b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057b2:	07da      	lsls	r2, r3, #31
 80057b4:	d405      	bmi.n	80057c2 <_puts_r+0x4e>
 80057b6:	89a3      	ldrh	r3, [r4, #12]
 80057b8:	059b      	lsls	r3, r3, #22
 80057ba:	d402      	bmi.n	80057c2 <_puts_r+0x4e>
 80057bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057be:	f000 f9ad 	bl	8005b1c <__retarget_lock_release_recursive>
 80057c2:	4628      	mov	r0, r5
 80057c4:	bd70      	pop	{r4, r5, r6, pc}
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	da04      	bge.n	80057d4 <_puts_r+0x60>
 80057ca:	69a2      	ldr	r2, [r4, #24]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	dc17      	bgt.n	8005800 <_puts_r+0x8c>
 80057d0:	290a      	cmp	r1, #10
 80057d2:	d015      	beq.n	8005800 <_puts_r+0x8c>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	1c5a      	adds	r2, r3, #1
 80057d8:	6022      	str	r2, [r4, #0]
 80057da:	7019      	strb	r1, [r3, #0]
 80057dc:	68a3      	ldr	r3, [r4, #8]
 80057de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80057e2:	3b01      	subs	r3, #1
 80057e4:	60a3      	str	r3, [r4, #8]
 80057e6:	2900      	cmp	r1, #0
 80057e8:	d1ed      	bne.n	80057c6 <_puts_r+0x52>
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	da11      	bge.n	8005812 <_puts_r+0x9e>
 80057ee:	4622      	mov	r2, r4
 80057f0:	210a      	movs	r1, #10
 80057f2:	4628      	mov	r0, r5
 80057f4:	f000 f87f 	bl	80058f6 <__swbuf_r>
 80057f8:	3001      	adds	r0, #1
 80057fa:	d0d7      	beq.n	80057ac <_puts_r+0x38>
 80057fc:	250a      	movs	r5, #10
 80057fe:	e7d7      	b.n	80057b0 <_puts_r+0x3c>
 8005800:	4622      	mov	r2, r4
 8005802:	4628      	mov	r0, r5
 8005804:	f000 f877 	bl	80058f6 <__swbuf_r>
 8005808:	3001      	adds	r0, #1
 800580a:	d1e7      	bne.n	80057dc <_puts_r+0x68>
 800580c:	e7ce      	b.n	80057ac <_puts_r+0x38>
 800580e:	3e01      	subs	r6, #1
 8005810:	e7e4      	b.n	80057dc <_puts_r+0x68>
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	1c5a      	adds	r2, r3, #1
 8005816:	6022      	str	r2, [r4, #0]
 8005818:	220a      	movs	r2, #10
 800581a:	701a      	strb	r2, [r3, #0]
 800581c:	e7ee      	b.n	80057fc <_puts_r+0x88>
	...

08005820 <puts>:
 8005820:	4b02      	ldr	r3, [pc, #8]	@ (800582c <puts+0xc>)
 8005822:	4601      	mov	r1, r0
 8005824:	6818      	ldr	r0, [r3, #0]
 8005826:	f7ff bfa5 	b.w	8005774 <_puts_r>
 800582a:	bf00      	nop
 800582c:	20000018 	.word	0x20000018

08005830 <siprintf>:
 8005830:	b40e      	push	{r1, r2, r3}
 8005832:	b500      	push	{lr}
 8005834:	b09c      	sub	sp, #112	@ 0x70
 8005836:	ab1d      	add	r3, sp, #116	@ 0x74
 8005838:	9002      	str	r0, [sp, #8]
 800583a:	9006      	str	r0, [sp, #24]
 800583c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005840:	4809      	ldr	r0, [pc, #36]	@ (8005868 <siprintf+0x38>)
 8005842:	9107      	str	r1, [sp, #28]
 8005844:	9104      	str	r1, [sp, #16]
 8005846:	4909      	ldr	r1, [pc, #36]	@ (800586c <siprintf+0x3c>)
 8005848:	f853 2b04 	ldr.w	r2, [r3], #4
 800584c:	9105      	str	r1, [sp, #20]
 800584e:	6800      	ldr	r0, [r0, #0]
 8005850:	9301      	str	r3, [sp, #4]
 8005852:	a902      	add	r1, sp, #8
 8005854:	f002 fc4a 	bl	80080ec <_svfiprintf_r>
 8005858:	9b02      	ldr	r3, [sp, #8]
 800585a:	2200      	movs	r2, #0
 800585c:	701a      	strb	r2, [r3, #0]
 800585e:	b01c      	add	sp, #112	@ 0x70
 8005860:	f85d eb04 	ldr.w	lr, [sp], #4
 8005864:	b003      	add	sp, #12
 8005866:	4770      	bx	lr
 8005868:	20000018 	.word	0x20000018
 800586c:	ffff0208 	.word	0xffff0208

08005870 <__sread>:
 8005870:	b510      	push	{r4, lr}
 8005872:	460c      	mov	r4, r1
 8005874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005878:	f000 f900 	bl	8005a7c <_read_r>
 800587c:	2800      	cmp	r0, #0
 800587e:	bfab      	itete	ge
 8005880:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005882:	89a3      	ldrhlt	r3, [r4, #12]
 8005884:	181b      	addge	r3, r3, r0
 8005886:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800588a:	bfac      	ite	ge
 800588c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800588e:	81a3      	strhlt	r3, [r4, #12]
 8005890:	bd10      	pop	{r4, pc}

08005892 <__swrite>:
 8005892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005896:	461f      	mov	r7, r3
 8005898:	898b      	ldrh	r3, [r1, #12]
 800589a:	05db      	lsls	r3, r3, #23
 800589c:	4605      	mov	r5, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	4616      	mov	r6, r2
 80058a2:	d505      	bpl.n	80058b0 <__swrite+0x1e>
 80058a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a8:	2302      	movs	r3, #2
 80058aa:	2200      	movs	r2, #0
 80058ac:	f000 f8d4 	bl	8005a58 <_lseek_r>
 80058b0:	89a3      	ldrh	r3, [r4, #12]
 80058b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058ba:	81a3      	strh	r3, [r4, #12]
 80058bc:	4632      	mov	r2, r6
 80058be:	463b      	mov	r3, r7
 80058c0:	4628      	mov	r0, r5
 80058c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058c6:	f000 b8eb 	b.w	8005aa0 <_write_r>

080058ca <__sseek>:
 80058ca:	b510      	push	{r4, lr}
 80058cc:	460c      	mov	r4, r1
 80058ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d2:	f000 f8c1 	bl	8005a58 <_lseek_r>
 80058d6:	1c43      	adds	r3, r0, #1
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	bf15      	itete	ne
 80058dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058e6:	81a3      	strheq	r3, [r4, #12]
 80058e8:	bf18      	it	ne
 80058ea:	81a3      	strhne	r3, [r4, #12]
 80058ec:	bd10      	pop	{r4, pc}

080058ee <__sclose>:
 80058ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f2:	f000 b8a1 	b.w	8005a38 <_close_r>

080058f6 <__swbuf_r>:
 80058f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f8:	460e      	mov	r6, r1
 80058fa:	4614      	mov	r4, r2
 80058fc:	4605      	mov	r5, r0
 80058fe:	b118      	cbz	r0, 8005908 <__swbuf_r+0x12>
 8005900:	6a03      	ldr	r3, [r0, #32]
 8005902:	b90b      	cbnz	r3, 8005908 <__swbuf_r+0x12>
 8005904:	f7ff feee 	bl	80056e4 <__sinit>
 8005908:	69a3      	ldr	r3, [r4, #24]
 800590a:	60a3      	str	r3, [r4, #8]
 800590c:	89a3      	ldrh	r3, [r4, #12]
 800590e:	071a      	lsls	r2, r3, #28
 8005910:	d501      	bpl.n	8005916 <__swbuf_r+0x20>
 8005912:	6923      	ldr	r3, [r4, #16]
 8005914:	b943      	cbnz	r3, 8005928 <__swbuf_r+0x32>
 8005916:	4621      	mov	r1, r4
 8005918:	4628      	mov	r0, r5
 800591a:	f000 f82b 	bl	8005974 <__swsetup_r>
 800591e:	b118      	cbz	r0, 8005928 <__swbuf_r+0x32>
 8005920:	f04f 37ff 	mov.w	r7, #4294967295
 8005924:	4638      	mov	r0, r7
 8005926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005928:	6823      	ldr	r3, [r4, #0]
 800592a:	6922      	ldr	r2, [r4, #16]
 800592c:	1a98      	subs	r0, r3, r2
 800592e:	6963      	ldr	r3, [r4, #20]
 8005930:	b2f6      	uxtb	r6, r6
 8005932:	4283      	cmp	r3, r0
 8005934:	4637      	mov	r7, r6
 8005936:	dc05      	bgt.n	8005944 <__swbuf_r+0x4e>
 8005938:	4621      	mov	r1, r4
 800593a:	4628      	mov	r0, r5
 800593c:	f7ff fe0a 	bl	8005554 <_fflush_r>
 8005940:	2800      	cmp	r0, #0
 8005942:	d1ed      	bne.n	8005920 <__swbuf_r+0x2a>
 8005944:	68a3      	ldr	r3, [r4, #8]
 8005946:	3b01      	subs	r3, #1
 8005948:	60a3      	str	r3, [r4, #8]
 800594a:	6823      	ldr	r3, [r4, #0]
 800594c:	1c5a      	adds	r2, r3, #1
 800594e:	6022      	str	r2, [r4, #0]
 8005950:	701e      	strb	r6, [r3, #0]
 8005952:	6962      	ldr	r2, [r4, #20]
 8005954:	1c43      	adds	r3, r0, #1
 8005956:	429a      	cmp	r2, r3
 8005958:	d004      	beq.n	8005964 <__swbuf_r+0x6e>
 800595a:	89a3      	ldrh	r3, [r4, #12]
 800595c:	07db      	lsls	r3, r3, #31
 800595e:	d5e1      	bpl.n	8005924 <__swbuf_r+0x2e>
 8005960:	2e0a      	cmp	r6, #10
 8005962:	d1df      	bne.n	8005924 <__swbuf_r+0x2e>
 8005964:	4621      	mov	r1, r4
 8005966:	4628      	mov	r0, r5
 8005968:	f7ff fdf4 	bl	8005554 <_fflush_r>
 800596c:	2800      	cmp	r0, #0
 800596e:	d0d9      	beq.n	8005924 <__swbuf_r+0x2e>
 8005970:	e7d6      	b.n	8005920 <__swbuf_r+0x2a>
	...

08005974 <__swsetup_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	4b29      	ldr	r3, [pc, #164]	@ (8005a1c <__swsetup_r+0xa8>)
 8005978:	4605      	mov	r5, r0
 800597a:	6818      	ldr	r0, [r3, #0]
 800597c:	460c      	mov	r4, r1
 800597e:	b118      	cbz	r0, 8005988 <__swsetup_r+0x14>
 8005980:	6a03      	ldr	r3, [r0, #32]
 8005982:	b90b      	cbnz	r3, 8005988 <__swsetup_r+0x14>
 8005984:	f7ff feae 	bl	80056e4 <__sinit>
 8005988:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800598c:	0719      	lsls	r1, r3, #28
 800598e:	d422      	bmi.n	80059d6 <__swsetup_r+0x62>
 8005990:	06da      	lsls	r2, r3, #27
 8005992:	d407      	bmi.n	80059a4 <__swsetup_r+0x30>
 8005994:	2209      	movs	r2, #9
 8005996:	602a      	str	r2, [r5, #0]
 8005998:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800599c:	81a3      	strh	r3, [r4, #12]
 800599e:	f04f 30ff 	mov.w	r0, #4294967295
 80059a2:	e033      	b.n	8005a0c <__swsetup_r+0x98>
 80059a4:	0758      	lsls	r0, r3, #29
 80059a6:	d512      	bpl.n	80059ce <__swsetup_r+0x5a>
 80059a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059aa:	b141      	cbz	r1, 80059be <__swsetup_r+0x4a>
 80059ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80059b0:	4299      	cmp	r1, r3
 80059b2:	d002      	beq.n	80059ba <__swsetup_r+0x46>
 80059b4:	4628      	mov	r0, r5
 80059b6:	f000 ff07 	bl	80067c8 <_free_r>
 80059ba:	2300      	movs	r3, #0
 80059bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80059be:	89a3      	ldrh	r3, [r4, #12]
 80059c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80059c4:	81a3      	strh	r3, [r4, #12]
 80059c6:	2300      	movs	r3, #0
 80059c8:	6063      	str	r3, [r4, #4]
 80059ca:	6923      	ldr	r3, [r4, #16]
 80059cc:	6023      	str	r3, [r4, #0]
 80059ce:	89a3      	ldrh	r3, [r4, #12]
 80059d0:	f043 0308 	orr.w	r3, r3, #8
 80059d4:	81a3      	strh	r3, [r4, #12]
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	b94b      	cbnz	r3, 80059ee <__swsetup_r+0x7a>
 80059da:	89a3      	ldrh	r3, [r4, #12]
 80059dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80059e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059e4:	d003      	beq.n	80059ee <__swsetup_r+0x7a>
 80059e6:	4621      	mov	r1, r4
 80059e8:	4628      	mov	r0, r5
 80059ea:	f002 fde3 	bl	80085b4 <__smakebuf_r>
 80059ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059f2:	f013 0201 	ands.w	r2, r3, #1
 80059f6:	d00a      	beq.n	8005a0e <__swsetup_r+0x9a>
 80059f8:	2200      	movs	r2, #0
 80059fa:	60a2      	str	r2, [r4, #8]
 80059fc:	6962      	ldr	r2, [r4, #20]
 80059fe:	4252      	negs	r2, r2
 8005a00:	61a2      	str	r2, [r4, #24]
 8005a02:	6922      	ldr	r2, [r4, #16]
 8005a04:	b942      	cbnz	r2, 8005a18 <__swsetup_r+0xa4>
 8005a06:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005a0a:	d1c5      	bne.n	8005998 <__swsetup_r+0x24>
 8005a0c:	bd38      	pop	{r3, r4, r5, pc}
 8005a0e:	0799      	lsls	r1, r3, #30
 8005a10:	bf58      	it	pl
 8005a12:	6962      	ldrpl	r2, [r4, #20]
 8005a14:	60a2      	str	r2, [r4, #8]
 8005a16:	e7f4      	b.n	8005a02 <__swsetup_r+0x8e>
 8005a18:	2000      	movs	r0, #0
 8005a1a:	e7f7      	b.n	8005a0c <__swsetup_r+0x98>
 8005a1c:	20000018 	.word	0x20000018

08005a20 <memset>:
 8005a20:	4402      	add	r2, r0
 8005a22:	4603      	mov	r3, r0
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d100      	bne.n	8005a2a <memset+0xa>
 8005a28:	4770      	bx	lr
 8005a2a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a2e:	e7f9      	b.n	8005a24 <memset+0x4>

08005a30 <_localeconv_r>:
 8005a30:	4800      	ldr	r0, [pc, #0]	@ (8005a34 <_localeconv_r+0x4>)
 8005a32:	4770      	bx	lr
 8005a34:	20000158 	.word	0x20000158

08005a38 <_close_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	4d06      	ldr	r5, [pc, #24]	@ (8005a54 <_close_r+0x1c>)
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	4604      	mov	r4, r0
 8005a40:	4608      	mov	r0, r1
 8005a42:	602b      	str	r3, [r5, #0]
 8005a44:	f7fc fdc6 	bl	80025d4 <_close>
 8005a48:	1c43      	adds	r3, r0, #1
 8005a4a:	d102      	bne.n	8005a52 <_close_r+0x1a>
 8005a4c:	682b      	ldr	r3, [r5, #0]
 8005a4e:	b103      	cbz	r3, 8005a52 <_close_r+0x1a>
 8005a50:	6023      	str	r3, [r4, #0]
 8005a52:	bd38      	pop	{r3, r4, r5, pc}
 8005a54:	200003d8 	.word	0x200003d8

08005a58 <_lseek_r>:
 8005a58:	b538      	push	{r3, r4, r5, lr}
 8005a5a:	4d07      	ldr	r5, [pc, #28]	@ (8005a78 <_lseek_r+0x20>)
 8005a5c:	4604      	mov	r4, r0
 8005a5e:	4608      	mov	r0, r1
 8005a60:	4611      	mov	r1, r2
 8005a62:	2200      	movs	r2, #0
 8005a64:	602a      	str	r2, [r5, #0]
 8005a66:	461a      	mov	r2, r3
 8005a68:	f7fc fddb 	bl	8002622 <_lseek>
 8005a6c:	1c43      	adds	r3, r0, #1
 8005a6e:	d102      	bne.n	8005a76 <_lseek_r+0x1e>
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	b103      	cbz	r3, 8005a76 <_lseek_r+0x1e>
 8005a74:	6023      	str	r3, [r4, #0]
 8005a76:	bd38      	pop	{r3, r4, r5, pc}
 8005a78:	200003d8 	.word	0x200003d8

08005a7c <_read_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	4d07      	ldr	r5, [pc, #28]	@ (8005a9c <_read_r+0x20>)
 8005a80:	4604      	mov	r4, r0
 8005a82:	4608      	mov	r0, r1
 8005a84:	4611      	mov	r1, r2
 8005a86:	2200      	movs	r2, #0
 8005a88:	602a      	str	r2, [r5, #0]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	f7fc fd85 	bl	800259a <_read>
 8005a90:	1c43      	adds	r3, r0, #1
 8005a92:	d102      	bne.n	8005a9a <_read_r+0x1e>
 8005a94:	682b      	ldr	r3, [r5, #0]
 8005a96:	b103      	cbz	r3, 8005a9a <_read_r+0x1e>
 8005a98:	6023      	str	r3, [r4, #0]
 8005a9a:	bd38      	pop	{r3, r4, r5, pc}
 8005a9c:	200003d8 	.word	0x200003d8

08005aa0 <_write_r>:
 8005aa0:	b538      	push	{r3, r4, r5, lr}
 8005aa2:	4d07      	ldr	r5, [pc, #28]	@ (8005ac0 <_write_r+0x20>)
 8005aa4:	4604      	mov	r4, r0
 8005aa6:	4608      	mov	r0, r1
 8005aa8:	4611      	mov	r1, r2
 8005aaa:	2200      	movs	r2, #0
 8005aac:	602a      	str	r2, [r5, #0]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f7fc fa72 	bl	8001f98 <_write>
 8005ab4:	1c43      	adds	r3, r0, #1
 8005ab6:	d102      	bne.n	8005abe <_write_r+0x1e>
 8005ab8:	682b      	ldr	r3, [r5, #0]
 8005aba:	b103      	cbz	r3, 8005abe <_write_r+0x1e>
 8005abc:	6023      	str	r3, [r4, #0]
 8005abe:	bd38      	pop	{r3, r4, r5, pc}
 8005ac0:	200003d8 	.word	0x200003d8

08005ac4 <__errno>:
 8005ac4:	4b01      	ldr	r3, [pc, #4]	@ (8005acc <__errno+0x8>)
 8005ac6:	6818      	ldr	r0, [r3, #0]
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000018 	.word	0x20000018

08005ad0 <__libc_init_array>:
 8005ad0:	b570      	push	{r4, r5, r6, lr}
 8005ad2:	4d0d      	ldr	r5, [pc, #52]	@ (8005b08 <__libc_init_array+0x38>)
 8005ad4:	4c0d      	ldr	r4, [pc, #52]	@ (8005b0c <__libc_init_array+0x3c>)
 8005ad6:	1b64      	subs	r4, r4, r5
 8005ad8:	10a4      	asrs	r4, r4, #2
 8005ada:	2600      	movs	r6, #0
 8005adc:	42a6      	cmp	r6, r4
 8005ade:	d109      	bne.n	8005af4 <__libc_init_array+0x24>
 8005ae0:	4d0b      	ldr	r5, [pc, #44]	@ (8005b10 <__libc_init_array+0x40>)
 8005ae2:	4c0c      	ldr	r4, [pc, #48]	@ (8005b14 <__libc_init_array+0x44>)
 8005ae4:	f003 fd7a 	bl	80095dc <_init>
 8005ae8:	1b64      	subs	r4, r4, r5
 8005aea:	10a4      	asrs	r4, r4, #2
 8005aec:	2600      	movs	r6, #0
 8005aee:	42a6      	cmp	r6, r4
 8005af0:	d105      	bne.n	8005afe <__libc_init_array+0x2e>
 8005af2:	bd70      	pop	{r4, r5, r6, pc}
 8005af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005af8:	4798      	blx	r3
 8005afa:	3601      	adds	r6, #1
 8005afc:	e7ee      	b.n	8005adc <__libc_init_array+0xc>
 8005afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b02:	4798      	blx	r3
 8005b04:	3601      	adds	r6, #1
 8005b06:	e7f2      	b.n	8005aee <__libc_init_array+0x1e>
 8005b08:	08009db8 	.word	0x08009db8
 8005b0c:	08009db8 	.word	0x08009db8
 8005b10:	08009db8 	.word	0x08009db8
 8005b14:	08009dbc 	.word	0x08009dbc

08005b18 <__retarget_lock_init_recursive>:
 8005b18:	4770      	bx	lr

08005b1a <__retarget_lock_acquire_recursive>:
 8005b1a:	4770      	bx	lr

08005b1c <__retarget_lock_release_recursive>:
 8005b1c:	4770      	bx	lr
	...

08005b20 <nanf>:
 8005b20:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005b28 <nanf+0x8>
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	7fc00000 	.word	0x7fc00000

08005b2c <quorem>:
 8005b2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b30:	6903      	ldr	r3, [r0, #16]
 8005b32:	690c      	ldr	r4, [r1, #16]
 8005b34:	42a3      	cmp	r3, r4
 8005b36:	4607      	mov	r7, r0
 8005b38:	db7e      	blt.n	8005c38 <quorem+0x10c>
 8005b3a:	3c01      	subs	r4, #1
 8005b3c:	f101 0814 	add.w	r8, r1, #20
 8005b40:	00a3      	lsls	r3, r4, #2
 8005b42:	f100 0514 	add.w	r5, r0, #20
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b4c:	9301      	str	r3, [sp, #4]
 8005b4e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b56:	3301      	adds	r3, #1
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b62:	d32e      	bcc.n	8005bc2 <quorem+0x96>
 8005b64:	f04f 0a00 	mov.w	sl, #0
 8005b68:	46c4      	mov	ip, r8
 8005b6a:	46ae      	mov	lr, r5
 8005b6c:	46d3      	mov	fp, sl
 8005b6e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005b72:	b298      	uxth	r0, r3
 8005b74:	fb06 a000 	mla	r0, r6, r0, sl
 8005b78:	0c02      	lsrs	r2, r0, #16
 8005b7a:	0c1b      	lsrs	r3, r3, #16
 8005b7c:	fb06 2303 	mla	r3, r6, r3, r2
 8005b80:	f8de 2000 	ldr.w	r2, [lr]
 8005b84:	b280      	uxth	r0, r0
 8005b86:	b292      	uxth	r2, r2
 8005b88:	1a12      	subs	r2, r2, r0
 8005b8a:	445a      	add	r2, fp
 8005b8c:	f8de 0000 	ldr.w	r0, [lr]
 8005b90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005b9a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ba4:	45e1      	cmp	r9, ip
 8005ba6:	f84e 2b04 	str.w	r2, [lr], #4
 8005baa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005bae:	d2de      	bcs.n	8005b6e <quorem+0x42>
 8005bb0:	9b00      	ldr	r3, [sp, #0]
 8005bb2:	58eb      	ldr	r3, [r5, r3]
 8005bb4:	b92b      	cbnz	r3, 8005bc2 <quorem+0x96>
 8005bb6:	9b01      	ldr	r3, [sp, #4]
 8005bb8:	3b04      	subs	r3, #4
 8005bba:	429d      	cmp	r5, r3
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	d32f      	bcc.n	8005c20 <quorem+0xf4>
 8005bc0:	613c      	str	r4, [r7, #16]
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	f001 f9c4 	bl	8006f50 <__mcmp>
 8005bc8:	2800      	cmp	r0, #0
 8005bca:	db25      	blt.n	8005c18 <quorem+0xec>
 8005bcc:	4629      	mov	r1, r5
 8005bce:	2000      	movs	r0, #0
 8005bd0:	f858 2b04 	ldr.w	r2, [r8], #4
 8005bd4:	f8d1 c000 	ldr.w	ip, [r1]
 8005bd8:	fa1f fe82 	uxth.w	lr, r2
 8005bdc:	fa1f f38c 	uxth.w	r3, ip
 8005be0:	eba3 030e 	sub.w	r3, r3, lr
 8005be4:	4403      	add	r3, r0
 8005be6:	0c12      	lsrs	r2, r2, #16
 8005be8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005bec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bf6:	45c1      	cmp	r9, r8
 8005bf8:	f841 3b04 	str.w	r3, [r1], #4
 8005bfc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c00:	d2e6      	bcs.n	8005bd0 <quorem+0xa4>
 8005c02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c0a:	b922      	cbnz	r2, 8005c16 <quorem+0xea>
 8005c0c:	3b04      	subs	r3, #4
 8005c0e:	429d      	cmp	r5, r3
 8005c10:	461a      	mov	r2, r3
 8005c12:	d30b      	bcc.n	8005c2c <quorem+0x100>
 8005c14:	613c      	str	r4, [r7, #16]
 8005c16:	3601      	adds	r6, #1
 8005c18:	4630      	mov	r0, r6
 8005c1a:	b003      	add	sp, #12
 8005c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c20:	6812      	ldr	r2, [r2, #0]
 8005c22:	3b04      	subs	r3, #4
 8005c24:	2a00      	cmp	r2, #0
 8005c26:	d1cb      	bne.n	8005bc0 <quorem+0x94>
 8005c28:	3c01      	subs	r4, #1
 8005c2a:	e7c6      	b.n	8005bba <quorem+0x8e>
 8005c2c:	6812      	ldr	r2, [r2, #0]
 8005c2e:	3b04      	subs	r3, #4
 8005c30:	2a00      	cmp	r2, #0
 8005c32:	d1ef      	bne.n	8005c14 <quorem+0xe8>
 8005c34:	3c01      	subs	r4, #1
 8005c36:	e7ea      	b.n	8005c0e <quorem+0xe2>
 8005c38:	2000      	movs	r0, #0
 8005c3a:	e7ee      	b.n	8005c1a <quorem+0xee>
 8005c3c:	0000      	movs	r0, r0
	...

08005c40 <_dtoa_r>:
 8005c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c44:	69c7      	ldr	r7, [r0, #28]
 8005c46:	b099      	sub	sp, #100	@ 0x64
 8005c48:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005c4c:	ec55 4b10 	vmov	r4, r5, d0
 8005c50:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005c52:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c54:	4683      	mov	fp, r0
 8005c56:	920e      	str	r2, [sp, #56]	@ 0x38
 8005c58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005c5a:	b97f      	cbnz	r7, 8005c7c <_dtoa_r+0x3c>
 8005c5c:	2010      	movs	r0, #16
 8005c5e:	f000 fdfd 	bl	800685c <malloc>
 8005c62:	4602      	mov	r2, r0
 8005c64:	f8cb 001c 	str.w	r0, [fp, #28]
 8005c68:	b920      	cbnz	r0, 8005c74 <_dtoa_r+0x34>
 8005c6a:	4ba7      	ldr	r3, [pc, #668]	@ (8005f08 <_dtoa_r+0x2c8>)
 8005c6c:	21ef      	movs	r1, #239	@ 0xef
 8005c6e:	48a7      	ldr	r0, [pc, #668]	@ (8005f0c <_dtoa_r+0x2cc>)
 8005c70:	f002 fd52 	bl	8008718 <__assert_func>
 8005c74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005c78:	6007      	str	r7, [r0, #0]
 8005c7a:	60c7      	str	r7, [r0, #12]
 8005c7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005c80:	6819      	ldr	r1, [r3, #0]
 8005c82:	b159      	cbz	r1, 8005c9c <_dtoa_r+0x5c>
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	604a      	str	r2, [r1, #4]
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4093      	lsls	r3, r2
 8005c8c:	608b      	str	r3, [r1, #8]
 8005c8e:	4658      	mov	r0, fp
 8005c90:	f000 feda 	bl	8006a48 <_Bfree>
 8005c94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	601a      	str	r2, [r3, #0]
 8005c9c:	1e2b      	subs	r3, r5, #0
 8005c9e:	bfb9      	ittee	lt
 8005ca0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ca4:	9303      	strlt	r3, [sp, #12]
 8005ca6:	2300      	movge	r3, #0
 8005ca8:	6033      	strge	r3, [r6, #0]
 8005caa:	9f03      	ldr	r7, [sp, #12]
 8005cac:	4b98      	ldr	r3, [pc, #608]	@ (8005f10 <_dtoa_r+0x2d0>)
 8005cae:	bfbc      	itt	lt
 8005cb0:	2201      	movlt	r2, #1
 8005cb2:	6032      	strlt	r2, [r6, #0]
 8005cb4:	43bb      	bics	r3, r7
 8005cb6:	d112      	bne.n	8005cde <_dtoa_r+0x9e>
 8005cb8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005cba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005cbe:	6013      	str	r3, [r2, #0]
 8005cc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005cc4:	4323      	orrs	r3, r4
 8005cc6:	f000 854d 	beq.w	8006764 <_dtoa_r+0xb24>
 8005cca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ccc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005f24 <_dtoa_r+0x2e4>
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 854f 	beq.w	8006774 <_dtoa_r+0xb34>
 8005cd6:	f10a 0303 	add.w	r3, sl, #3
 8005cda:	f000 bd49 	b.w	8006770 <_dtoa_r+0xb30>
 8005cde:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	ec51 0b17 	vmov	r0, r1, d7
 8005ce8:	2300      	movs	r3, #0
 8005cea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005cee:	f7fa fef3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cf2:	4680      	mov	r8, r0
 8005cf4:	b158      	cbz	r0, 8005d0e <_dtoa_r+0xce>
 8005cf6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	6013      	str	r3, [r2, #0]
 8005cfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005cfe:	b113      	cbz	r3, 8005d06 <_dtoa_r+0xc6>
 8005d00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005d02:	4b84      	ldr	r3, [pc, #528]	@ (8005f14 <_dtoa_r+0x2d4>)
 8005d04:	6013      	str	r3, [r2, #0]
 8005d06:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005f28 <_dtoa_r+0x2e8>
 8005d0a:	f000 bd33 	b.w	8006774 <_dtoa_r+0xb34>
 8005d0e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005d12:	aa16      	add	r2, sp, #88	@ 0x58
 8005d14:	a917      	add	r1, sp, #92	@ 0x5c
 8005d16:	4658      	mov	r0, fp
 8005d18:	f001 fa3a 	bl	8007190 <__d2b>
 8005d1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005d20:	4681      	mov	r9, r0
 8005d22:	2e00      	cmp	r6, #0
 8005d24:	d077      	beq.n	8005e16 <_dtoa_r+0x1d6>
 8005d26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d28:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005d2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005d38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005d3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005d40:	4619      	mov	r1, r3
 8005d42:	2200      	movs	r2, #0
 8005d44:	4b74      	ldr	r3, [pc, #464]	@ (8005f18 <_dtoa_r+0x2d8>)
 8005d46:	f7fa faa7 	bl	8000298 <__aeabi_dsub>
 8005d4a:	a369      	add	r3, pc, #420	@ (adr r3, 8005ef0 <_dtoa_r+0x2b0>)
 8005d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d50:	f7fa fc5a 	bl	8000608 <__aeabi_dmul>
 8005d54:	a368      	add	r3, pc, #416	@ (adr r3, 8005ef8 <_dtoa_r+0x2b8>)
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	f7fa fa9f 	bl	800029c <__adddf3>
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4630      	mov	r0, r6
 8005d62:	460d      	mov	r5, r1
 8005d64:	f7fa fbe6 	bl	8000534 <__aeabi_i2d>
 8005d68:	a365      	add	r3, pc, #404	@ (adr r3, 8005f00 <_dtoa_r+0x2c0>)
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f7fa fc4b 	bl	8000608 <__aeabi_dmul>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4620      	mov	r0, r4
 8005d78:	4629      	mov	r1, r5
 8005d7a:	f7fa fa8f 	bl	800029c <__adddf3>
 8005d7e:	4604      	mov	r4, r0
 8005d80:	460d      	mov	r5, r1
 8005d82:	f7fa fef1 	bl	8000b68 <__aeabi_d2iz>
 8005d86:	2200      	movs	r2, #0
 8005d88:	4607      	mov	r7, r0
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	4629      	mov	r1, r5
 8005d90:	f7fa feac 	bl	8000aec <__aeabi_dcmplt>
 8005d94:	b140      	cbz	r0, 8005da8 <_dtoa_r+0x168>
 8005d96:	4638      	mov	r0, r7
 8005d98:	f7fa fbcc 	bl	8000534 <__aeabi_i2d>
 8005d9c:	4622      	mov	r2, r4
 8005d9e:	462b      	mov	r3, r5
 8005da0:	f7fa fe9a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005da4:	b900      	cbnz	r0, 8005da8 <_dtoa_r+0x168>
 8005da6:	3f01      	subs	r7, #1
 8005da8:	2f16      	cmp	r7, #22
 8005daa:	d851      	bhi.n	8005e50 <_dtoa_r+0x210>
 8005dac:	4b5b      	ldr	r3, [pc, #364]	@ (8005f1c <_dtoa_r+0x2dc>)
 8005dae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dba:	f7fa fe97 	bl	8000aec <__aeabi_dcmplt>
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	d048      	beq.n	8005e54 <_dtoa_r+0x214>
 8005dc2:	3f01      	subs	r7, #1
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	9312      	str	r3, [sp, #72]	@ 0x48
 8005dc8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005dca:	1b9b      	subs	r3, r3, r6
 8005dcc:	1e5a      	subs	r2, r3, #1
 8005dce:	bf44      	itt	mi
 8005dd0:	f1c3 0801 	rsbmi	r8, r3, #1
 8005dd4:	2300      	movmi	r3, #0
 8005dd6:	9208      	str	r2, [sp, #32]
 8005dd8:	bf54      	ite	pl
 8005dda:	f04f 0800 	movpl.w	r8, #0
 8005dde:	9308      	strmi	r3, [sp, #32]
 8005de0:	2f00      	cmp	r7, #0
 8005de2:	db39      	blt.n	8005e58 <_dtoa_r+0x218>
 8005de4:	9b08      	ldr	r3, [sp, #32]
 8005de6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005de8:	443b      	add	r3, r7
 8005dea:	9308      	str	r3, [sp, #32]
 8005dec:	2300      	movs	r3, #0
 8005dee:	930a      	str	r3, [sp, #40]	@ 0x28
 8005df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df2:	2b09      	cmp	r3, #9
 8005df4:	d864      	bhi.n	8005ec0 <_dtoa_r+0x280>
 8005df6:	2b05      	cmp	r3, #5
 8005df8:	bfc4      	itt	gt
 8005dfa:	3b04      	subgt	r3, #4
 8005dfc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e00:	f1a3 0302 	sub.w	r3, r3, #2
 8005e04:	bfcc      	ite	gt
 8005e06:	2400      	movgt	r4, #0
 8005e08:	2401      	movle	r4, #1
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d863      	bhi.n	8005ed6 <_dtoa_r+0x296>
 8005e0e:	e8df f003 	tbb	[pc, r3]
 8005e12:	372a      	.short	0x372a
 8005e14:	5535      	.short	0x5535
 8005e16:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005e1a:	441e      	add	r6, r3
 8005e1c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005e20:	2b20      	cmp	r3, #32
 8005e22:	bfc1      	itttt	gt
 8005e24:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005e28:	409f      	lslgt	r7, r3
 8005e2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005e2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005e32:	bfd6      	itet	le
 8005e34:	f1c3 0320 	rsble	r3, r3, #32
 8005e38:	ea47 0003 	orrgt.w	r0, r7, r3
 8005e3c:	fa04 f003 	lslle.w	r0, r4, r3
 8005e40:	f7fa fb68 	bl	8000514 <__aeabi_ui2d>
 8005e44:	2201      	movs	r2, #1
 8005e46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005e4a:	3e01      	subs	r6, #1
 8005e4c:	9214      	str	r2, [sp, #80]	@ 0x50
 8005e4e:	e777      	b.n	8005d40 <_dtoa_r+0x100>
 8005e50:	2301      	movs	r3, #1
 8005e52:	e7b8      	b.n	8005dc6 <_dtoa_r+0x186>
 8005e54:	9012      	str	r0, [sp, #72]	@ 0x48
 8005e56:	e7b7      	b.n	8005dc8 <_dtoa_r+0x188>
 8005e58:	427b      	negs	r3, r7
 8005e5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	eba8 0807 	sub.w	r8, r8, r7
 8005e62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005e64:	e7c4      	b.n	8005df0 <_dtoa_r+0x1b0>
 8005e66:	2300      	movs	r3, #0
 8005e68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	dc35      	bgt.n	8005edc <_dtoa_r+0x29c>
 8005e70:	2301      	movs	r3, #1
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	9307      	str	r3, [sp, #28]
 8005e76:	461a      	mov	r2, r3
 8005e78:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e7a:	e00b      	b.n	8005e94 <_dtoa_r+0x254>
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e7f3      	b.n	8005e68 <_dtoa_r+0x228>
 8005e80:	2300      	movs	r3, #0
 8005e82:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e86:	18fb      	adds	r3, r7, r3
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	9307      	str	r3, [sp, #28]
 8005e90:	bfb8      	it	lt
 8005e92:	2301      	movlt	r3, #1
 8005e94:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005e98:	2100      	movs	r1, #0
 8005e9a:	2204      	movs	r2, #4
 8005e9c:	f102 0514 	add.w	r5, r2, #20
 8005ea0:	429d      	cmp	r5, r3
 8005ea2:	d91f      	bls.n	8005ee4 <_dtoa_r+0x2a4>
 8005ea4:	6041      	str	r1, [r0, #4]
 8005ea6:	4658      	mov	r0, fp
 8005ea8:	f000 fd8e 	bl	80069c8 <_Balloc>
 8005eac:	4682      	mov	sl, r0
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	d13c      	bne.n	8005f2c <_dtoa_r+0x2ec>
 8005eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f20 <_dtoa_r+0x2e0>)
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	f240 11af 	movw	r1, #431	@ 0x1af
 8005eba:	e6d8      	b.n	8005c6e <_dtoa_r+0x2e>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e7e0      	b.n	8005e82 <_dtoa_r+0x242>
 8005ec0:	2401      	movs	r4, #1
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ec6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	9307      	str	r3, [sp, #28]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2312      	movs	r3, #18
 8005ed4:	e7d0      	b.n	8005e78 <_dtoa_r+0x238>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005eda:	e7f5      	b.n	8005ec8 <_dtoa_r+0x288>
 8005edc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	9307      	str	r3, [sp, #28]
 8005ee2:	e7d7      	b.n	8005e94 <_dtoa_r+0x254>
 8005ee4:	3101      	adds	r1, #1
 8005ee6:	0052      	lsls	r2, r2, #1
 8005ee8:	e7d8      	b.n	8005e9c <_dtoa_r+0x25c>
 8005eea:	bf00      	nop
 8005eec:	f3af 8000 	nop.w
 8005ef0:	636f4361 	.word	0x636f4361
 8005ef4:	3fd287a7 	.word	0x3fd287a7
 8005ef8:	8b60c8b3 	.word	0x8b60c8b3
 8005efc:	3fc68a28 	.word	0x3fc68a28
 8005f00:	509f79fb 	.word	0x509f79fb
 8005f04:	3fd34413 	.word	0x3fd34413
 8005f08:	080099c6 	.word	0x080099c6
 8005f0c:	080099dd 	.word	0x080099dd
 8005f10:	7ff00000 	.word	0x7ff00000
 8005f14:	08009991 	.word	0x08009991
 8005f18:	3ff80000 	.word	0x3ff80000
 8005f1c:	08009ad8 	.word	0x08009ad8
 8005f20:	08009a35 	.word	0x08009a35
 8005f24:	080099c2 	.word	0x080099c2
 8005f28:	08009990 	.word	0x08009990
 8005f2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f30:	6018      	str	r0, [r3, #0]
 8005f32:	9b07      	ldr	r3, [sp, #28]
 8005f34:	2b0e      	cmp	r3, #14
 8005f36:	f200 80a4 	bhi.w	8006082 <_dtoa_r+0x442>
 8005f3a:	2c00      	cmp	r4, #0
 8005f3c:	f000 80a1 	beq.w	8006082 <_dtoa_r+0x442>
 8005f40:	2f00      	cmp	r7, #0
 8005f42:	dd33      	ble.n	8005fac <_dtoa_r+0x36c>
 8005f44:	4bad      	ldr	r3, [pc, #692]	@ (80061fc <_dtoa_r+0x5bc>)
 8005f46:	f007 020f 	and.w	r2, r7, #15
 8005f4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f4e:	ed93 7b00 	vldr	d7, [r3]
 8005f52:	05f8      	lsls	r0, r7, #23
 8005f54:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005f58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005f5c:	d516      	bpl.n	8005f8c <_dtoa_r+0x34c>
 8005f5e:	4ba8      	ldr	r3, [pc, #672]	@ (8006200 <_dtoa_r+0x5c0>)
 8005f60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f68:	f7fa fc78 	bl	800085c <__aeabi_ddiv>
 8005f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f70:	f004 040f 	and.w	r4, r4, #15
 8005f74:	2603      	movs	r6, #3
 8005f76:	4da2      	ldr	r5, [pc, #648]	@ (8006200 <_dtoa_r+0x5c0>)
 8005f78:	b954      	cbnz	r4, 8005f90 <_dtoa_r+0x350>
 8005f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f82:	f7fa fc6b 	bl	800085c <__aeabi_ddiv>
 8005f86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f8a:	e028      	b.n	8005fde <_dtoa_r+0x39e>
 8005f8c:	2602      	movs	r6, #2
 8005f8e:	e7f2      	b.n	8005f76 <_dtoa_r+0x336>
 8005f90:	07e1      	lsls	r1, r4, #31
 8005f92:	d508      	bpl.n	8005fa6 <_dtoa_r+0x366>
 8005f94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f9c:	f7fa fb34 	bl	8000608 <__aeabi_dmul>
 8005fa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fa4:	3601      	adds	r6, #1
 8005fa6:	1064      	asrs	r4, r4, #1
 8005fa8:	3508      	adds	r5, #8
 8005faa:	e7e5      	b.n	8005f78 <_dtoa_r+0x338>
 8005fac:	f000 80d2 	beq.w	8006154 <_dtoa_r+0x514>
 8005fb0:	427c      	negs	r4, r7
 8005fb2:	4b92      	ldr	r3, [pc, #584]	@ (80061fc <_dtoa_r+0x5bc>)
 8005fb4:	4d92      	ldr	r5, [pc, #584]	@ (8006200 <_dtoa_r+0x5c0>)
 8005fb6:	f004 020f 	and.w	r2, r4, #15
 8005fba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fc6:	f7fa fb1f 	bl	8000608 <__aeabi_dmul>
 8005fca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fce:	1124      	asrs	r4, r4, #4
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	2602      	movs	r6, #2
 8005fd4:	2c00      	cmp	r4, #0
 8005fd6:	f040 80b2 	bne.w	800613e <_dtoa_r+0x4fe>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1d3      	bne.n	8005f86 <_dtoa_r+0x346>
 8005fde:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005fe0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80b7 	beq.w	8006158 <_dtoa_r+0x518>
 8005fea:	4b86      	ldr	r3, [pc, #536]	@ (8006204 <_dtoa_r+0x5c4>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	4620      	mov	r0, r4
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	f7fa fd7b 	bl	8000aec <__aeabi_dcmplt>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	f000 80ae 	beq.w	8006158 <_dtoa_r+0x518>
 8005ffc:	9b07      	ldr	r3, [sp, #28]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f000 80aa 	beq.w	8006158 <_dtoa_r+0x518>
 8006004:	9b00      	ldr	r3, [sp, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	dd37      	ble.n	800607a <_dtoa_r+0x43a>
 800600a:	1e7b      	subs	r3, r7, #1
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	4620      	mov	r0, r4
 8006010:	4b7d      	ldr	r3, [pc, #500]	@ (8006208 <_dtoa_r+0x5c8>)
 8006012:	2200      	movs	r2, #0
 8006014:	4629      	mov	r1, r5
 8006016:	f7fa faf7 	bl	8000608 <__aeabi_dmul>
 800601a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800601e:	9c00      	ldr	r4, [sp, #0]
 8006020:	3601      	adds	r6, #1
 8006022:	4630      	mov	r0, r6
 8006024:	f7fa fa86 	bl	8000534 <__aeabi_i2d>
 8006028:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800602c:	f7fa faec 	bl	8000608 <__aeabi_dmul>
 8006030:	4b76      	ldr	r3, [pc, #472]	@ (800620c <_dtoa_r+0x5cc>)
 8006032:	2200      	movs	r2, #0
 8006034:	f7fa f932 	bl	800029c <__adddf3>
 8006038:	4605      	mov	r5, r0
 800603a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800603e:	2c00      	cmp	r4, #0
 8006040:	f040 808d 	bne.w	800615e <_dtoa_r+0x51e>
 8006044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006048:	4b71      	ldr	r3, [pc, #452]	@ (8006210 <_dtoa_r+0x5d0>)
 800604a:	2200      	movs	r2, #0
 800604c:	f7fa f924 	bl	8000298 <__aeabi_dsub>
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006058:	462a      	mov	r2, r5
 800605a:	4633      	mov	r3, r6
 800605c:	f7fa fd64 	bl	8000b28 <__aeabi_dcmpgt>
 8006060:	2800      	cmp	r0, #0
 8006062:	f040 828b 	bne.w	800657c <_dtoa_r+0x93c>
 8006066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800606a:	462a      	mov	r2, r5
 800606c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006070:	f7fa fd3c 	bl	8000aec <__aeabi_dcmplt>
 8006074:	2800      	cmp	r0, #0
 8006076:	f040 8128 	bne.w	80062ca <_dtoa_r+0x68a>
 800607a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800607e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006082:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006084:	2b00      	cmp	r3, #0
 8006086:	f2c0 815a 	blt.w	800633e <_dtoa_r+0x6fe>
 800608a:	2f0e      	cmp	r7, #14
 800608c:	f300 8157 	bgt.w	800633e <_dtoa_r+0x6fe>
 8006090:	4b5a      	ldr	r3, [pc, #360]	@ (80061fc <_dtoa_r+0x5bc>)
 8006092:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006096:	ed93 7b00 	vldr	d7, [r3]
 800609a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800609c:	2b00      	cmp	r3, #0
 800609e:	ed8d 7b00 	vstr	d7, [sp]
 80060a2:	da03      	bge.n	80060ac <_dtoa_r+0x46c>
 80060a4:	9b07      	ldr	r3, [sp, #28]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f340 8101 	ble.w	80062ae <_dtoa_r+0x66e>
 80060ac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80060b0:	4656      	mov	r6, sl
 80060b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060b6:	4620      	mov	r0, r4
 80060b8:	4629      	mov	r1, r5
 80060ba:	f7fa fbcf 	bl	800085c <__aeabi_ddiv>
 80060be:	f7fa fd53 	bl	8000b68 <__aeabi_d2iz>
 80060c2:	4680      	mov	r8, r0
 80060c4:	f7fa fa36 	bl	8000534 <__aeabi_i2d>
 80060c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060cc:	f7fa fa9c 	bl	8000608 <__aeabi_dmul>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	4620      	mov	r0, r4
 80060d6:	4629      	mov	r1, r5
 80060d8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80060dc:	f7fa f8dc 	bl	8000298 <__aeabi_dsub>
 80060e0:	f806 4b01 	strb.w	r4, [r6], #1
 80060e4:	9d07      	ldr	r5, [sp, #28]
 80060e6:	eba6 040a 	sub.w	r4, r6, sl
 80060ea:	42a5      	cmp	r5, r4
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	f040 8117 	bne.w	8006322 <_dtoa_r+0x6e2>
 80060f4:	f7fa f8d2 	bl	800029c <__adddf3>
 80060f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060fc:	4604      	mov	r4, r0
 80060fe:	460d      	mov	r5, r1
 8006100:	f7fa fd12 	bl	8000b28 <__aeabi_dcmpgt>
 8006104:	2800      	cmp	r0, #0
 8006106:	f040 80f9 	bne.w	80062fc <_dtoa_r+0x6bc>
 800610a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800610e:	4620      	mov	r0, r4
 8006110:	4629      	mov	r1, r5
 8006112:	f7fa fce1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006116:	b118      	cbz	r0, 8006120 <_dtoa_r+0x4e0>
 8006118:	f018 0f01 	tst.w	r8, #1
 800611c:	f040 80ee 	bne.w	80062fc <_dtoa_r+0x6bc>
 8006120:	4649      	mov	r1, r9
 8006122:	4658      	mov	r0, fp
 8006124:	f000 fc90 	bl	8006a48 <_Bfree>
 8006128:	2300      	movs	r3, #0
 800612a:	7033      	strb	r3, [r6, #0]
 800612c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800612e:	3701      	adds	r7, #1
 8006130:	601f      	str	r7, [r3, #0]
 8006132:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 831d 	beq.w	8006774 <_dtoa_r+0xb34>
 800613a:	601e      	str	r6, [r3, #0]
 800613c:	e31a      	b.n	8006774 <_dtoa_r+0xb34>
 800613e:	07e2      	lsls	r2, r4, #31
 8006140:	d505      	bpl.n	800614e <_dtoa_r+0x50e>
 8006142:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006146:	f7fa fa5f 	bl	8000608 <__aeabi_dmul>
 800614a:	3601      	adds	r6, #1
 800614c:	2301      	movs	r3, #1
 800614e:	1064      	asrs	r4, r4, #1
 8006150:	3508      	adds	r5, #8
 8006152:	e73f      	b.n	8005fd4 <_dtoa_r+0x394>
 8006154:	2602      	movs	r6, #2
 8006156:	e742      	b.n	8005fde <_dtoa_r+0x39e>
 8006158:	9c07      	ldr	r4, [sp, #28]
 800615a:	9704      	str	r7, [sp, #16]
 800615c:	e761      	b.n	8006022 <_dtoa_r+0x3e2>
 800615e:	4b27      	ldr	r3, [pc, #156]	@ (80061fc <_dtoa_r+0x5bc>)
 8006160:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006162:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006166:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800616a:	4454      	add	r4, sl
 800616c:	2900      	cmp	r1, #0
 800616e:	d053      	beq.n	8006218 <_dtoa_r+0x5d8>
 8006170:	4928      	ldr	r1, [pc, #160]	@ (8006214 <_dtoa_r+0x5d4>)
 8006172:	2000      	movs	r0, #0
 8006174:	f7fa fb72 	bl	800085c <__aeabi_ddiv>
 8006178:	4633      	mov	r3, r6
 800617a:	462a      	mov	r2, r5
 800617c:	f7fa f88c 	bl	8000298 <__aeabi_dsub>
 8006180:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006184:	4656      	mov	r6, sl
 8006186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800618a:	f7fa fced 	bl	8000b68 <__aeabi_d2iz>
 800618e:	4605      	mov	r5, r0
 8006190:	f7fa f9d0 	bl	8000534 <__aeabi_i2d>
 8006194:	4602      	mov	r2, r0
 8006196:	460b      	mov	r3, r1
 8006198:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800619c:	f7fa f87c 	bl	8000298 <__aeabi_dsub>
 80061a0:	3530      	adds	r5, #48	@ 0x30
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80061aa:	f806 5b01 	strb.w	r5, [r6], #1
 80061ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80061b2:	f7fa fc9b 	bl	8000aec <__aeabi_dcmplt>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	d171      	bne.n	800629e <_dtoa_r+0x65e>
 80061ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061be:	4911      	ldr	r1, [pc, #68]	@ (8006204 <_dtoa_r+0x5c4>)
 80061c0:	2000      	movs	r0, #0
 80061c2:	f7fa f869 	bl	8000298 <__aeabi_dsub>
 80061c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80061ca:	f7fa fc8f 	bl	8000aec <__aeabi_dcmplt>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	f040 8095 	bne.w	80062fe <_dtoa_r+0x6be>
 80061d4:	42a6      	cmp	r6, r4
 80061d6:	f43f af50 	beq.w	800607a <_dtoa_r+0x43a>
 80061da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80061de:	4b0a      	ldr	r3, [pc, #40]	@ (8006208 <_dtoa_r+0x5c8>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	f7fa fa11 	bl	8000608 <__aeabi_dmul>
 80061e6:	4b08      	ldr	r3, [pc, #32]	@ (8006208 <_dtoa_r+0x5c8>)
 80061e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061ec:	2200      	movs	r2, #0
 80061ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061f2:	f7fa fa09 	bl	8000608 <__aeabi_dmul>
 80061f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061fa:	e7c4      	b.n	8006186 <_dtoa_r+0x546>
 80061fc:	08009ad8 	.word	0x08009ad8
 8006200:	08009ab0 	.word	0x08009ab0
 8006204:	3ff00000 	.word	0x3ff00000
 8006208:	40240000 	.word	0x40240000
 800620c:	401c0000 	.word	0x401c0000
 8006210:	40140000 	.word	0x40140000
 8006214:	3fe00000 	.word	0x3fe00000
 8006218:	4631      	mov	r1, r6
 800621a:	4628      	mov	r0, r5
 800621c:	f7fa f9f4 	bl	8000608 <__aeabi_dmul>
 8006220:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006224:	9415      	str	r4, [sp, #84]	@ 0x54
 8006226:	4656      	mov	r6, sl
 8006228:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800622c:	f7fa fc9c 	bl	8000b68 <__aeabi_d2iz>
 8006230:	4605      	mov	r5, r0
 8006232:	f7fa f97f 	bl	8000534 <__aeabi_i2d>
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800623e:	f7fa f82b 	bl	8000298 <__aeabi_dsub>
 8006242:	3530      	adds	r5, #48	@ 0x30
 8006244:	f806 5b01 	strb.w	r5, [r6], #1
 8006248:	4602      	mov	r2, r0
 800624a:	460b      	mov	r3, r1
 800624c:	42a6      	cmp	r6, r4
 800624e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006252:	f04f 0200 	mov.w	r2, #0
 8006256:	d124      	bne.n	80062a2 <_dtoa_r+0x662>
 8006258:	4bac      	ldr	r3, [pc, #688]	@ (800650c <_dtoa_r+0x8cc>)
 800625a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800625e:	f7fa f81d 	bl	800029c <__adddf3>
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800626a:	f7fa fc5d 	bl	8000b28 <__aeabi_dcmpgt>
 800626e:	2800      	cmp	r0, #0
 8006270:	d145      	bne.n	80062fe <_dtoa_r+0x6be>
 8006272:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006276:	49a5      	ldr	r1, [pc, #660]	@ (800650c <_dtoa_r+0x8cc>)
 8006278:	2000      	movs	r0, #0
 800627a:	f7fa f80d 	bl	8000298 <__aeabi_dsub>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006286:	f7fa fc31 	bl	8000aec <__aeabi_dcmplt>
 800628a:	2800      	cmp	r0, #0
 800628c:	f43f aef5 	beq.w	800607a <_dtoa_r+0x43a>
 8006290:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006292:	1e73      	subs	r3, r6, #1
 8006294:	9315      	str	r3, [sp, #84]	@ 0x54
 8006296:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800629a:	2b30      	cmp	r3, #48	@ 0x30
 800629c:	d0f8      	beq.n	8006290 <_dtoa_r+0x650>
 800629e:	9f04      	ldr	r7, [sp, #16]
 80062a0:	e73e      	b.n	8006120 <_dtoa_r+0x4e0>
 80062a2:	4b9b      	ldr	r3, [pc, #620]	@ (8006510 <_dtoa_r+0x8d0>)
 80062a4:	f7fa f9b0 	bl	8000608 <__aeabi_dmul>
 80062a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062ac:	e7bc      	b.n	8006228 <_dtoa_r+0x5e8>
 80062ae:	d10c      	bne.n	80062ca <_dtoa_r+0x68a>
 80062b0:	4b98      	ldr	r3, [pc, #608]	@ (8006514 <_dtoa_r+0x8d4>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062b8:	f7fa f9a6 	bl	8000608 <__aeabi_dmul>
 80062bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062c0:	f7fa fc28 	bl	8000b14 <__aeabi_dcmpge>
 80062c4:	2800      	cmp	r0, #0
 80062c6:	f000 8157 	beq.w	8006578 <_dtoa_r+0x938>
 80062ca:	2400      	movs	r4, #0
 80062cc:	4625      	mov	r5, r4
 80062ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062d0:	43db      	mvns	r3, r3
 80062d2:	9304      	str	r3, [sp, #16]
 80062d4:	4656      	mov	r6, sl
 80062d6:	2700      	movs	r7, #0
 80062d8:	4621      	mov	r1, r4
 80062da:	4658      	mov	r0, fp
 80062dc:	f000 fbb4 	bl	8006a48 <_Bfree>
 80062e0:	2d00      	cmp	r5, #0
 80062e2:	d0dc      	beq.n	800629e <_dtoa_r+0x65e>
 80062e4:	b12f      	cbz	r7, 80062f2 <_dtoa_r+0x6b2>
 80062e6:	42af      	cmp	r7, r5
 80062e8:	d003      	beq.n	80062f2 <_dtoa_r+0x6b2>
 80062ea:	4639      	mov	r1, r7
 80062ec:	4658      	mov	r0, fp
 80062ee:	f000 fbab 	bl	8006a48 <_Bfree>
 80062f2:	4629      	mov	r1, r5
 80062f4:	4658      	mov	r0, fp
 80062f6:	f000 fba7 	bl	8006a48 <_Bfree>
 80062fa:	e7d0      	b.n	800629e <_dtoa_r+0x65e>
 80062fc:	9704      	str	r7, [sp, #16]
 80062fe:	4633      	mov	r3, r6
 8006300:	461e      	mov	r6, r3
 8006302:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006306:	2a39      	cmp	r2, #57	@ 0x39
 8006308:	d107      	bne.n	800631a <_dtoa_r+0x6da>
 800630a:	459a      	cmp	sl, r3
 800630c:	d1f8      	bne.n	8006300 <_dtoa_r+0x6c0>
 800630e:	9a04      	ldr	r2, [sp, #16]
 8006310:	3201      	adds	r2, #1
 8006312:	9204      	str	r2, [sp, #16]
 8006314:	2230      	movs	r2, #48	@ 0x30
 8006316:	f88a 2000 	strb.w	r2, [sl]
 800631a:	781a      	ldrb	r2, [r3, #0]
 800631c:	3201      	adds	r2, #1
 800631e:	701a      	strb	r2, [r3, #0]
 8006320:	e7bd      	b.n	800629e <_dtoa_r+0x65e>
 8006322:	4b7b      	ldr	r3, [pc, #492]	@ (8006510 <_dtoa_r+0x8d0>)
 8006324:	2200      	movs	r2, #0
 8006326:	f7fa f96f 	bl	8000608 <__aeabi_dmul>
 800632a:	2200      	movs	r2, #0
 800632c:	2300      	movs	r3, #0
 800632e:	4604      	mov	r4, r0
 8006330:	460d      	mov	r5, r1
 8006332:	f7fa fbd1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006336:	2800      	cmp	r0, #0
 8006338:	f43f aebb 	beq.w	80060b2 <_dtoa_r+0x472>
 800633c:	e6f0      	b.n	8006120 <_dtoa_r+0x4e0>
 800633e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006340:	2a00      	cmp	r2, #0
 8006342:	f000 80db 	beq.w	80064fc <_dtoa_r+0x8bc>
 8006346:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006348:	2a01      	cmp	r2, #1
 800634a:	f300 80bf 	bgt.w	80064cc <_dtoa_r+0x88c>
 800634e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006350:	2a00      	cmp	r2, #0
 8006352:	f000 80b7 	beq.w	80064c4 <_dtoa_r+0x884>
 8006356:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800635a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800635c:	4646      	mov	r6, r8
 800635e:	9a08      	ldr	r2, [sp, #32]
 8006360:	2101      	movs	r1, #1
 8006362:	441a      	add	r2, r3
 8006364:	4658      	mov	r0, fp
 8006366:	4498      	add	r8, r3
 8006368:	9208      	str	r2, [sp, #32]
 800636a:	f000 fc6b 	bl	8006c44 <__i2b>
 800636e:	4605      	mov	r5, r0
 8006370:	b15e      	cbz	r6, 800638a <_dtoa_r+0x74a>
 8006372:	9b08      	ldr	r3, [sp, #32]
 8006374:	2b00      	cmp	r3, #0
 8006376:	dd08      	ble.n	800638a <_dtoa_r+0x74a>
 8006378:	42b3      	cmp	r3, r6
 800637a:	9a08      	ldr	r2, [sp, #32]
 800637c:	bfa8      	it	ge
 800637e:	4633      	movge	r3, r6
 8006380:	eba8 0803 	sub.w	r8, r8, r3
 8006384:	1af6      	subs	r6, r6, r3
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	9308      	str	r3, [sp, #32]
 800638a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800638c:	b1f3      	cbz	r3, 80063cc <_dtoa_r+0x78c>
 800638e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 80b7 	beq.w	8006504 <_dtoa_r+0x8c4>
 8006396:	b18c      	cbz	r4, 80063bc <_dtoa_r+0x77c>
 8006398:	4629      	mov	r1, r5
 800639a:	4622      	mov	r2, r4
 800639c:	4658      	mov	r0, fp
 800639e:	f000 fd11 	bl	8006dc4 <__pow5mult>
 80063a2:	464a      	mov	r2, r9
 80063a4:	4601      	mov	r1, r0
 80063a6:	4605      	mov	r5, r0
 80063a8:	4658      	mov	r0, fp
 80063aa:	f000 fc61 	bl	8006c70 <__multiply>
 80063ae:	4649      	mov	r1, r9
 80063b0:	9004      	str	r0, [sp, #16]
 80063b2:	4658      	mov	r0, fp
 80063b4:	f000 fb48 	bl	8006a48 <_Bfree>
 80063b8:	9b04      	ldr	r3, [sp, #16]
 80063ba:	4699      	mov	r9, r3
 80063bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063be:	1b1a      	subs	r2, r3, r4
 80063c0:	d004      	beq.n	80063cc <_dtoa_r+0x78c>
 80063c2:	4649      	mov	r1, r9
 80063c4:	4658      	mov	r0, fp
 80063c6:	f000 fcfd 	bl	8006dc4 <__pow5mult>
 80063ca:	4681      	mov	r9, r0
 80063cc:	2101      	movs	r1, #1
 80063ce:	4658      	mov	r0, fp
 80063d0:	f000 fc38 	bl	8006c44 <__i2b>
 80063d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063d6:	4604      	mov	r4, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 81cf 	beq.w	800677c <_dtoa_r+0xb3c>
 80063de:	461a      	mov	r2, r3
 80063e0:	4601      	mov	r1, r0
 80063e2:	4658      	mov	r0, fp
 80063e4:	f000 fcee 	bl	8006dc4 <__pow5mult>
 80063e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	4604      	mov	r4, r0
 80063ee:	f300 8095 	bgt.w	800651c <_dtoa_r+0x8dc>
 80063f2:	9b02      	ldr	r3, [sp, #8]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f040 8087 	bne.w	8006508 <_dtoa_r+0x8c8>
 80063fa:	9b03      	ldr	r3, [sp, #12]
 80063fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006400:	2b00      	cmp	r3, #0
 8006402:	f040 8089 	bne.w	8006518 <_dtoa_r+0x8d8>
 8006406:	9b03      	ldr	r3, [sp, #12]
 8006408:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800640c:	0d1b      	lsrs	r3, r3, #20
 800640e:	051b      	lsls	r3, r3, #20
 8006410:	b12b      	cbz	r3, 800641e <_dtoa_r+0x7de>
 8006412:	9b08      	ldr	r3, [sp, #32]
 8006414:	3301      	adds	r3, #1
 8006416:	9308      	str	r3, [sp, #32]
 8006418:	f108 0801 	add.w	r8, r8, #1
 800641c:	2301      	movs	r3, #1
 800641e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006420:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 81b0 	beq.w	8006788 <_dtoa_r+0xb48>
 8006428:	6923      	ldr	r3, [r4, #16]
 800642a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800642e:	6918      	ldr	r0, [r3, #16]
 8006430:	f000 fbbc 	bl	8006bac <__hi0bits>
 8006434:	f1c0 0020 	rsb	r0, r0, #32
 8006438:	9b08      	ldr	r3, [sp, #32]
 800643a:	4418      	add	r0, r3
 800643c:	f010 001f 	ands.w	r0, r0, #31
 8006440:	d077      	beq.n	8006532 <_dtoa_r+0x8f2>
 8006442:	f1c0 0320 	rsb	r3, r0, #32
 8006446:	2b04      	cmp	r3, #4
 8006448:	dd6b      	ble.n	8006522 <_dtoa_r+0x8e2>
 800644a:	9b08      	ldr	r3, [sp, #32]
 800644c:	f1c0 001c 	rsb	r0, r0, #28
 8006450:	4403      	add	r3, r0
 8006452:	4480      	add	r8, r0
 8006454:	4406      	add	r6, r0
 8006456:	9308      	str	r3, [sp, #32]
 8006458:	f1b8 0f00 	cmp.w	r8, #0
 800645c:	dd05      	ble.n	800646a <_dtoa_r+0x82a>
 800645e:	4649      	mov	r1, r9
 8006460:	4642      	mov	r2, r8
 8006462:	4658      	mov	r0, fp
 8006464:	f000 fd08 	bl	8006e78 <__lshift>
 8006468:	4681      	mov	r9, r0
 800646a:	9b08      	ldr	r3, [sp, #32]
 800646c:	2b00      	cmp	r3, #0
 800646e:	dd05      	ble.n	800647c <_dtoa_r+0x83c>
 8006470:	4621      	mov	r1, r4
 8006472:	461a      	mov	r2, r3
 8006474:	4658      	mov	r0, fp
 8006476:	f000 fcff 	bl	8006e78 <__lshift>
 800647a:	4604      	mov	r4, r0
 800647c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800647e:	2b00      	cmp	r3, #0
 8006480:	d059      	beq.n	8006536 <_dtoa_r+0x8f6>
 8006482:	4621      	mov	r1, r4
 8006484:	4648      	mov	r0, r9
 8006486:	f000 fd63 	bl	8006f50 <__mcmp>
 800648a:	2800      	cmp	r0, #0
 800648c:	da53      	bge.n	8006536 <_dtoa_r+0x8f6>
 800648e:	1e7b      	subs	r3, r7, #1
 8006490:	9304      	str	r3, [sp, #16]
 8006492:	4649      	mov	r1, r9
 8006494:	2300      	movs	r3, #0
 8006496:	220a      	movs	r2, #10
 8006498:	4658      	mov	r0, fp
 800649a:	f000 faf7 	bl	8006a8c <__multadd>
 800649e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064a0:	4681      	mov	r9, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f000 8172 	beq.w	800678c <_dtoa_r+0xb4c>
 80064a8:	2300      	movs	r3, #0
 80064aa:	4629      	mov	r1, r5
 80064ac:	220a      	movs	r2, #10
 80064ae:	4658      	mov	r0, fp
 80064b0:	f000 faec 	bl	8006a8c <__multadd>
 80064b4:	9b00      	ldr	r3, [sp, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	4605      	mov	r5, r0
 80064ba:	dc67      	bgt.n	800658c <_dtoa_r+0x94c>
 80064bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064be:	2b02      	cmp	r3, #2
 80064c0:	dc41      	bgt.n	8006546 <_dtoa_r+0x906>
 80064c2:	e063      	b.n	800658c <_dtoa_r+0x94c>
 80064c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80064c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80064ca:	e746      	b.n	800635a <_dtoa_r+0x71a>
 80064cc:	9b07      	ldr	r3, [sp, #28]
 80064ce:	1e5c      	subs	r4, r3, #1
 80064d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064d2:	42a3      	cmp	r3, r4
 80064d4:	bfbf      	itttt	lt
 80064d6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80064d8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80064da:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80064dc:	1ae3      	sublt	r3, r4, r3
 80064de:	bfb4      	ite	lt
 80064e0:	18d2      	addlt	r2, r2, r3
 80064e2:	1b1c      	subge	r4, r3, r4
 80064e4:	9b07      	ldr	r3, [sp, #28]
 80064e6:	bfbc      	itt	lt
 80064e8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80064ea:	2400      	movlt	r4, #0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	bfb5      	itete	lt
 80064f0:	eba8 0603 	sublt.w	r6, r8, r3
 80064f4:	9b07      	ldrge	r3, [sp, #28]
 80064f6:	2300      	movlt	r3, #0
 80064f8:	4646      	movge	r6, r8
 80064fa:	e730      	b.n	800635e <_dtoa_r+0x71e>
 80064fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80064fe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006500:	4646      	mov	r6, r8
 8006502:	e735      	b.n	8006370 <_dtoa_r+0x730>
 8006504:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006506:	e75c      	b.n	80063c2 <_dtoa_r+0x782>
 8006508:	2300      	movs	r3, #0
 800650a:	e788      	b.n	800641e <_dtoa_r+0x7de>
 800650c:	3fe00000 	.word	0x3fe00000
 8006510:	40240000 	.word	0x40240000
 8006514:	40140000 	.word	0x40140000
 8006518:	9b02      	ldr	r3, [sp, #8]
 800651a:	e780      	b.n	800641e <_dtoa_r+0x7de>
 800651c:	2300      	movs	r3, #0
 800651e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006520:	e782      	b.n	8006428 <_dtoa_r+0x7e8>
 8006522:	d099      	beq.n	8006458 <_dtoa_r+0x818>
 8006524:	9a08      	ldr	r2, [sp, #32]
 8006526:	331c      	adds	r3, #28
 8006528:	441a      	add	r2, r3
 800652a:	4498      	add	r8, r3
 800652c:	441e      	add	r6, r3
 800652e:	9208      	str	r2, [sp, #32]
 8006530:	e792      	b.n	8006458 <_dtoa_r+0x818>
 8006532:	4603      	mov	r3, r0
 8006534:	e7f6      	b.n	8006524 <_dtoa_r+0x8e4>
 8006536:	9b07      	ldr	r3, [sp, #28]
 8006538:	9704      	str	r7, [sp, #16]
 800653a:	2b00      	cmp	r3, #0
 800653c:	dc20      	bgt.n	8006580 <_dtoa_r+0x940>
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006542:	2b02      	cmp	r3, #2
 8006544:	dd1e      	ble.n	8006584 <_dtoa_r+0x944>
 8006546:	9b00      	ldr	r3, [sp, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	f47f aec0 	bne.w	80062ce <_dtoa_r+0x68e>
 800654e:	4621      	mov	r1, r4
 8006550:	2205      	movs	r2, #5
 8006552:	4658      	mov	r0, fp
 8006554:	f000 fa9a 	bl	8006a8c <__multadd>
 8006558:	4601      	mov	r1, r0
 800655a:	4604      	mov	r4, r0
 800655c:	4648      	mov	r0, r9
 800655e:	f000 fcf7 	bl	8006f50 <__mcmp>
 8006562:	2800      	cmp	r0, #0
 8006564:	f77f aeb3 	ble.w	80062ce <_dtoa_r+0x68e>
 8006568:	4656      	mov	r6, sl
 800656a:	2331      	movs	r3, #49	@ 0x31
 800656c:	f806 3b01 	strb.w	r3, [r6], #1
 8006570:	9b04      	ldr	r3, [sp, #16]
 8006572:	3301      	adds	r3, #1
 8006574:	9304      	str	r3, [sp, #16]
 8006576:	e6ae      	b.n	80062d6 <_dtoa_r+0x696>
 8006578:	9c07      	ldr	r4, [sp, #28]
 800657a:	9704      	str	r7, [sp, #16]
 800657c:	4625      	mov	r5, r4
 800657e:	e7f3      	b.n	8006568 <_dtoa_r+0x928>
 8006580:	9b07      	ldr	r3, [sp, #28]
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006586:	2b00      	cmp	r3, #0
 8006588:	f000 8104 	beq.w	8006794 <_dtoa_r+0xb54>
 800658c:	2e00      	cmp	r6, #0
 800658e:	dd05      	ble.n	800659c <_dtoa_r+0x95c>
 8006590:	4629      	mov	r1, r5
 8006592:	4632      	mov	r2, r6
 8006594:	4658      	mov	r0, fp
 8006596:	f000 fc6f 	bl	8006e78 <__lshift>
 800659a:	4605      	mov	r5, r0
 800659c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d05a      	beq.n	8006658 <_dtoa_r+0xa18>
 80065a2:	6869      	ldr	r1, [r5, #4]
 80065a4:	4658      	mov	r0, fp
 80065a6:	f000 fa0f 	bl	80069c8 <_Balloc>
 80065aa:	4606      	mov	r6, r0
 80065ac:	b928      	cbnz	r0, 80065ba <_dtoa_r+0x97a>
 80065ae:	4b84      	ldr	r3, [pc, #528]	@ (80067c0 <_dtoa_r+0xb80>)
 80065b0:	4602      	mov	r2, r0
 80065b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80065b6:	f7ff bb5a 	b.w	8005c6e <_dtoa_r+0x2e>
 80065ba:	692a      	ldr	r2, [r5, #16]
 80065bc:	3202      	adds	r2, #2
 80065be:	0092      	lsls	r2, r2, #2
 80065c0:	f105 010c 	add.w	r1, r5, #12
 80065c4:	300c      	adds	r0, #12
 80065c6:	f002 f88f 	bl	80086e8 <memcpy>
 80065ca:	2201      	movs	r2, #1
 80065cc:	4631      	mov	r1, r6
 80065ce:	4658      	mov	r0, fp
 80065d0:	f000 fc52 	bl	8006e78 <__lshift>
 80065d4:	f10a 0301 	add.w	r3, sl, #1
 80065d8:	9307      	str	r3, [sp, #28]
 80065da:	9b00      	ldr	r3, [sp, #0]
 80065dc:	4453      	add	r3, sl
 80065de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065e0:	9b02      	ldr	r3, [sp, #8]
 80065e2:	f003 0301 	and.w	r3, r3, #1
 80065e6:	462f      	mov	r7, r5
 80065e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80065ea:	4605      	mov	r5, r0
 80065ec:	9b07      	ldr	r3, [sp, #28]
 80065ee:	4621      	mov	r1, r4
 80065f0:	3b01      	subs	r3, #1
 80065f2:	4648      	mov	r0, r9
 80065f4:	9300      	str	r3, [sp, #0]
 80065f6:	f7ff fa99 	bl	8005b2c <quorem>
 80065fa:	4639      	mov	r1, r7
 80065fc:	9002      	str	r0, [sp, #8]
 80065fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006602:	4648      	mov	r0, r9
 8006604:	f000 fca4 	bl	8006f50 <__mcmp>
 8006608:	462a      	mov	r2, r5
 800660a:	9008      	str	r0, [sp, #32]
 800660c:	4621      	mov	r1, r4
 800660e:	4658      	mov	r0, fp
 8006610:	f000 fcba 	bl	8006f88 <__mdiff>
 8006614:	68c2      	ldr	r2, [r0, #12]
 8006616:	4606      	mov	r6, r0
 8006618:	bb02      	cbnz	r2, 800665c <_dtoa_r+0xa1c>
 800661a:	4601      	mov	r1, r0
 800661c:	4648      	mov	r0, r9
 800661e:	f000 fc97 	bl	8006f50 <__mcmp>
 8006622:	4602      	mov	r2, r0
 8006624:	4631      	mov	r1, r6
 8006626:	4658      	mov	r0, fp
 8006628:	920e      	str	r2, [sp, #56]	@ 0x38
 800662a:	f000 fa0d 	bl	8006a48 <_Bfree>
 800662e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006630:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006632:	9e07      	ldr	r6, [sp, #28]
 8006634:	ea43 0102 	orr.w	r1, r3, r2
 8006638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800663a:	4319      	orrs	r1, r3
 800663c:	d110      	bne.n	8006660 <_dtoa_r+0xa20>
 800663e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006642:	d029      	beq.n	8006698 <_dtoa_r+0xa58>
 8006644:	9b08      	ldr	r3, [sp, #32]
 8006646:	2b00      	cmp	r3, #0
 8006648:	dd02      	ble.n	8006650 <_dtoa_r+0xa10>
 800664a:	9b02      	ldr	r3, [sp, #8]
 800664c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006650:	9b00      	ldr	r3, [sp, #0]
 8006652:	f883 8000 	strb.w	r8, [r3]
 8006656:	e63f      	b.n	80062d8 <_dtoa_r+0x698>
 8006658:	4628      	mov	r0, r5
 800665a:	e7bb      	b.n	80065d4 <_dtoa_r+0x994>
 800665c:	2201      	movs	r2, #1
 800665e:	e7e1      	b.n	8006624 <_dtoa_r+0x9e4>
 8006660:	9b08      	ldr	r3, [sp, #32]
 8006662:	2b00      	cmp	r3, #0
 8006664:	db04      	blt.n	8006670 <_dtoa_r+0xa30>
 8006666:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006668:	430b      	orrs	r3, r1
 800666a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800666c:	430b      	orrs	r3, r1
 800666e:	d120      	bne.n	80066b2 <_dtoa_r+0xa72>
 8006670:	2a00      	cmp	r2, #0
 8006672:	dded      	ble.n	8006650 <_dtoa_r+0xa10>
 8006674:	4649      	mov	r1, r9
 8006676:	2201      	movs	r2, #1
 8006678:	4658      	mov	r0, fp
 800667a:	f000 fbfd 	bl	8006e78 <__lshift>
 800667e:	4621      	mov	r1, r4
 8006680:	4681      	mov	r9, r0
 8006682:	f000 fc65 	bl	8006f50 <__mcmp>
 8006686:	2800      	cmp	r0, #0
 8006688:	dc03      	bgt.n	8006692 <_dtoa_r+0xa52>
 800668a:	d1e1      	bne.n	8006650 <_dtoa_r+0xa10>
 800668c:	f018 0f01 	tst.w	r8, #1
 8006690:	d0de      	beq.n	8006650 <_dtoa_r+0xa10>
 8006692:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006696:	d1d8      	bne.n	800664a <_dtoa_r+0xa0a>
 8006698:	9a00      	ldr	r2, [sp, #0]
 800669a:	2339      	movs	r3, #57	@ 0x39
 800669c:	7013      	strb	r3, [r2, #0]
 800669e:	4633      	mov	r3, r6
 80066a0:	461e      	mov	r6, r3
 80066a2:	3b01      	subs	r3, #1
 80066a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80066a8:	2a39      	cmp	r2, #57	@ 0x39
 80066aa:	d052      	beq.n	8006752 <_dtoa_r+0xb12>
 80066ac:	3201      	adds	r2, #1
 80066ae:	701a      	strb	r2, [r3, #0]
 80066b0:	e612      	b.n	80062d8 <_dtoa_r+0x698>
 80066b2:	2a00      	cmp	r2, #0
 80066b4:	dd07      	ble.n	80066c6 <_dtoa_r+0xa86>
 80066b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80066ba:	d0ed      	beq.n	8006698 <_dtoa_r+0xa58>
 80066bc:	9a00      	ldr	r2, [sp, #0]
 80066be:	f108 0301 	add.w	r3, r8, #1
 80066c2:	7013      	strb	r3, [r2, #0]
 80066c4:	e608      	b.n	80062d8 <_dtoa_r+0x698>
 80066c6:	9b07      	ldr	r3, [sp, #28]
 80066c8:	9a07      	ldr	r2, [sp, #28]
 80066ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 80066ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d028      	beq.n	8006726 <_dtoa_r+0xae6>
 80066d4:	4649      	mov	r1, r9
 80066d6:	2300      	movs	r3, #0
 80066d8:	220a      	movs	r2, #10
 80066da:	4658      	mov	r0, fp
 80066dc:	f000 f9d6 	bl	8006a8c <__multadd>
 80066e0:	42af      	cmp	r7, r5
 80066e2:	4681      	mov	r9, r0
 80066e4:	f04f 0300 	mov.w	r3, #0
 80066e8:	f04f 020a 	mov.w	r2, #10
 80066ec:	4639      	mov	r1, r7
 80066ee:	4658      	mov	r0, fp
 80066f0:	d107      	bne.n	8006702 <_dtoa_r+0xac2>
 80066f2:	f000 f9cb 	bl	8006a8c <__multadd>
 80066f6:	4607      	mov	r7, r0
 80066f8:	4605      	mov	r5, r0
 80066fa:	9b07      	ldr	r3, [sp, #28]
 80066fc:	3301      	adds	r3, #1
 80066fe:	9307      	str	r3, [sp, #28]
 8006700:	e774      	b.n	80065ec <_dtoa_r+0x9ac>
 8006702:	f000 f9c3 	bl	8006a8c <__multadd>
 8006706:	4629      	mov	r1, r5
 8006708:	4607      	mov	r7, r0
 800670a:	2300      	movs	r3, #0
 800670c:	220a      	movs	r2, #10
 800670e:	4658      	mov	r0, fp
 8006710:	f000 f9bc 	bl	8006a8c <__multadd>
 8006714:	4605      	mov	r5, r0
 8006716:	e7f0      	b.n	80066fa <_dtoa_r+0xaba>
 8006718:	9b00      	ldr	r3, [sp, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	bfcc      	ite	gt
 800671e:	461e      	movgt	r6, r3
 8006720:	2601      	movle	r6, #1
 8006722:	4456      	add	r6, sl
 8006724:	2700      	movs	r7, #0
 8006726:	4649      	mov	r1, r9
 8006728:	2201      	movs	r2, #1
 800672a:	4658      	mov	r0, fp
 800672c:	f000 fba4 	bl	8006e78 <__lshift>
 8006730:	4621      	mov	r1, r4
 8006732:	4681      	mov	r9, r0
 8006734:	f000 fc0c 	bl	8006f50 <__mcmp>
 8006738:	2800      	cmp	r0, #0
 800673a:	dcb0      	bgt.n	800669e <_dtoa_r+0xa5e>
 800673c:	d102      	bne.n	8006744 <_dtoa_r+0xb04>
 800673e:	f018 0f01 	tst.w	r8, #1
 8006742:	d1ac      	bne.n	800669e <_dtoa_r+0xa5e>
 8006744:	4633      	mov	r3, r6
 8006746:	461e      	mov	r6, r3
 8006748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800674c:	2a30      	cmp	r2, #48	@ 0x30
 800674e:	d0fa      	beq.n	8006746 <_dtoa_r+0xb06>
 8006750:	e5c2      	b.n	80062d8 <_dtoa_r+0x698>
 8006752:	459a      	cmp	sl, r3
 8006754:	d1a4      	bne.n	80066a0 <_dtoa_r+0xa60>
 8006756:	9b04      	ldr	r3, [sp, #16]
 8006758:	3301      	adds	r3, #1
 800675a:	9304      	str	r3, [sp, #16]
 800675c:	2331      	movs	r3, #49	@ 0x31
 800675e:	f88a 3000 	strb.w	r3, [sl]
 8006762:	e5b9      	b.n	80062d8 <_dtoa_r+0x698>
 8006764:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006766:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80067c4 <_dtoa_r+0xb84>
 800676a:	b11b      	cbz	r3, 8006774 <_dtoa_r+0xb34>
 800676c:	f10a 0308 	add.w	r3, sl, #8
 8006770:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006772:	6013      	str	r3, [r2, #0]
 8006774:	4650      	mov	r0, sl
 8006776:	b019      	add	sp, #100	@ 0x64
 8006778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800677c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800677e:	2b01      	cmp	r3, #1
 8006780:	f77f ae37 	ble.w	80063f2 <_dtoa_r+0x7b2>
 8006784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006786:	930a      	str	r3, [sp, #40]	@ 0x28
 8006788:	2001      	movs	r0, #1
 800678a:	e655      	b.n	8006438 <_dtoa_r+0x7f8>
 800678c:	9b00      	ldr	r3, [sp, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	f77f aed6 	ble.w	8006540 <_dtoa_r+0x900>
 8006794:	4656      	mov	r6, sl
 8006796:	4621      	mov	r1, r4
 8006798:	4648      	mov	r0, r9
 800679a:	f7ff f9c7 	bl	8005b2c <quorem>
 800679e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80067a2:	f806 8b01 	strb.w	r8, [r6], #1
 80067a6:	9b00      	ldr	r3, [sp, #0]
 80067a8:	eba6 020a 	sub.w	r2, r6, sl
 80067ac:	4293      	cmp	r3, r2
 80067ae:	ddb3      	ble.n	8006718 <_dtoa_r+0xad8>
 80067b0:	4649      	mov	r1, r9
 80067b2:	2300      	movs	r3, #0
 80067b4:	220a      	movs	r2, #10
 80067b6:	4658      	mov	r0, fp
 80067b8:	f000 f968 	bl	8006a8c <__multadd>
 80067bc:	4681      	mov	r9, r0
 80067be:	e7ea      	b.n	8006796 <_dtoa_r+0xb56>
 80067c0:	08009a35 	.word	0x08009a35
 80067c4:	080099b9 	.word	0x080099b9

080067c8 <_free_r>:
 80067c8:	b538      	push	{r3, r4, r5, lr}
 80067ca:	4605      	mov	r5, r0
 80067cc:	2900      	cmp	r1, #0
 80067ce:	d041      	beq.n	8006854 <_free_r+0x8c>
 80067d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067d4:	1f0c      	subs	r4, r1, #4
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	bfb8      	it	lt
 80067da:	18e4      	addlt	r4, r4, r3
 80067dc:	f000 f8e8 	bl	80069b0 <__malloc_lock>
 80067e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006858 <_free_r+0x90>)
 80067e2:	6813      	ldr	r3, [r2, #0]
 80067e4:	b933      	cbnz	r3, 80067f4 <_free_r+0x2c>
 80067e6:	6063      	str	r3, [r4, #4]
 80067e8:	6014      	str	r4, [r2, #0]
 80067ea:	4628      	mov	r0, r5
 80067ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067f0:	f000 b8e4 	b.w	80069bc <__malloc_unlock>
 80067f4:	42a3      	cmp	r3, r4
 80067f6:	d908      	bls.n	800680a <_free_r+0x42>
 80067f8:	6820      	ldr	r0, [r4, #0]
 80067fa:	1821      	adds	r1, r4, r0
 80067fc:	428b      	cmp	r3, r1
 80067fe:	bf01      	itttt	eq
 8006800:	6819      	ldreq	r1, [r3, #0]
 8006802:	685b      	ldreq	r3, [r3, #4]
 8006804:	1809      	addeq	r1, r1, r0
 8006806:	6021      	streq	r1, [r4, #0]
 8006808:	e7ed      	b.n	80067e6 <_free_r+0x1e>
 800680a:	461a      	mov	r2, r3
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	b10b      	cbz	r3, 8006814 <_free_r+0x4c>
 8006810:	42a3      	cmp	r3, r4
 8006812:	d9fa      	bls.n	800680a <_free_r+0x42>
 8006814:	6811      	ldr	r1, [r2, #0]
 8006816:	1850      	adds	r0, r2, r1
 8006818:	42a0      	cmp	r0, r4
 800681a:	d10b      	bne.n	8006834 <_free_r+0x6c>
 800681c:	6820      	ldr	r0, [r4, #0]
 800681e:	4401      	add	r1, r0
 8006820:	1850      	adds	r0, r2, r1
 8006822:	4283      	cmp	r3, r0
 8006824:	6011      	str	r1, [r2, #0]
 8006826:	d1e0      	bne.n	80067ea <_free_r+0x22>
 8006828:	6818      	ldr	r0, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	6053      	str	r3, [r2, #4]
 800682e:	4408      	add	r0, r1
 8006830:	6010      	str	r0, [r2, #0]
 8006832:	e7da      	b.n	80067ea <_free_r+0x22>
 8006834:	d902      	bls.n	800683c <_free_r+0x74>
 8006836:	230c      	movs	r3, #12
 8006838:	602b      	str	r3, [r5, #0]
 800683a:	e7d6      	b.n	80067ea <_free_r+0x22>
 800683c:	6820      	ldr	r0, [r4, #0]
 800683e:	1821      	adds	r1, r4, r0
 8006840:	428b      	cmp	r3, r1
 8006842:	bf04      	itt	eq
 8006844:	6819      	ldreq	r1, [r3, #0]
 8006846:	685b      	ldreq	r3, [r3, #4]
 8006848:	6063      	str	r3, [r4, #4]
 800684a:	bf04      	itt	eq
 800684c:	1809      	addeq	r1, r1, r0
 800684e:	6021      	streq	r1, [r4, #0]
 8006850:	6054      	str	r4, [r2, #4]
 8006852:	e7ca      	b.n	80067ea <_free_r+0x22>
 8006854:	bd38      	pop	{r3, r4, r5, pc}
 8006856:	bf00      	nop
 8006858:	200003e4 	.word	0x200003e4

0800685c <malloc>:
 800685c:	4b02      	ldr	r3, [pc, #8]	@ (8006868 <malloc+0xc>)
 800685e:	4601      	mov	r1, r0
 8006860:	6818      	ldr	r0, [r3, #0]
 8006862:	f000 b825 	b.w	80068b0 <_malloc_r>
 8006866:	bf00      	nop
 8006868:	20000018 	.word	0x20000018

0800686c <sbrk_aligned>:
 800686c:	b570      	push	{r4, r5, r6, lr}
 800686e:	4e0f      	ldr	r6, [pc, #60]	@ (80068ac <sbrk_aligned+0x40>)
 8006870:	460c      	mov	r4, r1
 8006872:	6831      	ldr	r1, [r6, #0]
 8006874:	4605      	mov	r5, r0
 8006876:	b911      	cbnz	r1, 800687e <sbrk_aligned+0x12>
 8006878:	f001 ff26 	bl	80086c8 <_sbrk_r>
 800687c:	6030      	str	r0, [r6, #0]
 800687e:	4621      	mov	r1, r4
 8006880:	4628      	mov	r0, r5
 8006882:	f001 ff21 	bl	80086c8 <_sbrk_r>
 8006886:	1c43      	adds	r3, r0, #1
 8006888:	d103      	bne.n	8006892 <sbrk_aligned+0x26>
 800688a:	f04f 34ff 	mov.w	r4, #4294967295
 800688e:	4620      	mov	r0, r4
 8006890:	bd70      	pop	{r4, r5, r6, pc}
 8006892:	1cc4      	adds	r4, r0, #3
 8006894:	f024 0403 	bic.w	r4, r4, #3
 8006898:	42a0      	cmp	r0, r4
 800689a:	d0f8      	beq.n	800688e <sbrk_aligned+0x22>
 800689c:	1a21      	subs	r1, r4, r0
 800689e:	4628      	mov	r0, r5
 80068a0:	f001 ff12 	bl	80086c8 <_sbrk_r>
 80068a4:	3001      	adds	r0, #1
 80068a6:	d1f2      	bne.n	800688e <sbrk_aligned+0x22>
 80068a8:	e7ef      	b.n	800688a <sbrk_aligned+0x1e>
 80068aa:	bf00      	nop
 80068ac:	200003e0 	.word	0x200003e0

080068b0 <_malloc_r>:
 80068b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b4:	1ccd      	adds	r5, r1, #3
 80068b6:	f025 0503 	bic.w	r5, r5, #3
 80068ba:	3508      	adds	r5, #8
 80068bc:	2d0c      	cmp	r5, #12
 80068be:	bf38      	it	cc
 80068c0:	250c      	movcc	r5, #12
 80068c2:	2d00      	cmp	r5, #0
 80068c4:	4606      	mov	r6, r0
 80068c6:	db01      	blt.n	80068cc <_malloc_r+0x1c>
 80068c8:	42a9      	cmp	r1, r5
 80068ca:	d904      	bls.n	80068d6 <_malloc_r+0x26>
 80068cc:	230c      	movs	r3, #12
 80068ce:	6033      	str	r3, [r6, #0]
 80068d0:	2000      	movs	r0, #0
 80068d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80069ac <_malloc_r+0xfc>
 80068da:	f000 f869 	bl	80069b0 <__malloc_lock>
 80068de:	f8d8 3000 	ldr.w	r3, [r8]
 80068e2:	461c      	mov	r4, r3
 80068e4:	bb44      	cbnz	r4, 8006938 <_malloc_r+0x88>
 80068e6:	4629      	mov	r1, r5
 80068e8:	4630      	mov	r0, r6
 80068ea:	f7ff ffbf 	bl	800686c <sbrk_aligned>
 80068ee:	1c43      	adds	r3, r0, #1
 80068f0:	4604      	mov	r4, r0
 80068f2:	d158      	bne.n	80069a6 <_malloc_r+0xf6>
 80068f4:	f8d8 4000 	ldr.w	r4, [r8]
 80068f8:	4627      	mov	r7, r4
 80068fa:	2f00      	cmp	r7, #0
 80068fc:	d143      	bne.n	8006986 <_malloc_r+0xd6>
 80068fe:	2c00      	cmp	r4, #0
 8006900:	d04b      	beq.n	800699a <_malloc_r+0xea>
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	4639      	mov	r1, r7
 8006906:	4630      	mov	r0, r6
 8006908:	eb04 0903 	add.w	r9, r4, r3
 800690c:	f001 fedc 	bl	80086c8 <_sbrk_r>
 8006910:	4581      	cmp	r9, r0
 8006912:	d142      	bne.n	800699a <_malloc_r+0xea>
 8006914:	6821      	ldr	r1, [r4, #0]
 8006916:	1a6d      	subs	r5, r5, r1
 8006918:	4629      	mov	r1, r5
 800691a:	4630      	mov	r0, r6
 800691c:	f7ff ffa6 	bl	800686c <sbrk_aligned>
 8006920:	3001      	adds	r0, #1
 8006922:	d03a      	beq.n	800699a <_malloc_r+0xea>
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	442b      	add	r3, r5
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	f8d8 3000 	ldr.w	r3, [r8]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	bb62      	cbnz	r2, 800698c <_malloc_r+0xdc>
 8006932:	f8c8 7000 	str.w	r7, [r8]
 8006936:	e00f      	b.n	8006958 <_malloc_r+0xa8>
 8006938:	6822      	ldr	r2, [r4, #0]
 800693a:	1b52      	subs	r2, r2, r5
 800693c:	d420      	bmi.n	8006980 <_malloc_r+0xd0>
 800693e:	2a0b      	cmp	r2, #11
 8006940:	d917      	bls.n	8006972 <_malloc_r+0xc2>
 8006942:	1961      	adds	r1, r4, r5
 8006944:	42a3      	cmp	r3, r4
 8006946:	6025      	str	r5, [r4, #0]
 8006948:	bf18      	it	ne
 800694a:	6059      	strne	r1, [r3, #4]
 800694c:	6863      	ldr	r3, [r4, #4]
 800694e:	bf08      	it	eq
 8006950:	f8c8 1000 	streq.w	r1, [r8]
 8006954:	5162      	str	r2, [r4, r5]
 8006956:	604b      	str	r3, [r1, #4]
 8006958:	4630      	mov	r0, r6
 800695a:	f000 f82f 	bl	80069bc <__malloc_unlock>
 800695e:	f104 000b 	add.w	r0, r4, #11
 8006962:	1d23      	adds	r3, r4, #4
 8006964:	f020 0007 	bic.w	r0, r0, #7
 8006968:	1ac2      	subs	r2, r0, r3
 800696a:	bf1c      	itt	ne
 800696c:	1a1b      	subne	r3, r3, r0
 800696e:	50a3      	strne	r3, [r4, r2]
 8006970:	e7af      	b.n	80068d2 <_malloc_r+0x22>
 8006972:	6862      	ldr	r2, [r4, #4]
 8006974:	42a3      	cmp	r3, r4
 8006976:	bf0c      	ite	eq
 8006978:	f8c8 2000 	streq.w	r2, [r8]
 800697c:	605a      	strne	r2, [r3, #4]
 800697e:	e7eb      	b.n	8006958 <_malloc_r+0xa8>
 8006980:	4623      	mov	r3, r4
 8006982:	6864      	ldr	r4, [r4, #4]
 8006984:	e7ae      	b.n	80068e4 <_malloc_r+0x34>
 8006986:	463c      	mov	r4, r7
 8006988:	687f      	ldr	r7, [r7, #4]
 800698a:	e7b6      	b.n	80068fa <_malloc_r+0x4a>
 800698c:	461a      	mov	r2, r3
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	42a3      	cmp	r3, r4
 8006992:	d1fb      	bne.n	800698c <_malloc_r+0xdc>
 8006994:	2300      	movs	r3, #0
 8006996:	6053      	str	r3, [r2, #4]
 8006998:	e7de      	b.n	8006958 <_malloc_r+0xa8>
 800699a:	230c      	movs	r3, #12
 800699c:	6033      	str	r3, [r6, #0]
 800699e:	4630      	mov	r0, r6
 80069a0:	f000 f80c 	bl	80069bc <__malloc_unlock>
 80069a4:	e794      	b.n	80068d0 <_malloc_r+0x20>
 80069a6:	6005      	str	r5, [r0, #0]
 80069a8:	e7d6      	b.n	8006958 <_malloc_r+0xa8>
 80069aa:	bf00      	nop
 80069ac:	200003e4 	.word	0x200003e4

080069b0 <__malloc_lock>:
 80069b0:	4801      	ldr	r0, [pc, #4]	@ (80069b8 <__malloc_lock+0x8>)
 80069b2:	f7ff b8b2 	b.w	8005b1a <__retarget_lock_acquire_recursive>
 80069b6:	bf00      	nop
 80069b8:	200003dc 	.word	0x200003dc

080069bc <__malloc_unlock>:
 80069bc:	4801      	ldr	r0, [pc, #4]	@ (80069c4 <__malloc_unlock+0x8>)
 80069be:	f7ff b8ad 	b.w	8005b1c <__retarget_lock_release_recursive>
 80069c2:	bf00      	nop
 80069c4:	200003dc 	.word	0x200003dc

080069c8 <_Balloc>:
 80069c8:	b570      	push	{r4, r5, r6, lr}
 80069ca:	69c6      	ldr	r6, [r0, #28]
 80069cc:	4604      	mov	r4, r0
 80069ce:	460d      	mov	r5, r1
 80069d0:	b976      	cbnz	r6, 80069f0 <_Balloc+0x28>
 80069d2:	2010      	movs	r0, #16
 80069d4:	f7ff ff42 	bl	800685c <malloc>
 80069d8:	4602      	mov	r2, r0
 80069da:	61e0      	str	r0, [r4, #28]
 80069dc:	b920      	cbnz	r0, 80069e8 <_Balloc+0x20>
 80069de:	4b18      	ldr	r3, [pc, #96]	@ (8006a40 <_Balloc+0x78>)
 80069e0:	4818      	ldr	r0, [pc, #96]	@ (8006a44 <_Balloc+0x7c>)
 80069e2:	216b      	movs	r1, #107	@ 0x6b
 80069e4:	f001 fe98 	bl	8008718 <__assert_func>
 80069e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069ec:	6006      	str	r6, [r0, #0]
 80069ee:	60c6      	str	r6, [r0, #12]
 80069f0:	69e6      	ldr	r6, [r4, #28]
 80069f2:	68f3      	ldr	r3, [r6, #12]
 80069f4:	b183      	cbz	r3, 8006a18 <_Balloc+0x50>
 80069f6:	69e3      	ldr	r3, [r4, #28]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069fe:	b9b8      	cbnz	r0, 8006a30 <_Balloc+0x68>
 8006a00:	2101      	movs	r1, #1
 8006a02:	fa01 f605 	lsl.w	r6, r1, r5
 8006a06:	1d72      	adds	r2, r6, #5
 8006a08:	0092      	lsls	r2, r2, #2
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	f001 fea2 	bl	8008754 <_calloc_r>
 8006a10:	b160      	cbz	r0, 8006a2c <_Balloc+0x64>
 8006a12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a16:	e00e      	b.n	8006a36 <_Balloc+0x6e>
 8006a18:	2221      	movs	r2, #33	@ 0x21
 8006a1a:	2104      	movs	r1, #4
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	f001 fe99 	bl	8008754 <_calloc_r>
 8006a22:	69e3      	ldr	r3, [r4, #28]
 8006a24:	60f0      	str	r0, [r6, #12]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1e4      	bne.n	80069f6 <_Balloc+0x2e>
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	bd70      	pop	{r4, r5, r6, pc}
 8006a30:	6802      	ldr	r2, [r0, #0]
 8006a32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a36:	2300      	movs	r3, #0
 8006a38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a3c:	e7f7      	b.n	8006a2e <_Balloc+0x66>
 8006a3e:	bf00      	nop
 8006a40:	080099c6 	.word	0x080099c6
 8006a44:	08009a46 	.word	0x08009a46

08006a48 <_Bfree>:
 8006a48:	b570      	push	{r4, r5, r6, lr}
 8006a4a:	69c6      	ldr	r6, [r0, #28]
 8006a4c:	4605      	mov	r5, r0
 8006a4e:	460c      	mov	r4, r1
 8006a50:	b976      	cbnz	r6, 8006a70 <_Bfree+0x28>
 8006a52:	2010      	movs	r0, #16
 8006a54:	f7ff ff02 	bl	800685c <malloc>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	61e8      	str	r0, [r5, #28]
 8006a5c:	b920      	cbnz	r0, 8006a68 <_Bfree+0x20>
 8006a5e:	4b09      	ldr	r3, [pc, #36]	@ (8006a84 <_Bfree+0x3c>)
 8006a60:	4809      	ldr	r0, [pc, #36]	@ (8006a88 <_Bfree+0x40>)
 8006a62:	218f      	movs	r1, #143	@ 0x8f
 8006a64:	f001 fe58 	bl	8008718 <__assert_func>
 8006a68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a6c:	6006      	str	r6, [r0, #0]
 8006a6e:	60c6      	str	r6, [r0, #12]
 8006a70:	b13c      	cbz	r4, 8006a82 <_Bfree+0x3a>
 8006a72:	69eb      	ldr	r3, [r5, #28]
 8006a74:	6862      	ldr	r2, [r4, #4]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a7c:	6021      	str	r1, [r4, #0]
 8006a7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a82:	bd70      	pop	{r4, r5, r6, pc}
 8006a84:	080099c6 	.word	0x080099c6
 8006a88:	08009a46 	.word	0x08009a46

08006a8c <__multadd>:
 8006a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a90:	690d      	ldr	r5, [r1, #16]
 8006a92:	4607      	mov	r7, r0
 8006a94:	460c      	mov	r4, r1
 8006a96:	461e      	mov	r6, r3
 8006a98:	f101 0c14 	add.w	ip, r1, #20
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	f8dc 3000 	ldr.w	r3, [ip]
 8006aa2:	b299      	uxth	r1, r3
 8006aa4:	fb02 6101 	mla	r1, r2, r1, r6
 8006aa8:	0c1e      	lsrs	r6, r3, #16
 8006aaa:	0c0b      	lsrs	r3, r1, #16
 8006aac:	fb02 3306 	mla	r3, r2, r6, r3
 8006ab0:	b289      	uxth	r1, r1
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ab8:	4285      	cmp	r5, r0
 8006aba:	f84c 1b04 	str.w	r1, [ip], #4
 8006abe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ac2:	dcec      	bgt.n	8006a9e <__multadd+0x12>
 8006ac4:	b30e      	cbz	r6, 8006b0a <__multadd+0x7e>
 8006ac6:	68a3      	ldr	r3, [r4, #8]
 8006ac8:	42ab      	cmp	r3, r5
 8006aca:	dc19      	bgt.n	8006b00 <__multadd+0x74>
 8006acc:	6861      	ldr	r1, [r4, #4]
 8006ace:	4638      	mov	r0, r7
 8006ad0:	3101      	adds	r1, #1
 8006ad2:	f7ff ff79 	bl	80069c8 <_Balloc>
 8006ad6:	4680      	mov	r8, r0
 8006ad8:	b928      	cbnz	r0, 8006ae6 <__multadd+0x5a>
 8006ada:	4602      	mov	r2, r0
 8006adc:	4b0c      	ldr	r3, [pc, #48]	@ (8006b10 <__multadd+0x84>)
 8006ade:	480d      	ldr	r0, [pc, #52]	@ (8006b14 <__multadd+0x88>)
 8006ae0:	21ba      	movs	r1, #186	@ 0xba
 8006ae2:	f001 fe19 	bl	8008718 <__assert_func>
 8006ae6:	6922      	ldr	r2, [r4, #16]
 8006ae8:	3202      	adds	r2, #2
 8006aea:	f104 010c 	add.w	r1, r4, #12
 8006aee:	0092      	lsls	r2, r2, #2
 8006af0:	300c      	adds	r0, #12
 8006af2:	f001 fdf9 	bl	80086e8 <memcpy>
 8006af6:	4621      	mov	r1, r4
 8006af8:	4638      	mov	r0, r7
 8006afa:	f7ff ffa5 	bl	8006a48 <_Bfree>
 8006afe:	4644      	mov	r4, r8
 8006b00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b04:	3501      	adds	r5, #1
 8006b06:	615e      	str	r6, [r3, #20]
 8006b08:	6125      	str	r5, [r4, #16]
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b10:	08009a35 	.word	0x08009a35
 8006b14:	08009a46 	.word	0x08009a46

08006b18 <__s2b>:
 8006b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	4615      	mov	r5, r2
 8006b20:	461f      	mov	r7, r3
 8006b22:	2209      	movs	r2, #9
 8006b24:	3308      	adds	r3, #8
 8006b26:	4606      	mov	r6, r0
 8006b28:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	2201      	movs	r2, #1
 8006b30:	429a      	cmp	r2, r3
 8006b32:	db09      	blt.n	8006b48 <__s2b+0x30>
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff ff47 	bl	80069c8 <_Balloc>
 8006b3a:	b940      	cbnz	r0, 8006b4e <__s2b+0x36>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	4b19      	ldr	r3, [pc, #100]	@ (8006ba4 <__s2b+0x8c>)
 8006b40:	4819      	ldr	r0, [pc, #100]	@ (8006ba8 <__s2b+0x90>)
 8006b42:	21d3      	movs	r1, #211	@ 0xd3
 8006b44:	f001 fde8 	bl	8008718 <__assert_func>
 8006b48:	0052      	lsls	r2, r2, #1
 8006b4a:	3101      	adds	r1, #1
 8006b4c:	e7f0      	b.n	8006b30 <__s2b+0x18>
 8006b4e:	9b08      	ldr	r3, [sp, #32]
 8006b50:	6143      	str	r3, [r0, #20]
 8006b52:	2d09      	cmp	r5, #9
 8006b54:	f04f 0301 	mov.w	r3, #1
 8006b58:	6103      	str	r3, [r0, #16]
 8006b5a:	dd16      	ble.n	8006b8a <__s2b+0x72>
 8006b5c:	f104 0909 	add.w	r9, r4, #9
 8006b60:	46c8      	mov	r8, r9
 8006b62:	442c      	add	r4, r5
 8006b64:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006b68:	4601      	mov	r1, r0
 8006b6a:	3b30      	subs	r3, #48	@ 0x30
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	4630      	mov	r0, r6
 8006b70:	f7ff ff8c 	bl	8006a8c <__multadd>
 8006b74:	45a0      	cmp	r8, r4
 8006b76:	d1f5      	bne.n	8006b64 <__s2b+0x4c>
 8006b78:	f1a5 0408 	sub.w	r4, r5, #8
 8006b7c:	444c      	add	r4, r9
 8006b7e:	1b2d      	subs	r5, r5, r4
 8006b80:	1963      	adds	r3, r4, r5
 8006b82:	42bb      	cmp	r3, r7
 8006b84:	db04      	blt.n	8006b90 <__s2b+0x78>
 8006b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b8a:	340a      	adds	r4, #10
 8006b8c:	2509      	movs	r5, #9
 8006b8e:	e7f6      	b.n	8006b7e <__s2b+0x66>
 8006b90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b94:	4601      	mov	r1, r0
 8006b96:	3b30      	subs	r3, #48	@ 0x30
 8006b98:	220a      	movs	r2, #10
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	f7ff ff76 	bl	8006a8c <__multadd>
 8006ba0:	e7ee      	b.n	8006b80 <__s2b+0x68>
 8006ba2:	bf00      	nop
 8006ba4:	08009a35 	.word	0x08009a35
 8006ba8:	08009a46 	.word	0x08009a46

08006bac <__hi0bits>:
 8006bac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	bf36      	itet	cc
 8006bb4:	0403      	lslcc	r3, r0, #16
 8006bb6:	2000      	movcs	r0, #0
 8006bb8:	2010      	movcc	r0, #16
 8006bba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bbe:	bf3c      	itt	cc
 8006bc0:	021b      	lslcc	r3, r3, #8
 8006bc2:	3008      	addcc	r0, #8
 8006bc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bc8:	bf3c      	itt	cc
 8006bca:	011b      	lslcc	r3, r3, #4
 8006bcc:	3004      	addcc	r0, #4
 8006bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd2:	bf3c      	itt	cc
 8006bd4:	009b      	lslcc	r3, r3, #2
 8006bd6:	3002      	addcc	r0, #2
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	db05      	blt.n	8006be8 <__hi0bits+0x3c>
 8006bdc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006be0:	f100 0001 	add.w	r0, r0, #1
 8006be4:	bf08      	it	eq
 8006be6:	2020      	moveq	r0, #32
 8006be8:	4770      	bx	lr

08006bea <__lo0bits>:
 8006bea:	6803      	ldr	r3, [r0, #0]
 8006bec:	4602      	mov	r2, r0
 8006bee:	f013 0007 	ands.w	r0, r3, #7
 8006bf2:	d00b      	beq.n	8006c0c <__lo0bits+0x22>
 8006bf4:	07d9      	lsls	r1, r3, #31
 8006bf6:	d421      	bmi.n	8006c3c <__lo0bits+0x52>
 8006bf8:	0798      	lsls	r0, r3, #30
 8006bfa:	bf49      	itett	mi
 8006bfc:	085b      	lsrmi	r3, r3, #1
 8006bfe:	089b      	lsrpl	r3, r3, #2
 8006c00:	2001      	movmi	r0, #1
 8006c02:	6013      	strmi	r3, [r2, #0]
 8006c04:	bf5c      	itt	pl
 8006c06:	6013      	strpl	r3, [r2, #0]
 8006c08:	2002      	movpl	r0, #2
 8006c0a:	4770      	bx	lr
 8006c0c:	b299      	uxth	r1, r3
 8006c0e:	b909      	cbnz	r1, 8006c14 <__lo0bits+0x2a>
 8006c10:	0c1b      	lsrs	r3, r3, #16
 8006c12:	2010      	movs	r0, #16
 8006c14:	b2d9      	uxtb	r1, r3
 8006c16:	b909      	cbnz	r1, 8006c1c <__lo0bits+0x32>
 8006c18:	3008      	adds	r0, #8
 8006c1a:	0a1b      	lsrs	r3, r3, #8
 8006c1c:	0719      	lsls	r1, r3, #28
 8006c1e:	bf04      	itt	eq
 8006c20:	091b      	lsreq	r3, r3, #4
 8006c22:	3004      	addeq	r0, #4
 8006c24:	0799      	lsls	r1, r3, #30
 8006c26:	bf04      	itt	eq
 8006c28:	089b      	lsreq	r3, r3, #2
 8006c2a:	3002      	addeq	r0, #2
 8006c2c:	07d9      	lsls	r1, r3, #31
 8006c2e:	d403      	bmi.n	8006c38 <__lo0bits+0x4e>
 8006c30:	085b      	lsrs	r3, r3, #1
 8006c32:	f100 0001 	add.w	r0, r0, #1
 8006c36:	d003      	beq.n	8006c40 <__lo0bits+0x56>
 8006c38:	6013      	str	r3, [r2, #0]
 8006c3a:	4770      	bx	lr
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	4770      	bx	lr
 8006c40:	2020      	movs	r0, #32
 8006c42:	4770      	bx	lr

08006c44 <__i2b>:
 8006c44:	b510      	push	{r4, lr}
 8006c46:	460c      	mov	r4, r1
 8006c48:	2101      	movs	r1, #1
 8006c4a:	f7ff febd 	bl	80069c8 <_Balloc>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	b928      	cbnz	r0, 8006c5e <__i2b+0x1a>
 8006c52:	4b05      	ldr	r3, [pc, #20]	@ (8006c68 <__i2b+0x24>)
 8006c54:	4805      	ldr	r0, [pc, #20]	@ (8006c6c <__i2b+0x28>)
 8006c56:	f240 1145 	movw	r1, #325	@ 0x145
 8006c5a:	f001 fd5d 	bl	8008718 <__assert_func>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	6144      	str	r4, [r0, #20]
 8006c62:	6103      	str	r3, [r0, #16]
 8006c64:	bd10      	pop	{r4, pc}
 8006c66:	bf00      	nop
 8006c68:	08009a35 	.word	0x08009a35
 8006c6c:	08009a46 	.word	0x08009a46

08006c70 <__multiply>:
 8006c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c74:	4614      	mov	r4, r2
 8006c76:	690a      	ldr	r2, [r1, #16]
 8006c78:	6923      	ldr	r3, [r4, #16]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	bfa8      	it	ge
 8006c7e:	4623      	movge	r3, r4
 8006c80:	460f      	mov	r7, r1
 8006c82:	bfa4      	itt	ge
 8006c84:	460c      	movge	r4, r1
 8006c86:	461f      	movge	r7, r3
 8006c88:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006c8c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006c90:	68a3      	ldr	r3, [r4, #8]
 8006c92:	6861      	ldr	r1, [r4, #4]
 8006c94:	eb0a 0609 	add.w	r6, sl, r9
 8006c98:	42b3      	cmp	r3, r6
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	bfb8      	it	lt
 8006c9e:	3101      	addlt	r1, #1
 8006ca0:	f7ff fe92 	bl	80069c8 <_Balloc>
 8006ca4:	b930      	cbnz	r0, 8006cb4 <__multiply+0x44>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	4b44      	ldr	r3, [pc, #272]	@ (8006dbc <__multiply+0x14c>)
 8006caa:	4845      	ldr	r0, [pc, #276]	@ (8006dc0 <__multiply+0x150>)
 8006cac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006cb0:	f001 fd32 	bl	8008718 <__assert_func>
 8006cb4:	f100 0514 	add.w	r5, r0, #20
 8006cb8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006cbc:	462b      	mov	r3, r5
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	4543      	cmp	r3, r8
 8006cc2:	d321      	bcc.n	8006d08 <__multiply+0x98>
 8006cc4:	f107 0114 	add.w	r1, r7, #20
 8006cc8:	f104 0214 	add.w	r2, r4, #20
 8006ccc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006cd0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006cd4:	9302      	str	r3, [sp, #8]
 8006cd6:	1b13      	subs	r3, r2, r4
 8006cd8:	3b15      	subs	r3, #21
 8006cda:	f023 0303 	bic.w	r3, r3, #3
 8006cde:	3304      	adds	r3, #4
 8006ce0:	f104 0715 	add.w	r7, r4, #21
 8006ce4:	42ba      	cmp	r2, r7
 8006ce6:	bf38      	it	cc
 8006ce8:	2304      	movcc	r3, #4
 8006cea:	9301      	str	r3, [sp, #4]
 8006cec:	9b02      	ldr	r3, [sp, #8]
 8006cee:	9103      	str	r1, [sp, #12]
 8006cf0:	428b      	cmp	r3, r1
 8006cf2:	d80c      	bhi.n	8006d0e <__multiply+0x9e>
 8006cf4:	2e00      	cmp	r6, #0
 8006cf6:	dd03      	ble.n	8006d00 <__multiply+0x90>
 8006cf8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d05b      	beq.n	8006db8 <__multiply+0x148>
 8006d00:	6106      	str	r6, [r0, #16]
 8006d02:	b005      	add	sp, #20
 8006d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d08:	f843 2b04 	str.w	r2, [r3], #4
 8006d0c:	e7d8      	b.n	8006cc0 <__multiply+0x50>
 8006d0e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d12:	f1ba 0f00 	cmp.w	sl, #0
 8006d16:	d024      	beq.n	8006d62 <__multiply+0xf2>
 8006d18:	f104 0e14 	add.w	lr, r4, #20
 8006d1c:	46a9      	mov	r9, r5
 8006d1e:	f04f 0c00 	mov.w	ip, #0
 8006d22:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d26:	f8d9 3000 	ldr.w	r3, [r9]
 8006d2a:	fa1f fb87 	uxth.w	fp, r7
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d34:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006d38:	f8d9 7000 	ldr.w	r7, [r9]
 8006d3c:	4463      	add	r3, ip
 8006d3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006d42:	fb0a c70b 	mla	r7, sl, fp, ip
 8006d46:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006d50:	4572      	cmp	r2, lr
 8006d52:	f849 3b04 	str.w	r3, [r9], #4
 8006d56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006d5a:	d8e2      	bhi.n	8006d22 <__multiply+0xb2>
 8006d5c:	9b01      	ldr	r3, [sp, #4]
 8006d5e:	f845 c003 	str.w	ip, [r5, r3]
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006d68:	3104      	adds	r1, #4
 8006d6a:	f1b9 0f00 	cmp.w	r9, #0
 8006d6e:	d021      	beq.n	8006db4 <__multiply+0x144>
 8006d70:	682b      	ldr	r3, [r5, #0]
 8006d72:	f104 0c14 	add.w	ip, r4, #20
 8006d76:	46ae      	mov	lr, r5
 8006d78:	f04f 0a00 	mov.w	sl, #0
 8006d7c:	f8bc b000 	ldrh.w	fp, [ip]
 8006d80:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006d84:	fb09 770b 	mla	r7, r9, fp, r7
 8006d88:	4457      	add	r7, sl
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006d90:	f84e 3b04 	str.w	r3, [lr], #4
 8006d94:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006d98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d9c:	f8be 3000 	ldrh.w	r3, [lr]
 8006da0:	fb09 330a 	mla	r3, r9, sl, r3
 8006da4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006da8:	4562      	cmp	r2, ip
 8006daa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dae:	d8e5      	bhi.n	8006d7c <__multiply+0x10c>
 8006db0:	9f01      	ldr	r7, [sp, #4]
 8006db2:	51eb      	str	r3, [r5, r7]
 8006db4:	3504      	adds	r5, #4
 8006db6:	e799      	b.n	8006cec <__multiply+0x7c>
 8006db8:	3e01      	subs	r6, #1
 8006dba:	e79b      	b.n	8006cf4 <__multiply+0x84>
 8006dbc:	08009a35 	.word	0x08009a35
 8006dc0:	08009a46 	.word	0x08009a46

08006dc4 <__pow5mult>:
 8006dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc8:	4615      	mov	r5, r2
 8006dca:	f012 0203 	ands.w	r2, r2, #3
 8006dce:	4607      	mov	r7, r0
 8006dd0:	460e      	mov	r6, r1
 8006dd2:	d007      	beq.n	8006de4 <__pow5mult+0x20>
 8006dd4:	4c25      	ldr	r4, [pc, #148]	@ (8006e6c <__pow5mult+0xa8>)
 8006dd6:	3a01      	subs	r2, #1
 8006dd8:	2300      	movs	r3, #0
 8006dda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006dde:	f7ff fe55 	bl	8006a8c <__multadd>
 8006de2:	4606      	mov	r6, r0
 8006de4:	10ad      	asrs	r5, r5, #2
 8006de6:	d03d      	beq.n	8006e64 <__pow5mult+0xa0>
 8006de8:	69fc      	ldr	r4, [r7, #28]
 8006dea:	b97c      	cbnz	r4, 8006e0c <__pow5mult+0x48>
 8006dec:	2010      	movs	r0, #16
 8006dee:	f7ff fd35 	bl	800685c <malloc>
 8006df2:	4602      	mov	r2, r0
 8006df4:	61f8      	str	r0, [r7, #28]
 8006df6:	b928      	cbnz	r0, 8006e04 <__pow5mult+0x40>
 8006df8:	4b1d      	ldr	r3, [pc, #116]	@ (8006e70 <__pow5mult+0xac>)
 8006dfa:	481e      	ldr	r0, [pc, #120]	@ (8006e74 <__pow5mult+0xb0>)
 8006dfc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e00:	f001 fc8a 	bl	8008718 <__assert_func>
 8006e04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e08:	6004      	str	r4, [r0, #0]
 8006e0a:	60c4      	str	r4, [r0, #12]
 8006e0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e14:	b94c      	cbnz	r4, 8006e2a <__pow5mult+0x66>
 8006e16:	f240 2171 	movw	r1, #625	@ 0x271
 8006e1a:	4638      	mov	r0, r7
 8006e1c:	f7ff ff12 	bl	8006c44 <__i2b>
 8006e20:	2300      	movs	r3, #0
 8006e22:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e26:	4604      	mov	r4, r0
 8006e28:	6003      	str	r3, [r0, #0]
 8006e2a:	f04f 0900 	mov.w	r9, #0
 8006e2e:	07eb      	lsls	r3, r5, #31
 8006e30:	d50a      	bpl.n	8006e48 <__pow5mult+0x84>
 8006e32:	4631      	mov	r1, r6
 8006e34:	4622      	mov	r2, r4
 8006e36:	4638      	mov	r0, r7
 8006e38:	f7ff ff1a 	bl	8006c70 <__multiply>
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4680      	mov	r8, r0
 8006e40:	4638      	mov	r0, r7
 8006e42:	f7ff fe01 	bl	8006a48 <_Bfree>
 8006e46:	4646      	mov	r6, r8
 8006e48:	106d      	asrs	r5, r5, #1
 8006e4a:	d00b      	beq.n	8006e64 <__pow5mult+0xa0>
 8006e4c:	6820      	ldr	r0, [r4, #0]
 8006e4e:	b938      	cbnz	r0, 8006e60 <__pow5mult+0x9c>
 8006e50:	4622      	mov	r2, r4
 8006e52:	4621      	mov	r1, r4
 8006e54:	4638      	mov	r0, r7
 8006e56:	f7ff ff0b 	bl	8006c70 <__multiply>
 8006e5a:	6020      	str	r0, [r4, #0]
 8006e5c:	f8c0 9000 	str.w	r9, [r0]
 8006e60:	4604      	mov	r4, r0
 8006e62:	e7e4      	b.n	8006e2e <__pow5mult+0x6a>
 8006e64:	4630      	mov	r0, r6
 8006e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e6a:	bf00      	nop
 8006e6c:	08009aa0 	.word	0x08009aa0
 8006e70:	080099c6 	.word	0x080099c6
 8006e74:	08009a46 	.word	0x08009a46

08006e78 <__lshift>:
 8006e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e7c:	460c      	mov	r4, r1
 8006e7e:	6849      	ldr	r1, [r1, #4]
 8006e80:	6923      	ldr	r3, [r4, #16]
 8006e82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e86:	68a3      	ldr	r3, [r4, #8]
 8006e88:	4607      	mov	r7, r0
 8006e8a:	4691      	mov	r9, r2
 8006e8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e90:	f108 0601 	add.w	r6, r8, #1
 8006e94:	42b3      	cmp	r3, r6
 8006e96:	db0b      	blt.n	8006eb0 <__lshift+0x38>
 8006e98:	4638      	mov	r0, r7
 8006e9a:	f7ff fd95 	bl	80069c8 <_Balloc>
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	b948      	cbnz	r0, 8006eb6 <__lshift+0x3e>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	4b28      	ldr	r3, [pc, #160]	@ (8006f48 <__lshift+0xd0>)
 8006ea6:	4829      	ldr	r0, [pc, #164]	@ (8006f4c <__lshift+0xd4>)
 8006ea8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006eac:	f001 fc34 	bl	8008718 <__assert_func>
 8006eb0:	3101      	adds	r1, #1
 8006eb2:	005b      	lsls	r3, r3, #1
 8006eb4:	e7ee      	b.n	8006e94 <__lshift+0x1c>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f100 0114 	add.w	r1, r0, #20
 8006ebc:	f100 0210 	add.w	r2, r0, #16
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	4553      	cmp	r3, sl
 8006ec4:	db33      	blt.n	8006f2e <__lshift+0xb6>
 8006ec6:	6920      	ldr	r0, [r4, #16]
 8006ec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ecc:	f104 0314 	add.w	r3, r4, #20
 8006ed0:	f019 091f 	ands.w	r9, r9, #31
 8006ed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ed8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006edc:	d02b      	beq.n	8006f36 <__lshift+0xbe>
 8006ede:	f1c9 0e20 	rsb	lr, r9, #32
 8006ee2:	468a      	mov	sl, r1
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	6818      	ldr	r0, [r3, #0]
 8006ee8:	fa00 f009 	lsl.w	r0, r0, r9
 8006eec:	4310      	orrs	r0, r2
 8006eee:	f84a 0b04 	str.w	r0, [sl], #4
 8006ef2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ef6:	459c      	cmp	ip, r3
 8006ef8:	fa22 f20e 	lsr.w	r2, r2, lr
 8006efc:	d8f3      	bhi.n	8006ee6 <__lshift+0x6e>
 8006efe:	ebac 0304 	sub.w	r3, ip, r4
 8006f02:	3b15      	subs	r3, #21
 8006f04:	f023 0303 	bic.w	r3, r3, #3
 8006f08:	3304      	adds	r3, #4
 8006f0a:	f104 0015 	add.w	r0, r4, #21
 8006f0e:	4584      	cmp	ip, r0
 8006f10:	bf38      	it	cc
 8006f12:	2304      	movcc	r3, #4
 8006f14:	50ca      	str	r2, [r1, r3]
 8006f16:	b10a      	cbz	r2, 8006f1c <__lshift+0xa4>
 8006f18:	f108 0602 	add.w	r6, r8, #2
 8006f1c:	3e01      	subs	r6, #1
 8006f1e:	4638      	mov	r0, r7
 8006f20:	612e      	str	r6, [r5, #16]
 8006f22:	4621      	mov	r1, r4
 8006f24:	f7ff fd90 	bl	8006a48 <_Bfree>
 8006f28:	4628      	mov	r0, r5
 8006f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f32:	3301      	adds	r3, #1
 8006f34:	e7c5      	b.n	8006ec2 <__lshift+0x4a>
 8006f36:	3904      	subs	r1, #4
 8006f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f40:	459c      	cmp	ip, r3
 8006f42:	d8f9      	bhi.n	8006f38 <__lshift+0xc0>
 8006f44:	e7ea      	b.n	8006f1c <__lshift+0xa4>
 8006f46:	bf00      	nop
 8006f48:	08009a35 	.word	0x08009a35
 8006f4c:	08009a46 	.word	0x08009a46

08006f50 <__mcmp>:
 8006f50:	690a      	ldr	r2, [r1, #16]
 8006f52:	4603      	mov	r3, r0
 8006f54:	6900      	ldr	r0, [r0, #16]
 8006f56:	1a80      	subs	r0, r0, r2
 8006f58:	b530      	push	{r4, r5, lr}
 8006f5a:	d10e      	bne.n	8006f7a <__mcmp+0x2a>
 8006f5c:	3314      	adds	r3, #20
 8006f5e:	3114      	adds	r1, #20
 8006f60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006f64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006f6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006f70:	4295      	cmp	r5, r2
 8006f72:	d003      	beq.n	8006f7c <__mcmp+0x2c>
 8006f74:	d205      	bcs.n	8006f82 <__mcmp+0x32>
 8006f76:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7a:	bd30      	pop	{r4, r5, pc}
 8006f7c:	42a3      	cmp	r3, r4
 8006f7e:	d3f3      	bcc.n	8006f68 <__mcmp+0x18>
 8006f80:	e7fb      	b.n	8006f7a <__mcmp+0x2a>
 8006f82:	2001      	movs	r0, #1
 8006f84:	e7f9      	b.n	8006f7a <__mcmp+0x2a>
	...

08006f88 <__mdiff>:
 8006f88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8c:	4689      	mov	r9, r1
 8006f8e:	4606      	mov	r6, r0
 8006f90:	4611      	mov	r1, r2
 8006f92:	4648      	mov	r0, r9
 8006f94:	4614      	mov	r4, r2
 8006f96:	f7ff ffdb 	bl	8006f50 <__mcmp>
 8006f9a:	1e05      	subs	r5, r0, #0
 8006f9c:	d112      	bne.n	8006fc4 <__mdiff+0x3c>
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	f7ff fd11 	bl	80069c8 <_Balloc>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	b928      	cbnz	r0, 8006fb6 <__mdiff+0x2e>
 8006faa:	4b3f      	ldr	r3, [pc, #252]	@ (80070a8 <__mdiff+0x120>)
 8006fac:	f240 2137 	movw	r1, #567	@ 0x237
 8006fb0:	483e      	ldr	r0, [pc, #248]	@ (80070ac <__mdiff+0x124>)
 8006fb2:	f001 fbb1 	bl	8008718 <__assert_func>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006fbc:	4610      	mov	r0, r2
 8006fbe:	b003      	add	sp, #12
 8006fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc4:	bfbc      	itt	lt
 8006fc6:	464b      	movlt	r3, r9
 8006fc8:	46a1      	movlt	r9, r4
 8006fca:	4630      	mov	r0, r6
 8006fcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006fd0:	bfba      	itte	lt
 8006fd2:	461c      	movlt	r4, r3
 8006fd4:	2501      	movlt	r5, #1
 8006fd6:	2500      	movge	r5, #0
 8006fd8:	f7ff fcf6 	bl	80069c8 <_Balloc>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	b918      	cbnz	r0, 8006fe8 <__mdiff+0x60>
 8006fe0:	4b31      	ldr	r3, [pc, #196]	@ (80070a8 <__mdiff+0x120>)
 8006fe2:	f240 2145 	movw	r1, #581	@ 0x245
 8006fe6:	e7e3      	b.n	8006fb0 <__mdiff+0x28>
 8006fe8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006fec:	6926      	ldr	r6, [r4, #16]
 8006fee:	60c5      	str	r5, [r0, #12]
 8006ff0:	f109 0310 	add.w	r3, r9, #16
 8006ff4:	f109 0514 	add.w	r5, r9, #20
 8006ff8:	f104 0e14 	add.w	lr, r4, #20
 8006ffc:	f100 0b14 	add.w	fp, r0, #20
 8007000:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007004:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007008:	9301      	str	r3, [sp, #4]
 800700a:	46d9      	mov	r9, fp
 800700c:	f04f 0c00 	mov.w	ip, #0
 8007010:	9b01      	ldr	r3, [sp, #4]
 8007012:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007016:	f853 af04 	ldr.w	sl, [r3, #4]!
 800701a:	9301      	str	r3, [sp, #4]
 800701c:	fa1f f38a 	uxth.w	r3, sl
 8007020:	4619      	mov	r1, r3
 8007022:	b283      	uxth	r3, r0
 8007024:	1acb      	subs	r3, r1, r3
 8007026:	0c00      	lsrs	r0, r0, #16
 8007028:	4463      	add	r3, ip
 800702a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800702e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007032:	b29b      	uxth	r3, r3
 8007034:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007038:	4576      	cmp	r6, lr
 800703a:	f849 3b04 	str.w	r3, [r9], #4
 800703e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007042:	d8e5      	bhi.n	8007010 <__mdiff+0x88>
 8007044:	1b33      	subs	r3, r6, r4
 8007046:	3b15      	subs	r3, #21
 8007048:	f023 0303 	bic.w	r3, r3, #3
 800704c:	3415      	adds	r4, #21
 800704e:	3304      	adds	r3, #4
 8007050:	42a6      	cmp	r6, r4
 8007052:	bf38      	it	cc
 8007054:	2304      	movcc	r3, #4
 8007056:	441d      	add	r5, r3
 8007058:	445b      	add	r3, fp
 800705a:	461e      	mov	r6, r3
 800705c:	462c      	mov	r4, r5
 800705e:	4544      	cmp	r4, r8
 8007060:	d30e      	bcc.n	8007080 <__mdiff+0xf8>
 8007062:	f108 0103 	add.w	r1, r8, #3
 8007066:	1b49      	subs	r1, r1, r5
 8007068:	f021 0103 	bic.w	r1, r1, #3
 800706c:	3d03      	subs	r5, #3
 800706e:	45a8      	cmp	r8, r5
 8007070:	bf38      	it	cc
 8007072:	2100      	movcc	r1, #0
 8007074:	440b      	add	r3, r1
 8007076:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800707a:	b191      	cbz	r1, 80070a2 <__mdiff+0x11a>
 800707c:	6117      	str	r7, [r2, #16]
 800707e:	e79d      	b.n	8006fbc <__mdiff+0x34>
 8007080:	f854 1b04 	ldr.w	r1, [r4], #4
 8007084:	46e6      	mov	lr, ip
 8007086:	0c08      	lsrs	r0, r1, #16
 8007088:	fa1c fc81 	uxtah	ip, ip, r1
 800708c:	4471      	add	r1, lr
 800708e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007092:	b289      	uxth	r1, r1
 8007094:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007098:	f846 1b04 	str.w	r1, [r6], #4
 800709c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070a0:	e7dd      	b.n	800705e <__mdiff+0xd6>
 80070a2:	3f01      	subs	r7, #1
 80070a4:	e7e7      	b.n	8007076 <__mdiff+0xee>
 80070a6:	bf00      	nop
 80070a8:	08009a35 	.word	0x08009a35
 80070ac:	08009a46 	.word	0x08009a46

080070b0 <__ulp>:
 80070b0:	b082      	sub	sp, #8
 80070b2:	ed8d 0b00 	vstr	d0, [sp]
 80070b6:	9a01      	ldr	r2, [sp, #4]
 80070b8:	4b0f      	ldr	r3, [pc, #60]	@ (80070f8 <__ulp+0x48>)
 80070ba:	4013      	ands	r3, r2
 80070bc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	dc08      	bgt.n	80070d6 <__ulp+0x26>
 80070c4:	425b      	negs	r3, r3
 80070c6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80070ca:	ea4f 5223 	mov.w	r2, r3, asr #20
 80070ce:	da04      	bge.n	80070da <__ulp+0x2a>
 80070d0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80070d4:	4113      	asrs	r3, r2
 80070d6:	2200      	movs	r2, #0
 80070d8:	e008      	b.n	80070ec <__ulp+0x3c>
 80070da:	f1a2 0314 	sub.w	r3, r2, #20
 80070de:	2b1e      	cmp	r3, #30
 80070e0:	bfda      	itte	le
 80070e2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80070e6:	40da      	lsrle	r2, r3
 80070e8:	2201      	movgt	r2, #1
 80070ea:	2300      	movs	r3, #0
 80070ec:	4619      	mov	r1, r3
 80070ee:	4610      	mov	r0, r2
 80070f0:	ec41 0b10 	vmov	d0, r0, r1
 80070f4:	b002      	add	sp, #8
 80070f6:	4770      	bx	lr
 80070f8:	7ff00000 	.word	0x7ff00000

080070fc <__b2d>:
 80070fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007100:	6906      	ldr	r6, [r0, #16]
 8007102:	f100 0814 	add.w	r8, r0, #20
 8007106:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800710a:	1f37      	subs	r7, r6, #4
 800710c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007110:	4610      	mov	r0, r2
 8007112:	f7ff fd4b 	bl	8006bac <__hi0bits>
 8007116:	f1c0 0320 	rsb	r3, r0, #32
 800711a:	280a      	cmp	r0, #10
 800711c:	600b      	str	r3, [r1, #0]
 800711e:	491b      	ldr	r1, [pc, #108]	@ (800718c <__b2d+0x90>)
 8007120:	dc15      	bgt.n	800714e <__b2d+0x52>
 8007122:	f1c0 0c0b 	rsb	ip, r0, #11
 8007126:	fa22 f30c 	lsr.w	r3, r2, ip
 800712a:	45b8      	cmp	r8, r7
 800712c:	ea43 0501 	orr.w	r5, r3, r1
 8007130:	bf34      	ite	cc
 8007132:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007136:	2300      	movcs	r3, #0
 8007138:	3015      	adds	r0, #21
 800713a:	fa02 f000 	lsl.w	r0, r2, r0
 800713e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007142:	4303      	orrs	r3, r0
 8007144:	461c      	mov	r4, r3
 8007146:	ec45 4b10 	vmov	d0, r4, r5
 800714a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800714e:	45b8      	cmp	r8, r7
 8007150:	bf3a      	itte	cc
 8007152:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007156:	f1a6 0708 	subcc.w	r7, r6, #8
 800715a:	2300      	movcs	r3, #0
 800715c:	380b      	subs	r0, #11
 800715e:	d012      	beq.n	8007186 <__b2d+0x8a>
 8007160:	f1c0 0120 	rsb	r1, r0, #32
 8007164:	fa23 f401 	lsr.w	r4, r3, r1
 8007168:	4082      	lsls	r2, r0
 800716a:	4322      	orrs	r2, r4
 800716c:	4547      	cmp	r7, r8
 800716e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007172:	bf8c      	ite	hi
 8007174:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007178:	2200      	movls	r2, #0
 800717a:	4083      	lsls	r3, r0
 800717c:	40ca      	lsrs	r2, r1
 800717e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007182:	4313      	orrs	r3, r2
 8007184:	e7de      	b.n	8007144 <__b2d+0x48>
 8007186:	ea42 0501 	orr.w	r5, r2, r1
 800718a:	e7db      	b.n	8007144 <__b2d+0x48>
 800718c:	3ff00000 	.word	0x3ff00000

08007190 <__d2b>:
 8007190:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007194:	460f      	mov	r7, r1
 8007196:	2101      	movs	r1, #1
 8007198:	ec59 8b10 	vmov	r8, r9, d0
 800719c:	4616      	mov	r6, r2
 800719e:	f7ff fc13 	bl	80069c8 <_Balloc>
 80071a2:	4604      	mov	r4, r0
 80071a4:	b930      	cbnz	r0, 80071b4 <__d2b+0x24>
 80071a6:	4602      	mov	r2, r0
 80071a8:	4b23      	ldr	r3, [pc, #140]	@ (8007238 <__d2b+0xa8>)
 80071aa:	4824      	ldr	r0, [pc, #144]	@ (800723c <__d2b+0xac>)
 80071ac:	f240 310f 	movw	r1, #783	@ 0x30f
 80071b0:	f001 fab2 	bl	8008718 <__assert_func>
 80071b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071bc:	b10d      	cbz	r5, 80071c2 <__d2b+0x32>
 80071be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071c2:	9301      	str	r3, [sp, #4]
 80071c4:	f1b8 0300 	subs.w	r3, r8, #0
 80071c8:	d023      	beq.n	8007212 <__d2b+0x82>
 80071ca:	4668      	mov	r0, sp
 80071cc:	9300      	str	r3, [sp, #0]
 80071ce:	f7ff fd0c 	bl	8006bea <__lo0bits>
 80071d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071d6:	b1d0      	cbz	r0, 800720e <__d2b+0x7e>
 80071d8:	f1c0 0320 	rsb	r3, r0, #32
 80071dc:	fa02 f303 	lsl.w	r3, r2, r3
 80071e0:	430b      	orrs	r3, r1
 80071e2:	40c2      	lsrs	r2, r0
 80071e4:	6163      	str	r3, [r4, #20]
 80071e6:	9201      	str	r2, [sp, #4]
 80071e8:	9b01      	ldr	r3, [sp, #4]
 80071ea:	61a3      	str	r3, [r4, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bf0c      	ite	eq
 80071f0:	2201      	moveq	r2, #1
 80071f2:	2202      	movne	r2, #2
 80071f4:	6122      	str	r2, [r4, #16]
 80071f6:	b1a5      	cbz	r5, 8007222 <__d2b+0x92>
 80071f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80071fc:	4405      	add	r5, r0
 80071fe:	603d      	str	r5, [r7, #0]
 8007200:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007204:	6030      	str	r0, [r6, #0]
 8007206:	4620      	mov	r0, r4
 8007208:	b003      	add	sp, #12
 800720a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800720e:	6161      	str	r1, [r4, #20]
 8007210:	e7ea      	b.n	80071e8 <__d2b+0x58>
 8007212:	a801      	add	r0, sp, #4
 8007214:	f7ff fce9 	bl	8006bea <__lo0bits>
 8007218:	9b01      	ldr	r3, [sp, #4]
 800721a:	6163      	str	r3, [r4, #20]
 800721c:	3020      	adds	r0, #32
 800721e:	2201      	movs	r2, #1
 8007220:	e7e8      	b.n	80071f4 <__d2b+0x64>
 8007222:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007226:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800722a:	6038      	str	r0, [r7, #0]
 800722c:	6918      	ldr	r0, [r3, #16]
 800722e:	f7ff fcbd 	bl	8006bac <__hi0bits>
 8007232:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007236:	e7e5      	b.n	8007204 <__d2b+0x74>
 8007238:	08009a35 	.word	0x08009a35
 800723c:	08009a46 	.word	0x08009a46

08007240 <__ratio>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	b085      	sub	sp, #20
 8007246:	e9cd 1000 	strd	r1, r0, [sp]
 800724a:	a902      	add	r1, sp, #8
 800724c:	f7ff ff56 	bl	80070fc <__b2d>
 8007250:	9800      	ldr	r0, [sp, #0]
 8007252:	a903      	add	r1, sp, #12
 8007254:	ec55 4b10 	vmov	r4, r5, d0
 8007258:	f7ff ff50 	bl	80070fc <__b2d>
 800725c:	9b01      	ldr	r3, [sp, #4]
 800725e:	6919      	ldr	r1, [r3, #16]
 8007260:	9b00      	ldr	r3, [sp, #0]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	1ac9      	subs	r1, r1, r3
 8007266:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800726a:	1a9b      	subs	r3, r3, r2
 800726c:	ec5b ab10 	vmov	sl, fp, d0
 8007270:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007274:	2b00      	cmp	r3, #0
 8007276:	bfce      	itee	gt
 8007278:	462a      	movgt	r2, r5
 800727a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800727e:	465a      	movle	r2, fp
 8007280:	462f      	mov	r7, r5
 8007282:	46d9      	mov	r9, fp
 8007284:	bfcc      	ite	gt
 8007286:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800728a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800728e:	464b      	mov	r3, r9
 8007290:	4652      	mov	r2, sl
 8007292:	4620      	mov	r0, r4
 8007294:	4639      	mov	r1, r7
 8007296:	f7f9 fae1 	bl	800085c <__aeabi_ddiv>
 800729a:	ec41 0b10 	vmov	d0, r0, r1
 800729e:	b005      	add	sp, #20
 80072a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080072a4 <__copybits>:
 80072a4:	3901      	subs	r1, #1
 80072a6:	b570      	push	{r4, r5, r6, lr}
 80072a8:	1149      	asrs	r1, r1, #5
 80072aa:	6914      	ldr	r4, [r2, #16]
 80072ac:	3101      	adds	r1, #1
 80072ae:	f102 0314 	add.w	r3, r2, #20
 80072b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80072b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80072ba:	1f05      	subs	r5, r0, #4
 80072bc:	42a3      	cmp	r3, r4
 80072be:	d30c      	bcc.n	80072da <__copybits+0x36>
 80072c0:	1aa3      	subs	r3, r4, r2
 80072c2:	3b11      	subs	r3, #17
 80072c4:	f023 0303 	bic.w	r3, r3, #3
 80072c8:	3211      	adds	r2, #17
 80072ca:	42a2      	cmp	r2, r4
 80072cc:	bf88      	it	hi
 80072ce:	2300      	movhi	r3, #0
 80072d0:	4418      	add	r0, r3
 80072d2:	2300      	movs	r3, #0
 80072d4:	4288      	cmp	r0, r1
 80072d6:	d305      	bcc.n	80072e4 <__copybits+0x40>
 80072d8:	bd70      	pop	{r4, r5, r6, pc}
 80072da:	f853 6b04 	ldr.w	r6, [r3], #4
 80072de:	f845 6f04 	str.w	r6, [r5, #4]!
 80072e2:	e7eb      	b.n	80072bc <__copybits+0x18>
 80072e4:	f840 3b04 	str.w	r3, [r0], #4
 80072e8:	e7f4      	b.n	80072d4 <__copybits+0x30>

080072ea <__any_on>:
 80072ea:	f100 0214 	add.w	r2, r0, #20
 80072ee:	6900      	ldr	r0, [r0, #16]
 80072f0:	114b      	asrs	r3, r1, #5
 80072f2:	4298      	cmp	r0, r3
 80072f4:	b510      	push	{r4, lr}
 80072f6:	db11      	blt.n	800731c <__any_on+0x32>
 80072f8:	dd0a      	ble.n	8007310 <__any_on+0x26>
 80072fa:	f011 011f 	ands.w	r1, r1, #31
 80072fe:	d007      	beq.n	8007310 <__any_on+0x26>
 8007300:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007304:	fa24 f001 	lsr.w	r0, r4, r1
 8007308:	fa00 f101 	lsl.w	r1, r0, r1
 800730c:	428c      	cmp	r4, r1
 800730e:	d10b      	bne.n	8007328 <__any_on+0x3e>
 8007310:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007314:	4293      	cmp	r3, r2
 8007316:	d803      	bhi.n	8007320 <__any_on+0x36>
 8007318:	2000      	movs	r0, #0
 800731a:	bd10      	pop	{r4, pc}
 800731c:	4603      	mov	r3, r0
 800731e:	e7f7      	b.n	8007310 <__any_on+0x26>
 8007320:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007324:	2900      	cmp	r1, #0
 8007326:	d0f5      	beq.n	8007314 <__any_on+0x2a>
 8007328:	2001      	movs	r0, #1
 800732a:	e7f6      	b.n	800731a <__any_on+0x30>

0800732c <sulp>:
 800732c:	b570      	push	{r4, r5, r6, lr}
 800732e:	4604      	mov	r4, r0
 8007330:	460d      	mov	r5, r1
 8007332:	ec45 4b10 	vmov	d0, r4, r5
 8007336:	4616      	mov	r6, r2
 8007338:	f7ff feba 	bl	80070b0 <__ulp>
 800733c:	ec51 0b10 	vmov	r0, r1, d0
 8007340:	b17e      	cbz	r6, 8007362 <sulp+0x36>
 8007342:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007346:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800734a:	2b00      	cmp	r3, #0
 800734c:	dd09      	ble.n	8007362 <sulp+0x36>
 800734e:	051b      	lsls	r3, r3, #20
 8007350:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007354:	2400      	movs	r4, #0
 8007356:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800735a:	4622      	mov	r2, r4
 800735c:	462b      	mov	r3, r5
 800735e:	f7f9 f953 	bl	8000608 <__aeabi_dmul>
 8007362:	ec41 0b10 	vmov	d0, r0, r1
 8007366:	bd70      	pop	{r4, r5, r6, pc}

08007368 <_strtod_l>:
 8007368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736c:	b09f      	sub	sp, #124	@ 0x7c
 800736e:	460c      	mov	r4, r1
 8007370:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007372:	2200      	movs	r2, #0
 8007374:	921a      	str	r2, [sp, #104]	@ 0x68
 8007376:	9005      	str	r0, [sp, #20]
 8007378:	f04f 0a00 	mov.w	sl, #0
 800737c:	f04f 0b00 	mov.w	fp, #0
 8007380:	460a      	mov	r2, r1
 8007382:	9219      	str	r2, [sp, #100]	@ 0x64
 8007384:	7811      	ldrb	r1, [r2, #0]
 8007386:	292b      	cmp	r1, #43	@ 0x2b
 8007388:	d04a      	beq.n	8007420 <_strtod_l+0xb8>
 800738a:	d838      	bhi.n	80073fe <_strtod_l+0x96>
 800738c:	290d      	cmp	r1, #13
 800738e:	d832      	bhi.n	80073f6 <_strtod_l+0x8e>
 8007390:	2908      	cmp	r1, #8
 8007392:	d832      	bhi.n	80073fa <_strtod_l+0x92>
 8007394:	2900      	cmp	r1, #0
 8007396:	d03b      	beq.n	8007410 <_strtod_l+0xa8>
 8007398:	2200      	movs	r2, #0
 800739a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800739c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800739e:	782a      	ldrb	r2, [r5, #0]
 80073a0:	2a30      	cmp	r2, #48	@ 0x30
 80073a2:	f040 80b3 	bne.w	800750c <_strtod_l+0x1a4>
 80073a6:	786a      	ldrb	r2, [r5, #1]
 80073a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80073ac:	2a58      	cmp	r2, #88	@ 0x58
 80073ae:	d16e      	bne.n	800748e <_strtod_l+0x126>
 80073b0:	9302      	str	r3, [sp, #8]
 80073b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	4a8e      	ldr	r2, [pc, #568]	@ (80075f4 <_strtod_l+0x28c>)
 80073bc:	9805      	ldr	r0, [sp, #20]
 80073be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80073c0:	a919      	add	r1, sp, #100	@ 0x64
 80073c2:	f001 fa43 	bl	800884c <__gethex>
 80073c6:	f010 060f 	ands.w	r6, r0, #15
 80073ca:	4604      	mov	r4, r0
 80073cc:	d005      	beq.n	80073da <_strtod_l+0x72>
 80073ce:	2e06      	cmp	r6, #6
 80073d0:	d128      	bne.n	8007424 <_strtod_l+0xbc>
 80073d2:	3501      	adds	r5, #1
 80073d4:	2300      	movs	r3, #0
 80073d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80073d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f040 858e 	bne.w	8007efe <_strtod_l+0xb96>
 80073e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073e4:	b1cb      	cbz	r3, 800741a <_strtod_l+0xb2>
 80073e6:	4652      	mov	r2, sl
 80073e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80073ec:	ec43 2b10 	vmov	d0, r2, r3
 80073f0:	b01f      	add	sp, #124	@ 0x7c
 80073f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f6:	2920      	cmp	r1, #32
 80073f8:	d1ce      	bne.n	8007398 <_strtod_l+0x30>
 80073fa:	3201      	adds	r2, #1
 80073fc:	e7c1      	b.n	8007382 <_strtod_l+0x1a>
 80073fe:	292d      	cmp	r1, #45	@ 0x2d
 8007400:	d1ca      	bne.n	8007398 <_strtod_l+0x30>
 8007402:	2101      	movs	r1, #1
 8007404:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007406:	1c51      	adds	r1, r2, #1
 8007408:	9119      	str	r1, [sp, #100]	@ 0x64
 800740a:	7852      	ldrb	r2, [r2, #1]
 800740c:	2a00      	cmp	r2, #0
 800740e:	d1c5      	bne.n	800739c <_strtod_l+0x34>
 8007410:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007412:	9419      	str	r4, [sp, #100]	@ 0x64
 8007414:	2b00      	cmp	r3, #0
 8007416:	f040 8570 	bne.w	8007efa <_strtod_l+0xb92>
 800741a:	4652      	mov	r2, sl
 800741c:	465b      	mov	r3, fp
 800741e:	e7e5      	b.n	80073ec <_strtod_l+0x84>
 8007420:	2100      	movs	r1, #0
 8007422:	e7ef      	b.n	8007404 <_strtod_l+0x9c>
 8007424:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007426:	b13a      	cbz	r2, 8007438 <_strtod_l+0xd0>
 8007428:	2135      	movs	r1, #53	@ 0x35
 800742a:	a81c      	add	r0, sp, #112	@ 0x70
 800742c:	f7ff ff3a 	bl	80072a4 <__copybits>
 8007430:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007432:	9805      	ldr	r0, [sp, #20]
 8007434:	f7ff fb08 	bl	8006a48 <_Bfree>
 8007438:	3e01      	subs	r6, #1
 800743a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800743c:	2e04      	cmp	r6, #4
 800743e:	d806      	bhi.n	800744e <_strtod_l+0xe6>
 8007440:	e8df f006 	tbb	[pc, r6]
 8007444:	201d0314 	.word	0x201d0314
 8007448:	14          	.byte	0x14
 8007449:	00          	.byte	0x00
 800744a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800744e:	05e1      	lsls	r1, r4, #23
 8007450:	bf48      	it	mi
 8007452:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007456:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800745a:	0d1b      	lsrs	r3, r3, #20
 800745c:	051b      	lsls	r3, r3, #20
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1bb      	bne.n	80073da <_strtod_l+0x72>
 8007462:	f7fe fb2f 	bl	8005ac4 <__errno>
 8007466:	2322      	movs	r3, #34	@ 0x22
 8007468:	6003      	str	r3, [r0, #0]
 800746a:	e7b6      	b.n	80073da <_strtod_l+0x72>
 800746c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007470:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007474:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007478:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800747c:	e7e7      	b.n	800744e <_strtod_l+0xe6>
 800747e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80075fc <_strtod_l+0x294>
 8007482:	e7e4      	b.n	800744e <_strtod_l+0xe6>
 8007484:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007488:	f04f 3aff 	mov.w	sl, #4294967295
 800748c:	e7df      	b.n	800744e <_strtod_l+0xe6>
 800748e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	9219      	str	r2, [sp, #100]	@ 0x64
 8007494:	785b      	ldrb	r3, [r3, #1]
 8007496:	2b30      	cmp	r3, #48	@ 0x30
 8007498:	d0f9      	beq.n	800748e <_strtod_l+0x126>
 800749a:	2b00      	cmp	r3, #0
 800749c:	d09d      	beq.n	80073da <_strtod_l+0x72>
 800749e:	2301      	movs	r3, #1
 80074a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80074a6:	2300      	movs	r3, #0
 80074a8:	9308      	str	r3, [sp, #32]
 80074aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80074ac:	461f      	mov	r7, r3
 80074ae:	220a      	movs	r2, #10
 80074b0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80074b2:	7805      	ldrb	r5, [r0, #0]
 80074b4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80074b8:	b2d9      	uxtb	r1, r3
 80074ba:	2909      	cmp	r1, #9
 80074bc:	d928      	bls.n	8007510 <_strtod_l+0x1a8>
 80074be:	494e      	ldr	r1, [pc, #312]	@ (80075f8 <_strtod_l+0x290>)
 80074c0:	2201      	movs	r2, #1
 80074c2:	f001 f8cd 	bl	8008660 <strncmp>
 80074c6:	2800      	cmp	r0, #0
 80074c8:	d032      	beq.n	8007530 <_strtod_l+0x1c8>
 80074ca:	2000      	movs	r0, #0
 80074cc:	462a      	mov	r2, r5
 80074ce:	4681      	mov	r9, r0
 80074d0:	463d      	mov	r5, r7
 80074d2:	4603      	mov	r3, r0
 80074d4:	2a65      	cmp	r2, #101	@ 0x65
 80074d6:	d001      	beq.n	80074dc <_strtod_l+0x174>
 80074d8:	2a45      	cmp	r2, #69	@ 0x45
 80074da:	d114      	bne.n	8007506 <_strtod_l+0x19e>
 80074dc:	b91d      	cbnz	r5, 80074e6 <_strtod_l+0x17e>
 80074de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074e0:	4302      	orrs	r2, r0
 80074e2:	d095      	beq.n	8007410 <_strtod_l+0xa8>
 80074e4:	2500      	movs	r5, #0
 80074e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80074e8:	1c62      	adds	r2, r4, #1
 80074ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80074ec:	7862      	ldrb	r2, [r4, #1]
 80074ee:	2a2b      	cmp	r2, #43	@ 0x2b
 80074f0:	d077      	beq.n	80075e2 <_strtod_l+0x27a>
 80074f2:	2a2d      	cmp	r2, #45	@ 0x2d
 80074f4:	d07b      	beq.n	80075ee <_strtod_l+0x286>
 80074f6:	f04f 0c00 	mov.w	ip, #0
 80074fa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80074fe:	2909      	cmp	r1, #9
 8007500:	f240 8082 	bls.w	8007608 <_strtod_l+0x2a0>
 8007504:	9419      	str	r4, [sp, #100]	@ 0x64
 8007506:	f04f 0800 	mov.w	r8, #0
 800750a:	e0a2      	b.n	8007652 <_strtod_l+0x2ea>
 800750c:	2300      	movs	r3, #0
 800750e:	e7c7      	b.n	80074a0 <_strtod_l+0x138>
 8007510:	2f08      	cmp	r7, #8
 8007512:	bfd5      	itete	le
 8007514:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007516:	9908      	ldrgt	r1, [sp, #32]
 8007518:	fb02 3301 	mlale	r3, r2, r1, r3
 800751c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007520:	f100 0001 	add.w	r0, r0, #1
 8007524:	bfd4      	ite	le
 8007526:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007528:	9308      	strgt	r3, [sp, #32]
 800752a:	3701      	adds	r7, #1
 800752c:	9019      	str	r0, [sp, #100]	@ 0x64
 800752e:	e7bf      	b.n	80074b0 <_strtod_l+0x148>
 8007530:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	9219      	str	r2, [sp, #100]	@ 0x64
 8007536:	785a      	ldrb	r2, [r3, #1]
 8007538:	b37f      	cbz	r7, 800759a <_strtod_l+0x232>
 800753a:	4681      	mov	r9, r0
 800753c:	463d      	mov	r5, r7
 800753e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007542:	2b09      	cmp	r3, #9
 8007544:	d912      	bls.n	800756c <_strtod_l+0x204>
 8007546:	2301      	movs	r3, #1
 8007548:	e7c4      	b.n	80074d4 <_strtod_l+0x16c>
 800754a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800754c:	1c5a      	adds	r2, r3, #1
 800754e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007550:	785a      	ldrb	r2, [r3, #1]
 8007552:	3001      	adds	r0, #1
 8007554:	2a30      	cmp	r2, #48	@ 0x30
 8007556:	d0f8      	beq.n	800754a <_strtod_l+0x1e2>
 8007558:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800755c:	2b08      	cmp	r3, #8
 800755e:	f200 84d3 	bhi.w	8007f08 <_strtod_l+0xba0>
 8007562:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007564:	930c      	str	r3, [sp, #48]	@ 0x30
 8007566:	4681      	mov	r9, r0
 8007568:	2000      	movs	r0, #0
 800756a:	4605      	mov	r5, r0
 800756c:	3a30      	subs	r2, #48	@ 0x30
 800756e:	f100 0301 	add.w	r3, r0, #1
 8007572:	d02a      	beq.n	80075ca <_strtod_l+0x262>
 8007574:	4499      	add	r9, r3
 8007576:	eb00 0c05 	add.w	ip, r0, r5
 800757a:	462b      	mov	r3, r5
 800757c:	210a      	movs	r1, #10
 800757e:	4563      	cmp	r3, ip
 8007580:	d10d      	bne.n	800759e <_strtod_l+0x236>
 8007582:	1c69      	adds	r1, r5, #1
 8007584:	4401      	add	r1, r0
 8007586:	4428      	add	r0, r5
 8007588:	2808      	cmp	r0, #8
 800758a:	dc16      	bgt.n	80075ba <_strtod_l+0x252>
 800758c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800758e:	230a      	movs	r3, #10
 8007590:	fb03 2300 	mla	r3, r3, r0, r2
 8007594:	930a      	str	r3, [sp, #40]	@ 0x28
 8007596:	2300      	movs	r3, #0
 8007598:	e018      	b.n	80075cc <_strtod_l+0x264>
 800759a:	4638      	mov	r0, r7
 800759c:	e7da      	b.n	8007554 <_strtod_l+0x1ec>
 800759e:	2b08      	cmp	r3, #8
 80075a0:	f103 0301 	add.w	r3, r3, #1
 80075a4:	dc03      	bgt.n	80075ae <_strtod_l+0x246>
 80075a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80075a8:	434e      	muls	r6, r1
 80075aa:	960a      	str	r6, [sp, #40]	@ 0x28
 80075ac:	e7e7      	b.n	800757e <_strtod_l+0x216>
 80075ae:	2b10      	cmp	r3, #16
 80075b0:	bfde      	ittt	le
 80075b2:	9e08      	ldrle	r6, [sp, #32]
 80075b4:	434e      	mulle	r6, r1
 80075b6:	9608      	strle	r6, [sp, #32]
 80075b8:	e7e1      	b.n	800757e <_strtod_l+0x216>
 80075ba:	280f      	cmp	r0, #15
 80075bc:	dceb      	bgt.n	8007596 <_strtod_l+0x22e>
 80075be:	9808      	ldr	r0, [sp, #32]
 80075c0:	230a      	movs	r3, #10
 80075c2:	fb03 2300 	mla	r3, r3, r0, r2
 80075c6:	9308      	str	r3, [sp, #32]
 80075c8:	e7e5      	b.n	8007596 <_strtod_l+0x22e>
 80075ca:	4629      	mov	r1, r5
 80075cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80075ce:	1c50      	adds	r0, r2, #1
 80075d0:	9019      	str	r0, [sp, #100]	@ 0x64
 80075d2:	7852      	ldrb	r2, [r2, #1]
 80075d4:	4618      	mov	r0, r3
 80075d6:	460d      	mov	r5, r1
 80075d8:	e7b1      	b.n	800753e <_strtod_l+0x1d6>
 80075da:	f04f 0900 	mov.w	r9, #0
 80075de:	2301      	movs	r3, #1
 80075e0:	e77d      	b.n	80074de <_strtod_l+0x176>
 80075e2:	f04f 0c00 	mov.w	ip, #0
 80075e6:	1ca2      	adds	r2, r4, #2
 80075e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80075ea:	78a2      	ldrb	r2, [r4, #2]
 80075ec:	e785      	b.n	80074fa <_strtod_l+0x192>
 80075ee:	f04f 0c01 	mov.w	ip, #1
 80075f2:	e7f8      	b.n	80075e6 <_strtod_l+0x27e>
 80075f4:	08009bb8 	.word	0x08009bb8
 80075f8:	08009ba0 	.word	0x08009ba0
 80075fc:	7ff00000 	.word	0x7ff00000
 8007600:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007602:	1c51      	adds	r1, r2, #1
 8007604:	9119      	str	r1, [sp, #100]	@ 0x64
 8007606:	7852      	ldrb	r2, [r2, #1]
 8007608:	2a30      	cmp	r2, #48	@ 0x30
 800760a:	d0f9      	beq.n	8007600 <_strtod_l+0x298>
 800760c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007610:	2908      	cmp	r1, #8
 8007612:	f63f af78 	bhi.w	8007506 <_strtod_l+0x19e>
 8007616:	3a30      	subs	r2, #48	@ 0x30
 8007618:	920e      	str	r2, [sp, #56]	@ 0x38
 800761a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800761c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800761e:	f04f 080a 	mov.w	r8, #10
 8007622:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007624:	1c56      	adds	r6, r2, #1
 8007626:	9619      	str	r6, [sp, #100]	@ 0x64
 8007628:	7852      	ldrb	r2, [r2, #1]
 800762a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800762e:	f1be 0f09 	cmp.w	lr, #9
 8007632:	d939      	bls.n	80076a8 <_strtod_l+0x340>
 8007634:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007636:	1a76      	subs	r6, r6, r1
 8007638:	2e08      	cmp	r6, #8
 800763a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800763e:	dc03      	bgt.n	8007648 <_strtod_l+0x2e0>
 8007640:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007642:	4588      	cmp	r8, r1
 8007644:	bfa8      	it	ge
 8007646:	4688      	movge	r8, r1
 8007648:	f1bc 0f00 	cmp.w	ip, #0
 800764c:	d001      	beq.n	8007652 <_strtod_l+0x2ea>
 800764e:	f1c8 0800 	rsb	r8, r8, #0
 8007652:	2d00      	cmp	r5, #0
 8007654:	d14e      	bne.n	80076f4 <_strtod_l+0x38c>
 8007656:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007658:	4308      	orrs	r0, r1
 800765a:	f47f aebe 	bne.w	80073da <_strtod_l+0x72>
 800765e:	2b00      	cmp	r3, #0
 8007660:	f47f aed6 	bne.w	8007410 <_strtod_l+0xa8>
 8007664:	2a69      	cmp	r2, #105	@ 0x69
 8007666:	d028      	beq.n	80076ba <_strtod_l+0x352>
 8007668:	dc25      	bgt.n	80076b6 <_strtod_l+0x34e>
 800766a:	2a49      	cmp	r2, #73	@ 0x49
 800766c:	d025      	beq.n	80076ba <_strtod_l+0x352>
 800766e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007670:	f47f aece 	bne.w	8007410 <_strtod_l+0xa8>
 8007674:	499b      	ldr	r1, [pc, #620]	@ (80078e4 <_strtod_l+0x57c>)
 8007676:	a819      	add	r0, sp, #100	@ 0x64
 8007678:	f001 fb0a 	bl	8008c90 <__match>
 800767c:	2800      	cmp	r0, #0
 800767e:	f43f aec7 	beq.w	8007410 <_strtod_l+0xa8>
 8007682:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	2b28      	cmp	r3, #40	@ 0x28
 8007688:	d12e      	bne.n	80076e8 <_strtod_l+0x380>
 800768a:	4997      	ldr	r1, [pc, #604]	@ (80078e8 <_strtod_l+0x580>)
 800768c:	aa1c      	add	r2, sp, #112	@ 0x70
 800768e:	a819      	add	r0, sp, #100	@ 0x64
 8007690:	f001 fb12 	bl	8008cb8 <__hexnan>
 8007694:	2805      	cmp	r0, #5
 8007696:	d127      	bne.n	80076e8 <_strtod_l+0x380>
 8007698:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800769a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800769e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80076a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80076a6:	e698      	b.n	80073da <_strtod_l+0x72>
 80076a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80076aa:	fb08 2101 	mla	r1, r8, r1, r2
 80076ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80076b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80076b4:	e7b5      	b.n	8007622 <_strtod_l+0x2ba>
 80076b6:	2a6e      	cmp	r2, #110	@ 0x6e
 80076b8:	e7da      	b.n	8007670 <_strtod_l+0x308>
 80076ba:	498c      	ldr	r1, [pc, #560]	@ (80078ec <_strtod_l+0x584>)
 80076bc:	a819      	add	r0, sp, #100	@ 0x64
 80076be:	f001 fae7 	bl	8008c90 <__match>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	f43f aea4 	beq.w	8007410 <_strtod_l+0xa8>
 80076c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076ca:	4989      	ldr	r1, [pc, #548]	@ (80078f0 <_strtod_l+0x588>)
 80076cc:	3b01      	subs	r3, #1
 80076ce:	a819      	add	r0, sp, #100	@ 0x64
 80076d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80076d2:	f001 fadd 	bl	8008c90 <__match>
 80076d6:	b910      	cbnz	r0, 80076de <_strtod_l+0x376>
 80076d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076da:	3301      	adds	r3, #1
 80076dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80076de:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007900 <_strtod_l+0x598>
 80076e2:	f04f 0a00 	mov.w	sl, #0
 80076e6:	e678      	b.n	80073da <_strtod_l+0x72>
 80076e8:	4882      	ldr	r0, [pc, #520]	@ (80078f4 <_strtod_l+0x58c>)
 80076ea:	f001 f80d 	bl	8008708 <nan>
 80076ee:	ec5b ab10 	vmov	sl, fp, d0
 80076f2:	e672      	b.n	80073da <_strtod_l+0x72>
 80076f4:	eba8 0309 	sub.w	r3, r8, r9
 80076f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80076fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80076fc:	2f00      	cmp	r7, #0
 80076fe:	bf08      	it	eq
 8007700:	462f      	moveq	r7, r5
 8007702:	2d10      	cmp	r5, #16
 8007704:	462c      	mov	r4, r5
 8007706:	bfa8      	it	ge
 8007708:	2410      	movge	r4, #16
 800770a:	f7f8 ff03 	bl	8000514 <__aeabi_ui2d>
 800770e:	2d09      	cmp	r5, #9
 8007710:	4682      	mov	sl, r0
 8007712:	468b      	mov	fp, r1
 8007714:	dc13      	bgt.n	800773e <_strtod_l+0x3d6>
 8007716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007718:	2b00      	cmp	r3, #0
 800771a:	f43f ae5e 	beq.w	80073da <_strtod_l+0x72>
 800771e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007720:	dd78      	ble.n	8007814 <_strtod_l+0x4ac>
 8007722:	2b16      	cmp	r3, #22
 8007724:	dc5f      	bgt.n	80077e6 <_strtod_l+0x47e>
 8007726:	4974      	ldr	r1, [pc, #464]	@ (80078f8 <_strtod_l+0x590>)
 8007728:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800772c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007730:	4652      	mov	r2, sl
 8007732:	465b      	mov	r3, fp
 8007734:	f7f8 ff68 	bl	8000608 <__aeabi_dmul>
 8007738:	4682      	mov	sl, r0
 800773a:	468b      	mov	fp, r1
 800773c:	e64d      	b.n	80073da <_strtod_l+0x72>
 800773e:	4b6e      	ldr	r3, [pc, #440]	@ (80078f8 <_strtod_l+0x590>)
 8007740:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007744:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007748:	f7f8 ff5e 	bl	8000608 <__aeabi_dmul>
 800774c:	4682      	mov	sl, r0
 800774e:	9808      	ldr	r0, [sp, #32]
 8007750:	468b      	mov	fp, r1
 8007752:	f7f8 fedf 	bl	8000514 <__aeabi_ui2d>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	4650      	mov	r0, sl
 800775c:	4659      	mov	r1, fp
 800775e:	f7f8 fd9d 	bl	800029c <__adddf3>
 8007762:	2d0f      	cmp	r5, #15
 8007764:	4682      	mov	sl, r0
 8007766:	468b      	mov	fp, r1
 8007768:	ddd5      	ble.n	8007716 <_strtod_l+0x3ae>
 800776a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776c:	1b2c      	subs	r4, r5, r4
 800776e:	441c      	add	r4, r3
 8007770:	2c00      	cmp	r4, #0
 8007772:	f340 8096 	ble.w	80078a2 <_strtod_l+0x53a>
 8007776:	f014 030f 	ands.w	r3, r4, #15
 800777a:	d00a      	beq.n	8007792 <_strtod_l+0x42a>
 800777c:	495e      	ldr	r1, [pc, #376]	@ (80078f8 <_strtod_l+0x590>)
 800777e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007782:	4652      	mov	r2, sl
 8007784:	465b      	mov	r3, fp
 8007786:	e9d1 0100 	ldrd	r0, r1, [r1]
 800778a:	f7f8 ff3d 	bl	8000608 <__aeabi_dmul>
 800778e:	4682      	mov	sl, r0
 8007790:	468b      	mov	fp, r1
 8007792:	f034 040f 	bics.w	r4, r4, #15
 8007796:	d073      	beq.n	8007880 <_strtod_l+0x518>
 8007798:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800779c:	dd48      	ble.n	8007830 <_strtod_l+0x4c8>
 800779e:	2400      	movs	r4, #0
 80077a0:	46a0      	mov	r8, r4
 80077a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80077a4:	46a1      	mov	r9, r4
 80077a6:	9a05      	ldr	r2, [sp, #20]
 80077a8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007900 <_strtod_l+0x598>
 80077ac:	2322      	movs	r3, #34	@ 0x22
 80077ae:	6013      	str	r3, [r2, #0]
 80077b0:	f04f 0a00 	mov.w	sl, #0
 80077b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f43f ae0f 	beq.w	80073da <_strtod_l+0x72>
 80077bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077be:	9805      	ldr	r0, [sp, #20]
 80077c0:	f7ff f942 	bl	8006a48 <_Bfree>
 80077c4:	9805      	ldr	r0, [sp, #20]
 80077c6:	4649      	mov	r1, r9
 80077c8:	f7ff f93e 	bl	8006a48 <_Bfree>
 80077cc:	9805      	ldr	r0, [sp, #20]
 80077ce:	4641      	mov	r1, r8
 80077d0:	f7ff f93a 	bl	8006a48 <_Bfree>
 80077d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077d6:	9805      	ldr	r0, [sp, #20]
 80077d8:	f7ff f936 	bl	8006a48 <_Bfree>
 80077dc:	9805      	ldr	r0, [sp, #20]
 80077de:	4621      	mov	r1, r4
 80077e0:	f7ff f932 	bl	8006a48 <_Bfree>
 80077e4:	e5f9      	b.n	80073da <_strtod_l+0x72>
 80077e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80077ec:	4293      	cmp	r3, r2
 80077ee:	dbbc      	blt.n	800776a <_strtod_l+0x402>
 80077f0:	4c41      	ldr	r4, [pc, #260]	@ (80078f8 <_strtod_l+0x590>)
 80077f2:	f1c5 050f 	rsb	r5, r5, #15
 80077f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80077fa:	4652      	mov	r2, sl
 80077fc:	465b      	mov	r3, fp
 80077fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007802:	f7f8 ff01 	bl	8000608 <__aeabi_dmul>
 8007806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007808:	1b5d      	subs	r5, r3, r5
 800780a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800780e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007812:	e78f      	b.n	8007734 <_strtod_l+0x3cc>
 8007814:	3316      	adds	r3, #22
 8007816:	dba8      	blt.n	800776a <_strtod_l+0x402>
 8007818:	4b37      	ldr	r3, [pc, #220]	@ (80078f8 <_strtod_l+0x590>)
 800781a:	eba9 0808 	sub.w	r8, r9, r8
 800781e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007822:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007826:	4650      	mov	r0, sl
 8007828:	4659      	mov	r1, fp
 800782a:	f7f9 f817 	bl	800085c <__aeabi_ddiv>
 800782e:	e783      	b.n	8007738 <_strtod_l+0x3d0>
 8007830:	4b32      	ldr	r3, [pc, #200]	@ (80078fc <_strtod_l+0x594>)
 8007832:	9308      	str	r3, [sp, #32]
 8007834:	2300      	movs	r3, #0
 8007836:	1124      	asrs	r4, r4, #4
 8007838:	4650      	mov	r0, sl
 800783a:	4659      	mov	r1, fp
 800783c:	461e      	mov	r6, r3
 800783e:	2c01      	cmp	r4, #1
 8007840:	dc21      	bgt.n	8007886 <_strtod_l+0x51e>
 8007842:	b10b      	cbz	r3, 8007848 <_strtod_l+0x4e0>
 8007844:	4682      	mov	sl, r0
 8007846:	468b      	mov	fp, r1
 8007848:	492c      	ldr	r1, [pc, #176]	@ (80078fc <_strtod_l+0x594>)
 800784a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800784e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007852:	4652      	mov	r2, sl
 8007854:	465b      	mov	r3, fp
 8007856:	e9d1 0100 	ldrd	r0, r1, [r1]
 800785a:	f7f8 fed5 	bl	8000608 <__aeabi_dmul>
 800785e:	4b28      	ldr	r3, [pc, #160]	@ (8007900 <_strtod_l+0x598>)
 8007860:	460a      	mov	r2, r1
 8007862:	400b      	ands	r3, r1
 8007864:	4927      	ldr	r1, [pc, #156]	@ (8007904 <_strtod_l+0x59c>)
 8007866:	428b      	cmp	r3, r1
 8007868:	4682      	mov	sl, r0
 800786a:	d898      	bhi.n	800779e <_strtod_l+0x436>
 800786c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007870:	428b      	cmp	r3, r1
 8007872:	bf86      	itte	hi
 8007874:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007908 <_strtod_l+0x5a0>
 8007878:	f04f 3aff 	movhi.w	sl, #4294967295
 800787c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007880:	2300      	movs	r3, #0
 8007882:	9308      	str	r3, [sp, #32]
 8007884:	e07a      	b.n	800797c <_strtod_l+0x614>
 8007886:	07e2      	lsls	r2, r4, #31
 8007888:	d505      	bpl.n	8007896 <_strtod_l+0x52e>
 800788a:	9b08      	ldr	r3, [sp, #32]
 800788c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007890:	f7f8 feba 	bl	8000608 <__aeabi_dmul>
 8007894:	2301      	movs	r3, #1
 8007896:	9a08      	ldr	r2, [sp, #32]
 8007898:	3208      	adds	r2, #8
 800789a:	3601      	adds	r6, #1
 800789c:	1064      	asrs	r4, r4, #1
 800789e:	9208      	str	r2, [sp, #32]
 80078a0:	e7cd      	b.n	800783e <_strtod_l+0x4d6>
 80078a2:	d0ed      	beq.n	8007880 <_strtod_l+0x518>
 80078a4:	4264      	negs	r4, r4
 80078a6:	f014 020f 	ands.w	r2, r4, #15
 80078aa:	d00a      	beq.n	80078c2 <_strtod_l+0x55a>
 80078ac:	4b12      	ldr	r3, [pc, #72]	@ (80078f8 <_strtod_l+0x590>)
 80078ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078b2:	4650      	mov	r0, sl
 80078b4:	4659      	mov	r1, fp
 80078b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ba:	f7f8 ffcf 	bl	800085c <__aeabi_ddiv>
 80078be:	4682      	mov	sl, r0
 80078c0:	468b      	mov	fp, r1
 80078c2:	1124      	asrs	r4, r4, #4
 80078c4:	d0dc      	beq.n	8007880 <_strtod_l+0x518>
 80078c6:	2c1f      	cmp	r4, #31
 80078c8:	dd20      	ble.n	800790c <_strtod_l+0x5a4>
 80078ca:	2400      	movs	r4, #0
 80078cc:	46a0      	mov	r8, r4
 80078ce:	940a      	str	r4, [sp, #40]	@ 0x28
 80078d0:	46a1      	mov	r9, r4
 80078d2:	9a05      	ldr	r2, [sp, #20]
 80078d4:	2322      	movs	r3, #34	@ 0x22
 80078d6:	f04f 0a00 	mov.w	sl, #0
 80078da:	f04f 0b00 	mov.w	fp, #0
 80078de:	6013      	str	r3, [r2, #0]
 80078e0:	e768      	b.n	80077b4 <_strtod_l+0x44c>
 80078e2:	bf00      	nop
 80078e4:	0800998d 	.word	0x0800998d
 80078e8:	08009ba4 	.word	0x08009ba4
 80078ec:	08009985 	.word	0x08009985
 80078f0:	080099bc 	.word	0x080099bc
 80078f4:	08009d4d 	.word	0x08009d4d
 80078f8:	08009ad8 	.word	0x08009ad8
 80078fc:	08009ab0 	.word	0x08009ab0
 8007900:	7ff00000 	.word	0x7ff00000
 8007904:	7ca00000 	.word	0x7ca00000
 8007908:	7fefffff 	.word	0x7fefffff
 800790c:	f014 0310 	ands.w	r3, r4, #16
 8007910:	bf18      	it	ne
 8007912:	236a      	movne	r3, #106	@ 0x6a
 8007914:	4ea9      	ldr	r6, [pc, #676]	@ (8007bbc <_strtod_l+0x854>)
 8007916:	9308      	str	r3, [sp, #32]
 8007918:	4650      	mov	r0, sl
 800791a:	4659      	mov	r1, fp
 800791c:	2300      	movs	r3, #0
 800791e:	07e2      	lsls	r2, r4, #31
 8007920:	d504      	bpl.n	800792c <_strtod_l+0x5c4>
 8007922:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007926:	f7f8 fe6f 	bl	8000608 <__aeabi_dmul>
 800792a:	2301      	movs	r3, #1
 800792c:	1064      	asrs	r4, r4, #1
 800792e:	f106 0608 	add.w	r6, r6, #8
 8007932:	d1f4      	bne.n	800791e <_strtod_l+0x5b6>
 8007934:	b10b      	cbz	r3, 800793a <_strtod_l+0x5d2>
 8007936:	4682      	mov	sl, r0
 8007938:	468b      	mov	fp, r1
 800793a:	9b08      	ldr	r3, [sp, #32]
 800793c:	b1b3      	cbz	r3, 800796c <_strtod_l+0x604>
 800793e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007942:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007946:	2b00      	cmp	r3, #0
 8007948:	4659      	mov	r1, fp
 800794a:	dd0f      	ble.n	800796c <_strtod_l+0x604>
 800794c:	2b1f      	cmp	r3, #31
 800794e:	dd55      	ble.n	80079fc <_strtod_l+0x694>
 8007950:	2b34      	cmp	r3, #52	@ 0x34
 8007952:	bfde      	ittt	le
 8007954:	f04f 33ff 	movle.w	r3, #4294967295
 8007958:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800795c:	4093      	lslle	r3, r2
 800795e:	f04f 0a00 	mov.w	sl, #0
 8007962:	bfcc      	ite	gt
 8007964:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007968:	ea03 0b01 	andle.w	fp, r3, r1
 800796c:	2200      	movs	r2, #0
 800796e:	2300      	movs	r3, #0
 8007970:	4650      	mov	r0, sl
 8007972:	4659      	mov	r1, fp
 8007974:	f7f9 f8b0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007978:	2800      	cmp	r0, #0
 800797a:	d1a6      	bne.n	80078ca <_strtod_l+0x562>
 800797c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007982:	9805      	ldr	r0, [sp, #20]
 8007984:	462b      	mov	r3, r5
 8007986:	463a      	mov	r2, r7
 8007988:	f7ff f8c6 	bl	8006b18 <__s2b>
 800798c:	900a      	str	r0, [sp, #40]	@ 0x28
 800798e:	2800      	cmp	r0, #0
 8007990:	f43f af05 	beq.w	800779e <_strtod_l+0x436>
 8007994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007996:	2a00      	cmp	r2, #0
 8007998:	eba9 0308 	sub.w	r3, r9, r8
 800799c:	bfa8      	it	ge
 800799e:	2300      	movge	r3, #0
 80079a0:	9312      	str	r3, [sp, #72]	@ 0x48
 80079a2:	2400      	movs	r4, #0
 80079a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80079a8:	9316      	str	r3, [sp, #88]	@ 0x58
 80079aa:	46a0      	mov	r8, r4
 80079ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ae:	9805      	ldr	r0, [sp, #20]
 80079b0:	6859      	ldr	r1, [r3, #4]
 80079b2:	f7ff f809 	bl	80069c8 <_Balloc>
 80079b6:	4681      	mov	r9, r0
 80079b8:	2800      	cmp	r0, #0
 80079ba:	f43f aef4 	beq.w	80077a6 <_strtod_l+0x43e>
 80079be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079c0:	691a      	ldr	r2, [r3, #16]
 80079c2:	3202      	adds	r2, #2
 80079c4:	f103 010c 	add.w	r1, r3, #12
 80079c8:	0092      	lsls	r2, r2, #2
 80079ca:	300c      	adds	r0, #12
 80079cc:	f000 fe8c 	bl	80086e8 <memcpy>
 80079d0:	ec4b ab10 	vmov	d0, sl, fp
 80079d4:	9805      	ldr	r0, [sp, #20]
 80079d6:	aa1c      	add	r2, sp, #112	@ 0x70
 80079d8:	a91b      	add	r1, sp, #108	@ 0x6c
 80079da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80079de:	f7ff fbd7 	bl	8007190 <__d2b>
 80079e2:	901a      	str	r0, [sp, #104]	@ 0x68
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f43f aede 	beq.w	80077a6 <_strtod_l+0x43e>
 80079ea:	9805      	ldr	r0, [sp, #20]
 80079ec:	2101      	movs	r1, #1
 80079ee:	f7ff f929 	bl	8006c44 <__i2b>
 80079f2:	4680      	mov	r8, r0
 80079f4:	b948      	cbnz	r0, 8007a0a <_strtod_l+0x6a2>
 80079f6:	f04f 0800 	mov.w	r8, #0
 80079fa:	e6d4      	b.n	80077a6 <_strtod_l+0x43e>
 80079fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007a00:	fa02 f303 	lsl.w	r3, r2, r3
 8007a04:	ea03 0a0a 	and.w	sl, r3, sl
 8007a08:	e7b0      	b.n	800796c <_strtod_l+0x604>
 8007a0a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007a0c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007a0e:	2d00      	cmp	r5, #0
 8007a10:	bfab      	itete	ge
 8007a12:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007a14:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007a16:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007a18:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007a1a:	bfac      	ite	ge
 8007a1c:	18ef      	addge	r7, r5, r3
 8007a1e:	1b5e      	sublt	r6, r3, r5
 8007a20:	9b08      	ldr	r3, [sp, #32]
 8007a22:	1aed      	subs	r5, r5, r3
 8007a24:	4415      	add	r5, r2
 8007a26:	4b66      	ldr	r3, [pc, #408]	@ (8007bc0 <_strtod_l+0x858>)
 8007a28:	3d01      	subs	r5, #1
 8007a2a:	429d      	cmp	r5, r3
 8007a2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007a30:	da50      	bge.n	8007ad4 <_strtod_l+0x76c>
 8007a32:	1b5b      	subs	r3, r3, r5
 8007a34:	2b1f      	cmp	r3, #31
 8007a36:	eba2 0203 	sub.w	r2, r2, r3
 8007a3a:	f04f 0101 	mov.w	r1, #1
 8007a3e:	dc3d      	bgt.n	8007abc <_strtod_l+0x754>
 8007a40:	fa01 f303 	lsl.w	r3, r1, r3
 8007a44:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a46:	2300      	movs	r3, #0
 8007a48:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a4a:	18bd      	adds	r5, r7, r2
 8007a4c:	9b08      	ldr	r3, [sp, #32]
 8007a4e:	42af      	cmp	r7, r5
 8007a50:	4416      	add	r6, r2
 8007a52:	441e      	add	r6, r3
 8007a54:	463b      	mov	r3, r7
 8007a56:	bfa8      	it	ge
 8007a58:	462b      	movge	r3, r5
 8007a5a:	42b3      	cmp	r3, r6
 8007a5c:	bfa8      	it	ge
 8007a5e:	4633      	movge	r3, r6
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	bfc2      	ittt	gt
 8007a64:	1aed      	subgt	r5, r5, r3
 8007a66:	1af6      	subgt	r6, r6, r3
 8007a68:	1aff      	subgt	r7, r7, r3
 8007a6a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	dd16      	ble.n	8007a9e <_strtod_l+0x736>
 8007a70:	4641      	mov	r1, r8
 8007a72:	9805      	ldr	r0, [sp, #20]
 8007a74:	461a      	mov	r2, r3
 8007a76:	f7ff f9a5 	bl	8006dc4 <__pow5mult>
 8007a7a:	4680      	mov	r8, r0
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	d0ba      	beq.n	80079f6 <_strtod_l+0x68e>
 8007a80:	4601      	mov	r1, r0
 8007a82:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007a84:	9805      	ldr	r0, [sp, #20]
 8007a86:	f7ff f8f3 	bl	8006c70 <__multiply>
 8007a8a:	900e      	str	r0, [sp, #56]	@ 0x38
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	f43f ae8a 	beq.w	80077a6 <_strtod_l+0x43e>
 8007a92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a94:	9805      	ldr	r0, [sp, #20]
 8007a96:	f7fe ffd7 	bl	8006a48 <_Bfree>
 8007a9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a9e:	2d00      	cmp	r5, #0
 8007aa0:	dc1d      	bgt.n	8007ade <_strtod_l+0x776>
 8007aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	dd23      	ble.n	8007af0 <_strtod_l+0x788>
 8007aa8:	4649      	mov	r1, r9
 8007aaa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007aac:	9805      	ldr	r0, [sp, #20]
 8007aae:	f7ff f989 	bl	8006dc4 <__pow5mult>
 8007ab2:	4681      	mov	r9, r0
 8007ab4:	b9e0      	cbnz	r0, 8007af0 <_strtod_l+0x788>
 8007ab6:	f04f 0900 	mov.w	r9, #0
 8007aba:	e674      	b.n	80077a6 <_strtod_l+0x43e>
 8007abc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007ac0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007ac4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007ac8:	35e2      	adds	r5, #226	@ 0xe2
 8007aca:	fa01 f305 	lsl.w	r3, r1, r5
 8007ace:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ad0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007ad2:	e7ba      	b.n	8007a4a <_strtod_l+0x6e2>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ad8:	2301      	movs	r3, #1
 8007ada:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007adc:	e7b5      	b.n	8007a4a <_strtod_l+0x6e2>
 8007ade:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ae0:	9805      	ldr	r0, [sp, #20]
 8007ae2:	462a      	mov	r2, r5
 8007ae4:	f7ff f9c8 	bl	8006e78 <__lshift>
 8007ae8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d1d9      	bne.n	8007aa2 <_strtod_l+0x73a>
 8007aee:	e65a      	b.n	80077a6 <_strtod_l+0x43e>
 8007af0:	2e00      	cmp	r6, #0
 8007af2:	dd07      	ble.n	8007b04 <_strtod_l+0x79c>
 8007af4:	4649      	mov	r1, r9
 8007af6:	9805      	ldr	r0, [sp, #20]
 8007af8:	4632      	mov	r2, r6
 8007afa:	f7ff f9bd 	bl	8006e78 <__lshift>
 8007afe:	4681      	mov	r9, r0
 8007b00:	2800      	cmp	r0, #0
 8007b02:	d0d8      	beq.n	8007ab6 <_strtod_l+0x74e>
 8007b04:	2f00      	cmp	r7, #0
 8007b06:	dd08      	ble.n	8007b1a <_strtod_l+0x7b2>
 8007b08:	4641      	mov	r1, r8
 8007b0a:	9805      	ldr	r0, [sp, #20]
 8007b0c:	463a      	mov	r2, r7
 8007b0e:	f7ff f9b3 	bl	8006e78 <__lshift>
 8007b12:	4680      	mov	r8, r0
 8007b14:	2800      	cmp	r0, #0
 8007b16:	f43f ae46 	beq.w	80077a6 <_strtod_l+0x43e>
 8007b1a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b1c:	9805      	ldr	r0, [sp, #20]
 8007b1e:	464a      	mov	r2, r9
 8007b20:	f7ff fa32 	bl	8006f88 <__mdiff>
 8007b24:	4604      	mov	r4, r0
 8007b26:	2800      	cmp	r0, #0
 8007b28:	f43f ae3d 	beq.w	80077a6 <_strtod_l+0x43e>
 8007b2c:	68c3      	ldr	r3, [r0, #12]
 8007b2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b30:	2300      	movs	r3, #0
 8007b32:	60c3      	str	r3, [r0, #12]
 8007b34:	4641      	mov	r1, r8
 8007b36:	f7ff fa0b 	bl	8006f50 <__mcmp>
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	da46      	bge.n	8007bcc <_strtod_l+0x864>
 8007b3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b40:	ea53 030a 	orrs.w	r3, r3, sl
 8007b44:	d16c      	bne.n	8007c20 <_strtod_l+0x8b8>
 8007b46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d168      	bne.n	8007c20 <_strtod_l+0x8b8>
 8007b4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b52:	0d1b      	lsrs	r3, r3, #20
 8007b54:	051b      	lsls	r3, r3, #20
 8007b56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007b5a:	d961      	bls.n	8007c20 <_strtod_l+0x8b8>
 8007b5c:	6963      	ldr	r3, [r4, #20]
 8007b5e:	b913      	cbnz	r3, 8007b66 <_strtod_l+0x7fe>
 8007b60:	6923      	ldr	r3, [r4, #16]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	dd5c      	ble.n	8007c20 <_strtod_l+0x8b8>
 8007b66:	4621      	mov	r1, r4
 8007b68:	2201      	movs	r2, #1
 8007b6a:	9805      	ldr	r0, [sp, #20]
 8007b6c:	f7ff f984 	bl	8006e78 <__lshift>
 8007b70:	4641      	mov	r1, r8
 8007b72:	4604      	mov	r4, r0
 8007b74:	f7ff f9ec 	bl	8006f50 <__mcmp>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	dd51      	ble.n	8007c20 <_strtod_l+0x8b8>
 8007b7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b80:	9a08      	ldr	r2, [sp, #32]
 8007b82:	0d1b      	lsrs	r3, r3, #20
 8007b84:	051b      	lsls	r3, r3, #20
 8007b86:	2a00      	cmp	r2, #0
 8007b88:	d06b      	beq.n	8007c62 <_strtod_l+0x8fa>
 8007b8a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007b8e:	d868      	bhi.n	8007c62 <_strtod_l+0x8fa>
 8007b90:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007b94:	f67f ae9d 	bls.w	80078d2 <_strtod_l+0x56a>
 8007b98:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc4 <_strtod_l+0x85c>)
 8007b9a:	4650      	mov	r0, sl
 8007b9c:	4659      	mov	r1, fp
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f7f8 fd32 	bl	8000608 <__aeabi_dmul>
 8007ba4:	4b08      	ldr	r3, [pc, #32]	@ (8007bc8 <_strtod_l+0x860>)
 8007ba6:	400b      	ands	r3, r1
 8007ba8:	4682      	mov	sl, r0
 8007baa:	468b      	mov	fp, r1
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f47f ae05 	bne.w	80077bc <_strtod_l+0x454>
 8007bb2:	9a05      	ldr	r2, [sp, #20]
 8007bb4:	2322      	movs	r3, #34	@ 0x22
 8007bb6:	6013      	str	r3, [r2, #0]
 8007bb8:	e600      	b.n	80077bc <_strtod_l+0x454>
 8007bba:	bf00      	nop
 8007bbc:	08009bd0 	.word	0x08009bd0
 8007bc0:	fffffc02 	.word	0xfffffc02
 8007bc4:	39500000 	.word	0x39500000
 8007bc8:	7ff00000 	.word	0x7ff00000
 8007bcc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007bd0:	d165      	bne.n	8007c9e <_strtod_l+0x936>
 8007bd2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007bd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bd8:	b35a      	cbz	r2, 8007c32 <_strtod_l+0x8ca>
 8007bda:	4a9f      	ldr	r2, [pc, #636]	@ (8007e58 <_strtod_l+0xaf0>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d12b      	bne.n	8007c38 <_strtod_l+0x8d0>
 8007be0:	9b08      	ldr	r3, [sp, #32]
 8007be2:	4651      	mov	r1, sl
 8007be4:	b303      	cbz	r3, 8007c28 <_strtod_l+0x8c0>
 8007be6:	4b9d      	ldr	r3, [pc, #628]	@ (8007e5c <_strtod_l+0xaf4>)
 8007be8:	465a      	mov	r2, fp
 8007bea:	4013      	ands	r3, r2
 8007bec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bf4:	d81b      	bhi.n	8007c2e <_strtod_l+0x8c6>
 8007bf6:	0d1b      	lsrs	r3, r3, #20
 8007bf8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007c00:	4299      	cmp	r1, r3
 8007c02:	d119      	bne.n	8007c38 <_strtod_l+0x8d0>
 8007c04:	4b96      	ldr	r3, [pc, #600]	@ (8007e60 <_strtod_l+0xaf8>)
 8007c06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d102      	bne.n	8007c12 <_strtod_l+0x8aa>
 8007c0c:	3101      	adds	r1, #1
 8007c0e:	f43f adca 	beq.w	80077a6 <_strtod_l+0x43e>
 8007c12:	4b92      	ldr	r3, [pc, #584]	@ (8007e5c <_strtod_l+0xaf4>)
 8007c14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c16:	401a      	ands	r2, r3
 8007c18:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007c1c:	f04f 0a00 	mov.w	sl, #0
 8007c20:	9b08      	ldr	r3, [sp, #32]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1b8      	bne.n	8007b98 <_strtod_l+0x830>
 8007c26:	e5c9      	b.n	80077bc <_strtod_l+0x454>
 8007c28:	f04f 33ff 	mov.w	r3, #4294967295
 8007c2c:	e7e8      	b.n	8007c00 <_strtod_l+0x898>
 8007c2e:	4613      	mov	r3, r2
 8007c30:	e7e6      	b.n	8007c00 <_strtod_l+0x898>
 8007c32:	ea53 030a 	orrs.w	r3, r3, sl
 8007c36:	d0a1      	beq.n	8007b7c <_strtod_l+0x814>
 8007c38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c3a:	b1db      	cbz	r3, 8007c74 <_strtod_l+0x90c>
 8007c3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c3e:	4213      	tst	r3, r2
 8007c40:	d0ee      	beq.n	8007c20 <_strtod_l+0x8b8>
 8007c42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c44:	9a08      	ldr	r2, [sp, #32]
 8007c46:	4650      	mov	r0, sl
 8007c48:	4659      	mov	r1, fp
 8007c4a:	b1bb      	cbz	r3, 8007c7c <_strtod_l+0x914>
 8007c4c:	f7ff fb6e 	bl	800732c <sulp>
 8007c50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c54:	ec53 2b10 	vmov	r2, r3, d0
 8007c58:	f7f8 fb20 	bl	800029c <__adddf3>
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	468b      	mov	fp, r1
 8007c60:	e7de      	b.n	8007c20 <_strtod_l+0x8b8>
 8007c62:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007c66:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c6a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c6e:	f04f 3aff 	mov.w	sl, #4294967295
 8007c72:	e7d5      	b.n	8007c20 <_strtod_l+0x8b8>
 8007c74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007c76:	ea13 0f0a 	tst.w	r3, sl
 8007c7a:	e7e1      	b.n	8007c40 <_strtod_l+0x8d8>
 8007c7c:	f7ff fb56 	bl	800732c <sulp>
 8007c80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c84:	ec53 2b10 	vmov	r2, r3, d0
 8007c88:	f7f8 fb06 	bl	8000298 <__aeabi_dsub>
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	2300      	movs	r3, #0
 8007c90:	4682      	mov	sl, r0
 8007c92:	468b      	mov	fp, r1
 8007c94:	f7f8 ff20 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	d0c1      	beq.n	8007c20 <_strtod_l+0x8b8>
 8007c9c:	e619      	b.n	80078d2 <_strtod_l+0x56a>
 8007c9e:	4641      	mov	r1, r8
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	f7ff facd 	bl	8007240 <__ratio>
 8007ca6:	ec57 6b10 	vmov	r6, r7, d0
 8007caa:	2200      	movs	r2, #0
 8007cac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	4639      	mov	r1, r7
 8007cb4:	f7f8 ff24 	bl	8000b00 <__aeabi_dcmple>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d06f      	beq.n	8007d9c <_strtod_l+0xa34>
 8007cbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d17a      	bne.n	8007db8 <_strtod_l+0xa50>
 8007cc2:	f1ba 0f00 	cmp.w	sl, #0
 8007cc6:	d158      	bne.n	8007d7a <_strtod_l+0xa12>
 8007cc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d15a      	bne.n	8007d88 <_strtod_l+0xa20>
 8007cd2:	4b64      	ldr	r3, [pc, #400]	@ (8007e64 <_strtod_l+0xafc>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	4639      	mov	r1, r7
 8007cda:	f7f8 ff07 	bl	8000aec <__aeabi_dcmplt>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	d159      	bne.n	8007d96 <_strtod_l+0xa2e>
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	4639      	mov	r1, r7
 8007ce6:	4b60      	ldr	r3, [pc, #384]	@ (8007e68 <_strtod_l+0xb00>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f7f8 fc8d 	bl	8000608 <__aeabi_dmul>
 8007cee:	4606      	mov	r6, r0
 8007cf0:	460f      	mov	r7, r1
 8007cf2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007cf6:	9606      	str	r6, [sp, #24]
 8007cf8:	9307      	str	r3, [sp, #28]
 8007cfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cfe:	4d57      	ldr	r5, [pc, #348]	@ (8007e5c <_strtod_l+0xaf4>)
 8007d00:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007d04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d06:	401d      	ands	r5, r3
 8007d08:	4b58      	ldr	r3, [pc, #352]	@ (8007e6c <_strtod_l+0xb04>)
 8007d0a:	429d      	cmp	r5, r3
 8007d0c:	f040 80b2 	bne.w	8007e74 <_strtod_l+0xb0c>
 8007d10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d12:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007d16:	ec4b ab10 	vmov	d0, sl, fp
 8007d1a:	f7ff f9c9 	bl	80070b0 <__ulp>
 8007d1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d22:	ec51 0b10 	vmov	r0, r1, d0
 8007d26:	f7f8 fc6f 	bl	8000608 <__aeabi_dmul>
 8007d2a:	4652      	mov	r2, sl
 8007d2c:	465b      	mov	r3, fp
 8007d2e:	f7f8 fab5 	bl	800029c <__adddf3>
 8007d32:	460b      	mov	r3, r1
 8007d34:	4949      	ldr	r1, [pc, #292]	@ (8007e5c <_strtod_l+0xaf4>)
 8007d36:	4a4e      	ldr	r2, [pc, #312]	@ (8007e70 <_strtod_l+0xb08>)
 8007d38:	4019      	ands	r1, r3
 8007d3a:	4291      	cmp	r1, r2
 8007d3c:	4682      	mov	sl, r0
 8007d3e:	d942      	bls.n	8007dc6 <_strtod_l+0xa5e>
 8007d40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d42:	4b47      	ldr	r3, [pc, #284]	@ (8007e60 <_strtod_l+0xaf8>)
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d103      	bne.n	8007d50 <_strtod_l+0x9e8>
 8007d48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	f43f ad2b 	beq.w	80077a6 <_strtod_l+0x43e>
 8007d50:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007e60 <_strtod_l+0xaf8>
 8007d54:	f04f 3aff 	mov.w	sl, #4294967295
 8007d58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d5a:	9805      	ldr	r0, [sp, #20]
 8007d5c:	f7fe fe74 	bl	8006a48 <_Bfree>
 8007d60:	9805      	ldr	r0, [sp, #20]
 8007d62:	4649      	mov	r1, r9
 8007d64:	f7fe fe70 	bl	8006a48 <_Bfree>
 8007d68:	9805      	ldr	r0, [sp, #20]
 8007d6a:	4641      	mov	r1, r8
 8007d6c:	f7fe fe6c 	bl	8006a48 <_Bfree>
 8007d70:	9805      	ldr	r0, [sp, #20]
 8007d72:	4621      	mov	r1, r4
 8007d74:	f7fe fe68 	bl	8006a48 <_Bfree>
 8007d78:	e618      	b.n	80079ac <_strtod_l+0x644>
 8007d7a:	f1ba 0f01 	cmp.w	sl, #1
 8007d7e:	d103      	bne.n	8007d88 <_strtod_l+0xa20>
 8007d80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f43f ada5 	beq.w	80078d2 <_strtod_l+0x56a>
 8007d88:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007e38 <_strtod_l+0xad0>
 8007d8c:	4f35      	ldr	r7, [pc, #212]	@ (8007e64 <_strtod_l+0xafc>)
 8007d8e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007d92:	2600      	movs	r6, #0
 8007d94:	e7b1      	b.n	8007cfa <_strtod_l+0x992>
 8007d96:	4f34      	ldr	r7, [pc, #208]	@ (8007e68 <_strtod_l+0xb00>)
 8007d98:	2600      	movs	r6, #0
 8007d9a:	e7aa      	b.n	8007cf2 <_strtod_l+0x98a>
 8007d9c:	4b32      	ldr	r3, [pc, #200]	@ (8007e68 <_strtod_l+0xb00>)
 8007d9e:	4630      	mov	r0, r6
 8007da0:	4639      	mov	r1, r7
 8007da2:	2200      	movs	r2, #0
 8007da4:	f7f8 fc30 	bl	8000608 <__aeabi_dmul>
 8007da8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007daa:	4606      	mov	r6, r0
 8007dac:	460f      	mov	r7, r1
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d09f      	beq.n	8007cf2 <_strtod_l+0x98a>
 8007db2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007db6:	e7a0      	b.n	8007cfa <_strtod_l+0x992>
 8007db8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007e40 <_strtod_l+0xad8>
 8007dbc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007dc0:	ec57 6b17 	vmov	r6, r7, d7
 8007dc4:	e799      	b.n	8007cfa <_strtod_l+0x992>
 8007dc6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007dca:	9b08      	ldr	r3, [sp, #32]
 8007dcc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1c1      	bne.n	8007d58 <_strtod_l+0x9f0>
 8007dd4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007dd8:	0d1b      	lsrs	r3, r3, #20
 8007dda:	051b      	lsls	r3, r3, #20
 8007ddc:	429d      	cmp	r5, r3
 8007dde:	d1bb      	bne.n	8007d58 <_strtod_l+0x9f0>
 8007de0:	4630      	mov	r0, r6
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 ff70 	bl	8000cc8 <__aeabi_d2lz>
 8007de8:	f7f8 fbe0 	bl	80005ac <__aeabi_l2d>
 8007dec:	4602      	mov	r2, r0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4630      	mov	r0, r6
 8007df2:	4639      	mov	r1, r7
 8007df4:	f7f8 fa50 	bl	8000298 <__aeabi_dsub>
 8007df8:	460b      	mov	r3, r1
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007e00:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007e04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e06:	ea46 060a 	orr.w	r6, r6, sl
 8007e0a:	431e      	orrs	r6, r3
 8007e0c:	d06f      	beq.n	8007eee <_strtod_l+0xb86>
 8007e0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007e48 <_strtod_l+0xae0>)
 8007e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e14:	f7f8 fe6a 	bl	8000aec <__aeabi_dcmplt>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	f47f accf 	bne.w	80077bc <_strtod_l+0x454>
 8007e1e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007e50 <_strtod_l+0xae8>)
 8007e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e28:	f7f8 fe7e 	bl	8000b28 <__aeabi_dcmpgt>
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	d093      	beq.n	8007d58 <_strtod_l+0x9f0>
 8007e30:	e4c4      	b.n	80077bc <_strtod_l+0x454>
 8007e32:	bf00      	nop
 8007e34:	f3af 8000 	nop.w
 8007e38:	00000000 	.word	0x00000000
 8007e3c:	bff00000 	.word	0xbff00000
 8007e40:	00000000 	.word	0x00000000
 8007e44:	3ff00000 	.word	0x3ff00000
 8007e48:	94a03595 	.word	0x94a03595
 8007e4c:	3fdfffff 	.word	0x3fdfffff
 8007e50:	35afe535 	.word	0x35afe535
 8007e54:	3fe00000 	.word	0x3fe00000
 8007e58:	000fffff 	.word	0x000fffff
 8007e5c:	7ff00000 	.word	0x7ff00000
 8007e60:	7fefffff 	.word	0x7fefffff
 8007e64:	3ff00000 	.word	0x3ff00000
 8007e68:	3fe00000 	.word	0x3fe00000
 8007e6c:	7fe00000 	.word	0x7fe00000
 8007e70:	7c9fffff 	.word	0x7c9fffff
 8007e74:	9b08      	ldr	r3, [sp, #32]
 8007e76:	b323      	cbz	r3, 8007ec2 <_strtod_l+0xb5a>
 8007e78:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007e7c:	d821      	bhi.n	8007ec2 <_strtod_l+0xb5a>
 8007e7e:	a328      	add	r3, pc, #160	@ (adr r3, 8007f20 <_strtod_l+0xbb8>)
 8007e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e84:	4630      	mov	r0, r6
 8007e86:	4639      	mov	r1, r7
 8007e88:	f7f8 fe3a 	bl	8000b00 <__aeabi_dcmple>
 8007e8c:	b1a0      	cbz	r0, 8007eb8 <_strtod_l+0xb50>
 8007e8e:	4639      	mov	r1, r7
 8007e90:	4630      	mov	r0, r6
 8007e92:	f7f8 fe91 	bl	8000bb8 <__aeabi_d2uiz>
 8007e96:	2801      	cmp	r0, #1
 8007e98:	bf38      	it	cc
 8007e9a:	2001      	movcc	r0, #1
 8007e9c:	f7f8 fb3a 	bl	8000514 <__aeabi_ui2d>
 8007ea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	460f      	mov	r7, r1
 8007ea6:	b9fb      	cbnz	r3, 8007ee8 <_strtod_l+0xb80>
 8007ea8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007eac:	9014      	str	r0, [sp, #80]	@ 0x50
 8007eae:	9315      	str	r3, [sp, #84]	@ 0x54
 8007eb0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007eb4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007eb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007eba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007ebe:	1b5b      	subs	r3, r3, r5
 8007ec0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ec2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007ec6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007eca:	f7ff f8f1 	bl	80070b0 <__ulp>
 8007ece:	4650      	mov	r0, sl
 8007ed0:	ec53 2b10 	vmov	r2, r3, d0
 8007ed4:	4659      	mov	r1, fp
 8007ed6:	f7f8 fb97 	bl	8000608 <__aeabi_dmul>
 8007eda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ede:	f7f8 f9dd 	bl	800029c <__adddf3>
 8007ee2:	4682      	mov	sl, r0
 8007ee4:	468b      	mov	fp, r1
 8007ee6:	e770      	b.n	8007dca <_strtod_l+0xa62>
 8007ee8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007eec:	e7e0      	b.n	8007eb0 <_strtod_l+0xb48>
 8007eee:	a30e      	add	r3, pc, #56	@ (adr r3, 8007f28 <_strtod_l+0xbc0>)
 8007ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef4:	f7f8 fdfa 	bl	8000aec <__aeabi_dcmplt>
 8007ef8:	e798      	b.n	8007e2c <_strtod_l+0xac4>
 8007efa:	2300      	movs	r3, #0
 8007efc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007efe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007f00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f02:	6013      	str	r3, [r2, #0]
 8007f04:	f7ff ba6d 	b.w	80073e2 <_strtod_l+0x7a>
 8007f08:	2a65      	cmp	r2, #101	@ 0x65
 8007f0a:	f43f ab66 	beq.w	80075da <_strtod_l+0x272>
 8007f0e:	2a45      	cmp	r2, #69	@ 0x45
 8007f10:	f43f ab63 	beq.w	80075da <_strtod_l+0x272>
 8007f14:	2301      	movs	r3, #1
 8007f16:	f7ff bb9e 	b.w	8007656 <_strtod_l+0x2ee>
 8007f1a:	bf00      	nop
 8007f1c:	f3af 8000 	nop.w
 8007f20:	ffc00000 	.word	0xffc00000
 8007f24:	41dfffff 	.word	0x41dfffff
 8007f28:	94a03595 	.word	0x94a03595
 8007f2c:	3fcfffff 	.word	0x3fcfffff

08007f30 <_strtod_r>:
 8007f30:	4b01      	ldr	r3, [pc, #4]	@ (8007f38 <_strtod_r+0x8>)
 8007f32:	f7ff ba19 	b.w	8007368 <_strtod_l>
 8007f36:	bf00      	nop
 8007f38:	20000068 	.word	0x20000068

08007f3c <_strtol_l.constprop.0>:
 8007f3c:	2b24      	cmp	r3, #36	@ 0x24
 8007f3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f42:	4686      	mov	lr, r0
 8007f44:	4690      	mov	r8, r2
 8007f46:	d801      	bhi.n	8007f4c <_strtol_l.constprop.0+0x10>
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d106      	bne.n	8007f5a <_strtol_l.constprop.0+0x1e>
 8007f4c:	f7fd fdba 	bl	8005ac4 <__errno>
 8007f50:	2316      	movs	r3, #22
 8007f52:	6003      	str	r3, [r0, #0]
 8007f54:	2000      	movs	r0, #0
 8007f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5a:	4834      	ldr	r0, [pc, #208]	@ (800802c <_strtol_l.constprop.0+0xf0>)
 8007f5c:	460d      	mov	r5, r1
 8007f5e:	462a      	mov	r2, r5
 8007f60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f64:	5d06      	ldrb	r6, [r0, r4]
 8007f66:	f016 0608 	ands.w	r6, r6, #8
 8007f6a:	d1f8      	bne.n	8007f5e <_strtol_l.constprop.0+0x22>
 8007f6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007f6e:	d12d      	bne.n	8007fcc <_strtol_l.constprop.0+0x90>
 8007f70:	782c      	ldrb	r4, [r5, #0]
 8007f72:	2601      	movs	r6, #1
 8007f74:	1c95      	adds	r5, r2, #2
 8007f76:	f033 0210 	bics.w	r2, r3, #16
 8007f7a:	d109      	bne.n	8007f90 <_strtol_l.constprop.0+0x54>
 8007f7c:	2c30      	cmp	r4, #48	@ 0x30
 8007f7e:	d12a      	bne.n	8007fd6 <_strtol_l.constprop.0+0x9a>
 8007f80:	782a      	ldrb	r2, [r5, #0]
 8007f82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007f86:	2a58      	cmp	r2, #88	@ 0x58
 8007f88:	d125      	bne.n	8007fd6 <_strtol_l.constprop.0+0x9a>
 8007f8a:	786c      	ldrb	r4, [r5, #1]
 8007f8c:	2310      	movs	r3, #16
 8007f8e:	3502      	adds	r5, #2
 8007f90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007f94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007f98:	2200      	movs	r2, #0
 8007f9a:	fbbc f9f3 	udiv	r9, ip, r3
 8007f9e:	4610      	mov	r0, r2
 8007fa0:	fb03 ca19 	mls	sl, r3, r9, ip
 8007fa4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007fa8:	2f09      	cmp	r7, #9
 8007faa:	d81b      	bhi.n	8007fe4 <_strtol_l.constprop.0+0xa8>
 8007fac:	463c      	mov	r4, r7
 8007fae:	42a3      	cmp	r3, r4
 8007fb0:	dd27      	ble.n	8008002 <_strtol_l.constprop.0+0xc6>
 8007fb2:	1c57      	adds	r7, r2, #1
 8007fb4:	d007      	beq.n	8007fc6 <_strtol_l.constprop.0+0x8a>
 8007fb6:	4581      	cmp	r9, r0
 8007fb8:	d320      	bcc.n	8007ffc <_strtol_l.constprop.0+0xc0>
 8007fba:	d101      	bne.n	8007fc0 <_strtol_l.constprop.0+0x84>
 8007fbc:	45a2      	cmp	sl, r4
 8007fbe:	db1d      	blt.n	8007ffc <_strtol_l.constprop.0+0xc0>
 8007fc0:	fb00 4003 	mla	r0, r0, r3, r4
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fca:	e7eb      	b.n	8007fa4 <_strtol_l.constprop.0+0x68>
 8007fcc:	2c2b      	cmp	r4, #43	@ 0x2b
 8007fce:	bf04      	itt	eq
 8007fd0:	782c      	ldrbeq	r4, [r5, #0]
 8007fd2:	1c95      	addeq	r5, r2, #2
 8007fd4:	e7cf      	b.n	8007f76 <_strtol_l.constprop.0+0x3a>
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1da      	bne.n	8007f90 <_strtol_l.constprop.0+0x54>
 8007fda:	2c30      	cmp	r4, #48	@ 0x30
 8007fdc:	bf0c      	ite	eq
 8007fde:	2308      	moveq	r3, #8
 8007fe0:	230a      	movne	r3, #10
 8007fe2:	e7d5      	b.n	8007f90 <_strtol_l.constprop.0+0x54>
 8007fe4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007fe8:	2f19      	cmp	r7, #25
 8007fea:	d801      	bhi.n	8007ff0 <_strtol_l.constprop.0+0xb4>
 8007fec:	3c37      	subs	r4, #55	@ 0x37
 8007fee:	e7de      	b.n	8007fae <_strtol_l.constprop.0+0x72>
 8007ff0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007ff4:	2f19      	cmp	r7, #25
 8007ff6:	d804      	bhi.n	8008002 <_strtol_l.constprop.0+0xc6>
 8007ff8:	3c57      	subs	r4, #87	@ 0x57
 8007ffa:	e7d8      	b.n	8007fae <_strtol_l.constprop.0+0x72>
 8007ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8008000:	e7e1      	b.n	8007fc6 <_strtol_l.constprop.0+0x8a>
 8008002:	1c53      	adds	r3, r2, #1
 8008004:	d108      	bne.n	8008018 <_strtol_l.constprop.0+0xdc>
 8008006:	2322      	movs	r3, #34	@ 0x22
 8008008:	f8ce 3000 	str.w	r3, [lr]
 800800c:	4660      	mov	r0, ip
 800800e:	f1b8 0f00 	cmp.w	r8, #0
 8008012:	d0a0      	beq.n	8007f56 <_strtol_l.constprop.0+0x1a>
 8008014:	1e69      	subs	r1, r5, #1
 8008016:	e006      	b.n	8008026 <_strtol_l.constprop.0+0xea>
 8008018:	b106      	cbz	r6, 800801c <_strtol_l.constprop.0+0xe0>
 800801a:	4240      	negs	r0, r0
 800801c:	f1b8 0f00 	cmp.w	r8, #0
 8008020:	d099      	beq.n	8007f56 <_strtol_l.constprop.0+0x1a>
 8008022:	2a00      	cmp	r2, #0
 8008024:	d1f6      	bne.n	8008014 <_strtol_l.constprop.0+0xd8>
 8008026:	f8c8 1000 	str.w	r1, [r8]
 800802a:	e794      	b.n	8007f56 <_strtol_l.constprop.0+0x1a>
 800802c:	08009bf9 	.word	0x08009bf9

08008030 <_strtol_r>:
 8008030:	f7ff bf84 	b.w	8007f3c <_strtol_l.constprop.0>

08008034 <__ssputs_r>:
 8008034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008038:	688e      	ldr	r6, [r1, #8]
 800803a:	461f      	mov	r7, r3
 800803c:	42be      	cmp	r6, r7
 800803e:	680b      	ldr	r3, [r1, #0]
 8008040:	4682      	mov	sl, r0
 8008042:	460c      	mov	r4, r1
 8008044:	4690      	mov	r8, r2
 8008046:	d82d      	bhi.n	80080a4 <__ssputs_r+0x70>
 8008048:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800804c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008050:	d026      	beq.n	80080a0 <__ssputs_r+0x6c>
 8008052:	6965      	ldr	r5, [r4, #20]
 8008054:	6909      	ldr	r1, [r1, #16]
 8008056:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800805a:	eba3 0901 	sub.w	r9, r3, r1
 800805e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008062:	1c7b      	adds	r3, r7, #1
 8008064:	444b      	add	r3, r9
 8008066:	106d      	asrs	r5, r5, #1
 8008068:	429d      	cmp	r5, r3
 800806a:	bf38      	it	cc
 800806c:	461d      	movcc	r5, r3
 800806e:	0553      	lsls	r3, r2, #21
 8008070:	d527      	bpl.n	80080c2 <__ssputs_r+0x8e>
 8008072:	4629      	mov	r1, r5
 8008074:	f7fe fc1c 	bl	80068b0 <_malloc_r>
 8008078:	4606      	mov	r6, r0
 800807a:	b360      	cbz	r0, 80080d6 <__ssputs_r+0xa2>
 800807c:	6921      	ldr	r1, [r4, #16]
 800807e:	464a      	mov	r2, r9
 8008080:	f000 fb32 	bl	80086e8 <memcpy>
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800808a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800808e:	81a3      	strh	r3, [r4, #12]
 8008090:	6126      	str	r6, [r4, #16]
 8008092:	6165      	str	r5, [r4, #20]
 8008094:	444e      	add	r6, r9
 8008096:	eba5 0509 	sub.w	r5, r5, r9
 800809a:	6026      	str	r6, [r4, #0]
 800809c:	60a5      	str	r5, [r4, #8]
 800809e:	463e      	mov	r6, r7
 80080a0:	42be      	cmp	r6, r7
 80080a2:	d900      	bls.n	80080a6 <__ssputs_r+0x72>
 80080a4:	463e      	mov	r6, r7
 80080a6:	6820      	ldr	r0, [r4, #0]
 80080a8:	4632      	mov	r2, r6
 80080aa:	4641      	mov	r1, r8
 80080ac:	f000 fabe 	bl	800862c <memmove>
 80080b0:	68a3      	ldr	r3, [r4, #8]
 80080b2:	1b9b      	subs	r3, r3, r6
 80080b4:	60a3      	str	r3, [r4, #8]
 80080b6:	6823      	ldr	r3, [r4, #0]
 80080b8:	4433      	add	r3, r6
 80080ba:	6023      	str	r3, [r4, #0]
 80080bc:	2000      	movs	r0, #0
 80080be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080c2:	462a      	mov	r2, r5
 80080c4:	f000 fea5 	bl	8008e12 <_realloc_r>
 80080c8:	4606      	mov	r6, r0
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d1e0      	bne.n	8008090 <__ssputs_r+0x5c>
 80080ce:	6921      	ldr	r1, [r4, #16]
 80080d0:	4650      	mov	r0, sl
 80080d2:	f7fe fb79 	bl	80067c8 <_free_r>
 80080d6:	230c      	movs	r3, #12
 80080d8:	f8ca 3000 	str.w	r3, [sl]
 80080dc:	89a3      	ldrh	r3, [r4, #12]
 80080de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080e2:	81a3      	strh	r3, [r4, #12]
 80080e4:	f04f 30ff 	mov.w	r0, #4294967295
 80080e8:	e7e9      	b.n	80080be <__ssputs_r+0x8a>
	...

080080ec <_svfiprintf_r>:
 80080ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	4698      	mov	r8, r3
 80080f2:	898b      	ldrh	r3, [r1, #12]
 80080f4:	061b      	lsls	r3, r3, #24
 80080f6:	b09d      	sub	sp, #116	@ 0x74
 80080f8:	4607      	mov	r7, r0
 80080fa:	460d      	mov	r5, r1
 80080fc:	4614      	mov	r4, r2
 80080fe:	d510      	bpl.n	8008122 <_svfiprintf_r+0x36>
 8008100:	690b      	ldr	r3, [r1, #16]
 8008102:	b973      	cbnz	r3, 8008122 <_svfiprintf_r+0x36>
 8008104:	2140      	movs	r1, #64	@ 0x40
 8008106:	f7fe fbd3 	bl	80068b0 <_malloc_r>
 800810a:	6028      	str	r0, [r5, #0]
 800810c:	6128      	str	r0, [r5, #16]
 800810e:	b930      	cbnz	r0, 800811e <_svfiprintf_r+0x32>
 8008110:	230c      	movs	r3, #12
 8008112:	603b      	str	r3, [r7, #0]
 8008114:	f04f 30ff 	mov.w	r0, #4294967295
 8008118:	b01d      	add	sp, #116	@ 0x74
 800811a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811e:	2340      	movs	r3, #64	@ 0x40
 8008120:	616b      	str	r3, [r5, #20]
 8008122:	2300      	movs	r3, #0
 8008124:	9309      	str	r3, [sp, #36]	@ 0x24
 8008126:	2320      	movs	r3, #32
 8008128:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800812c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008130:	2330      	movs	r3, #48	@ 0x30
 8008132:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80082d0 <_svfiprintf_r+0x1e4>
 8008136:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800813a:	f04f 0901 	mov.w	r9, #1
 800813e:	4623      	mov	r3, r4
 8008140:	469a      	mov	sl, r3
 8008142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008146:	b10a      	cbz	r2, 800814c <_svfiprintf_r+0x60>
 8008148:	2a25      	cmp	r2, #37	@ 0x25
 800814a:	d1f9      	bne.n	8008140 <_svfiprintf_r+0x54>
 800814c:	ebba 0b04 	subs.w	fp, sl, r4
 8008150:	d00b      	beq.n	800816a <_svfiprintf_r+0x7e>
 8008152:	465b      	mov	r3, fp
 8008154:	4622      	mov	r2, r4
 8008156:	4629      	mov	r1, r5
 8008158:	4638      	mov	r0, r7
 800815a:	f7ff ff6b 	bl	8008034 <__ssputs_r>
 800815e:	3001      	adds	r0, #1
 8008160:	f000 80a7 	beq.w	80082b2 <_svfiprintf_r+0x1c6>
 8008164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008166:	445a      	add	r2, fp
 8008168:	9209      	str	r2, [sp, #36]	@ 0x24
 800816a:	f89a 3000 	ldrb.w	r3, [sl]
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 809f 	beq.w	80082b2 <_svfiprintf_r+0x1c6>
 8008174:	2300      	movs	r3, #0
 8008176:	f04f 32ff 	mov.w	r2, #4294967295
 800817a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800817e:	f10a 0a01 	add.w	sl, sl, #1
 8008182:	9304      	str	r3, [sp, #16]
 8008184:	9307      	str	r3, [sp, #28]
 8008186:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800818a:	931a      	str	r3, [sp, #104]	@ 0x68
 800818c:	4654      	mov	r4, sl
 800818e:	2205      	movs	r2, #5
 8008190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008194:	484e      	ldr	r0, [pc, #312]	@ (80082d0 <_svfiprintf_r+0x1e4>)
 8008196:	f7f8 f823 	bl	80001e0 <memchr>
 800819a:	9a04      	ldr	r2, [sp, #16]
 800819c:	b9d8      	cbnz	r0, 80081d6 <_svfiprintf_r+0xea>
 800819e:	06d0      	lsls	r0, r2, #27
 80081a0:	bf44      	itt	mi
 80081a2:	2320      	movmi	r3, #32
 80081a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081a8:	0711      	lsls	r1, r2, #28
 80081aa:	bf44      	itt	mi
 80081ac:	232b      	movmi	r3, #43	@ 0x2b
 80081ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081b2:	f89a 3000 	ldrb.w	r3, [sl]
 80081b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80081b8:	d015      	beq.n	80081e6 <_svfiprintf_r+0xfa>
 80081ba:	9a07      	ldr	r2, [sp, #28]
 80081bc:	4654      	mov	r4, sl
 80081be:	2000      	movs	r0, #0
 80081c0:	f04f 0c0a 	mov.w	ip, #10
 80081c4:	4621      	mov	r1, r4
 80081c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081ca:	3b30      	subs	r3, #48	@ 0x30
 80081cc:	2b09      	cmp	r3, #9
 80081ce:	d94b      	bls.n	8008268 <_svfiprintf_r+0x17c>
 80081d0:	b1b0      	cbz	r0, 8008200 <_svfiprintf_r+0x114>
 80081d2:	9207      	str	r2, [sp, #28]
 80081d4:	e014      	b.n	8008200 <_svfiprintf_r+0x114>
 80081d6:	eba0 0308 	sub.w	r3, r0, r8
 80081da:	fa09 f303 	lsl.w	r3, r9, r3
 80081de:	4313      	orrs	r3, r2
 80081e0:	9304      	str	r3, [sp, #16]
 80081e2:	46a2      	mov	sl, r4
 80081e4:	e7d2      	b.n	800818c <_svfiprintf_r+0xa0>
 80081e6:	9b03      	ldr	r3, [sp, #12]
 80081e8:	1d19      	adds	r1, r3, #4
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	9103      	str	r1, [sp, #12]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bfbb      	ittet	lt
 80081f2:	425b      	neglt	r3, r3
 80081f4:	f042 0202 	orrlt.w	r2, r2, #2
 80081f8:	9307      	strge	r3, [sp, #28]
 80081fa:	9307      	strlt	r3, [sp, #28]
 80081fc:	bfb8      	it	lt
 80081fe:	9204      	strlt	r2, [sp, #16]
 8008200:	7823      	ldrb	r3, [r4, #0]
 8008202:	2b2e      	cmp	r3, #46	@ 0x2e
 8008204:	d10a      	bne.n	800821c <_svfiprintf_r+0x130>
 8008206:	7863      	ldrb	r3, [r4, #1]
 8008208:	2b2a      	cmp	r3, #42	@ 0x2a
 800820a:	d132      	bne.n	8008272 <_svfiprintf_r+0x186>
 800820c:	9b03      	ldr	r3, [sp, #12]
 800820e:	1d1a      	adds	r2, r3, #4
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	9203      	str	r2, [sp, #12]
 8008214:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008218:	3402      	adds	r4, #2
 800821a:	9305      	str	r3, [sp, #20]
 800821c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80082e0 <_svfiprintf_r+0x1f4>
 8008220:	7821      	ldrb	r1, [r4, #0]
 8008222:	2203      	movs	r2, #3
 8008224:	4650      	mov	r0, sl
 8008226:	f7f7 ffdb 	bl	80001e0 <memchr>
 800822a:	b138      	cbz	r0, 800823c <_svfiprintf_r+0x150>
 800822c:	9b04      	ldr	r3, [sp, #16]
 800822e:	eba0 000a 	sub.w	r0, r0, sl
 8008232:	2240      	movs	r2, #64	@ 0x40
 8008234:	4082      	lsls	r2, r0
 8008236:	4313      	orrs	r3, r2
 8008238:	3401      	adds	r4, #1
 800823a:	9304      	str	r3, [sp, #16]
 800823c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008240:	4824      	ldr	r0, [pc, #144]	@ (80082d4 <_svfiprintf_r+0x1e8>)
 8008242:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008246:	2206      	movs	r2, #6
 8008248:	f7f7 ffca 	bl	80001e0 <memchr>
 800824c:	2800      	cmp	r0, #0
 800824e:	d036      	beq.n	80082be <_svfiprintf_r+0x1d2>
 8008250:	4b21      	ldr	r3, [pc, #132]	@ (80082d8 <_svfiprintf_r+0x1ec>)
 8008252:	bb1b      	cbnz	r3, 800829c <_svfiprintf_r+0x1b0>
 8008254:	9b03      	ldr	r3, [sp, #12]
 8008256:	3307      	adds	r3, #7
 8008258:	f023 0307 	bic.w	r3, r3, #7
 800825c:	3308      	adds	r3, #8
 800825e:	9303      	str	r3, [sp, #12]
 8008260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008262:	4433      	add	r3, r6
 8008264:	9309      	str	r3, [sp, #36]	@ 0x24
 8008266:	e76a      	b.n	800813e <_svfiprintf_r+0x52>
 8008268:	fb0c 3202 	mla	r2, ip, r2, r3
 800826c:	460c      	mov	r4, r1
 800826e:	2001      	movs	r0, #1
 8008270:	e7a8      	b.n	80081c4 <_svfiprintf_r+0xd8>
 8008272:	2300      	movs	r3, #0
 8008274:	3401      	adds	r4, #1
 8008276:	9305      	str	r3, [sp, #20]
 8008278:	4619      	mov	r1, r3
 800827a:	f04f 0c0a 	mov.w	ip, #10
 800827e:	4620      	mov	r0, r4
 8008280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008284:	3a30      	subs	r2, #48	@ 0x30
 8008286:	2a09      	cmp	r2, #9
 8008288:	d903      	bls.n	8008292 <_svfiprintf_r+0x1a6>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d0c6      	beq.n	800821c <_svfiprintf_r+0x130>
 800828e:	9105      	str	r1, [sp, #20]
 8008290:	e7c4      	b.n	800821c <_svfiprintf_r+0x130>
 8008292:	fb0c 2101 	mla	r1, ip, r1, r2
 8008296:	4604      	mov	r4, r0
 8008298:	2301      	movs	r3, #1
 800829a:	e7f0      	b.n	800827e <_svfiprintf_r+0x192>
 800829c:	ab03      	add	r3, sp, #12
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	462a      	mov	r2, r5
 80082a2:	4b0e      	ldr	r3, [pc, #56]	@ (80082dc <_svfiprintf_r+0x1f0>)
 80082a4:	a904      	add	r1, sp, #16
 80082a6:	4638      	mov	r0, r7
 80082a8:	f7fc fb04 	bl	80048b4 <_printf_float>
 80082ac:	1c42      	adds	r2, r0, #1
 80082ae:	4606      	mov	r6, r0
 80082b0:	d1d6      	bne.n	8008260 <_svfiprintf_r+0x174>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	065b      	lsls	r3, r3, #25
 80082b6:	f53f af2d 	bmi.w	8008114 <_svfiprintf_r+0x28>
 80082ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082bc:	e72c      	b.n	8008118 <_svfiprintf_r+0x2c>
 80082be:	ab03      	add	r3, sp, #12
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	462a      	mov	r2, r5
 80082c4:	4b05      	ldr	r3, [pc, #20]	@ (80082dc <_svfiprintf_r+0x1f0>)
 80082c6:	a904      	add	r1, sp, #16
 80082c8:	4638      	mov	r0, r7
 80082ca:	f7fc fd8b 	bl	8004de4 <_printf_i>
 80082ce:	e7ed      	b.n	80082ac <_svfiprintf_r+0x1c0>
 80082d0:	08009cf9 	.word	0x08009cf9
 80082d4:	08009d03 	.word	0x08009d03
 80082d8:	080048b5 	.word	0x080048b5
 80082dc:	08008035 	.word	0x08008035
 80082e0:	08009cff 	.word	0x08009cff

080082e4 <__sfputc_r>:
 80082e4:	6893      	ldr	r3, [r2, #8]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	b410      	push	{r4}
 80082ec:	6093      	str	r3, [r2, #8]
 80082ee:	da08      	bge.n	8008302 <__sfputc_r+0x1e>
 80082f0:	6994      	ldr	r4, [r2, #24]
 80082f2:	42a3      	cmp	r3, r4
 80082f4:	db01      	blt.n	80082fa <__sfputc_r+0x16>
 80082f6:	290a      	cmp	r1, #10
 80082f8:	d103      	bne.n	8008302 <__sfputc_r+0x1e>
 80082fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082fe:	f7fd bafa 	b.w	80058f6 <__swbuf_r>
 8008302:	6813      	ldr	r3, [r2, #0]
 8008304:	1c58      	adds	r0, r3, #1
 8008306:	6010      	str	r0, [r2, #0]
 8008308:	7019      	strb	r1, [r3, #0]
 800830a:	4608      	mov	r0, r1
 800830c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008310:	4770      	bx	lr

08008312 <__sfputs_r>:
 8008312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008314:	4606      	mov	r6, r0
 8008316:	460f      	mov	r7, r1
 8008318:	4614      	mov	r4, r2
 800831a:	18d5      	adds	r5, r2, r3
 800831c:	42ac      	cmp	r4, r5
 800831e:	d101      	bne.n	8008324 <__sfputs_r+0x12>
 8008320:	2000      	movs	r0, #0
 8008322:	e007      	b.n	8008334 <__sfputs_r+0x22>
 8008324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008328:	463a      	mov	r2, r7
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff ffda 	bl	80082e4 <__sfputc_r>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d1f3      	bne.n	800831c <__sfputs_r+0xa>
 8008334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008338 <_vfiprintf_r>:
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	460d      	mov	r5, r1
 800833e:	b09d      	sub	sp, #116	@ 0x74
 8008340:	4614      	mov	r4, r2
 8008342:	4698      	mov	r8, r3
 8008344:	4606      	mov	r6, r0
 8008346:	b118      	cbz	r0, 8008350 <_vfiprintf_r+0x18>
 8008348:	6a03      	ldr	r3, [r0, #32]
 800834a:	b90b      	cbnz	r3, 8008350 <_vfiprintf_r+0x18>
 800834c:	f7fd f9ca 	bl	80056e4 <__sinit>
 8008350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008352:	07d9      	lsls	r1, r3, #31
 8008354:	d405      	bmi.n	8008362 <_vfiprintf_r+0x2a>
 8008356:	89ab      	ldrh	r3, [r5, #12]
 8008358:	059a      	lsls	r2, r3, #22
 800835a:	d402      	bmi.n	8008362 <_vfiprintf_r+0x2a>
 800835c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800835e:	f7fd fbdc 	bl	8005b1a <__retarget_lock_acquire_recursive>
 8008362:	89ab      	ldrh	r3, [r5, #12]
 8008364:	071b      	lsls	r3, r3, #28
 8008366:	d501      	bpl.n	800836c <_vfiprintf_r+0x34>
 8008368:	692b      	ldr	r3, [r5, #16]
 800836a:	b99b      	cbnz	r3, 8008394 <_vfiprintf_r+0x5c>
 800836c:	4629      	mov	r1, r5
 800836e:	4630      	mov	r0, r6
 8008370:	f7fd fb00 	bl	8005974 <__swsetup_r>
 8008374:	b170      	cbz	r0, 8008394 <_vfiprintf_r+0x5c>
 8008376:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008378:	07dc      	lsls	r4, r3, #31
 800837a:	d504      	bpl.n	8008386 <_vfiprintf_r+0x4e>
 800837c:	f04f 30ff 	mov.w	r0, #4294967295
 8008380:	b01d      	add	sp, #116	@ 0x74
 8008382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008386:	89ab      	ldrh	r3, [r5, #12]
 8008388:	0598      	lsls	r0, r3, #22
 800838a:	d4f7      	bmi.n	800837c <_vfiprintf_r+0x44>
 800838c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800838e:	f7fd fbc5 	bl	8005b1c <__retarget_lock_release_recursive>
 8008392:	e7f3      	b.n	800837c <_vfiprintf_r+0x44>
 8008394:	2300      	movs	r3, #0
 8008396:	9309      	str	r3, [sp, #36]	@ 0x24
 8008398:	2320      	movs	r3, #32
 800839a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800839e:	f8cd 800c 	str.w	r8, [sp, #12]
 80083a2:	2330      	movs	r3, #48	@ 0x30
 80083a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008554 <_vfiprintf_r+0x21c>
 80083a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083ac:	f04f 0901 	mov.w	r9, #1
 80083b0:	4623      	mov	r3, r4
 80083b2:	469a      	mov	sl, r3
 80083b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083b8:	b10a      	cbz	r2, 80083be <_vfiprintf_r+0x86>
 80083ba:	2a25      	cmp	r2, #37	@ 0x25
 80083bc:	d1f9      	bne.n	80083b2 <_vfiprintf_r+0x7a>
 80083be:	ebba 0b04 	subs.w	fp, sl, r4
 80083c2:	d00b      	beq.n	80083dc <_vfiprintf_r+0xa4>
 80083c4:	465b      	mov	r3, fp
 80083c6:	4622      	mov	r2, r4
 80083c8:	4629      	mov	r1, r5
 80083ca:	4630      	mov	r0, r6
 80083cc:	f7ff ffa1 	bl	8008312 <__sfputs_r>
 80083d0:	3001      	adds	r0, #1
 80083d2:	f000 80a7 	beq.w	8008524 <_vfiprintf_r+0x1ec>
 80083d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083d8:	445a      	add	r2, fp
 80083da:	9209      	str	r2, [sp, #36]	@ 0x24
 80083dc:	f89a 3000 	ldrb.w	r3, [sl]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 809f 	beq.w	8008524 <_vfiprintf_r+0x1ec>
 80083e6:	2300      	movs	r3, #0
 80083e8:	f04f 32ff 	mov.w	r2, #4294967295
 80083ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083f0:	f10a 0a01 	add.w	sl, sl, #1
 80083f4:	9304      	str	r3, [sp, #16]
 80083f6:	9307      	str	r3, [sp, #28]
 80083f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80083fe:	4654      	mov	r4, sl
 8008400:	2205      	movs	r2, #5
 8008402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008406:	4853      	ldr	r0, [pc, #332]	@ (8008554 <_vfiprintf_r+0x21c>)
 8008408:	f7f7 feea 	bl	80001e0 <memchr>
 800840c:	9a04      	ldr	r2, [sp, #16]
 800840e:	b9d8      	cbnz	r0, 8008448 <_vfiprintf_r+0x110>
 8008410:	06d1      	lsls	r1, r2, #27
 8008412:	bf44      	itt	mi
 8008414:	2320      	movmi	r3, #32
 8008416:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800841a:	0713      	lsls	r3, r2, #28
 800841c:	bf44      	itt	mi
 800841e:	232b      	movmi	r3, #43	@ 0x2b
 8008420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008424:	f89a 3000 	ldrb.w	r3, [sl]
 8008428:	2b2a      	cmp	r3, #42	@ 0x2a
 800842a:	d015      	beq.n	8008458 <_vfiprintf_r+0x120>
 800842c:	9a07      	ldr	r2, [sp, #28]
 800842e:	4654      	mov	r4, sl
 8008430:	2000      	movs	r0, #0
 8008432:	f04f 0c0a 	mov.w	ip, #10
 8008436:	4621      	mov	r1, r4
 8008438:	f811 3b01 	ldrb.w	r3, [r1], #1
 800843c:	3b30      	subs	r3, #48	@ 0x30
 800843e:	2b09      	cmp	r3, #9
 8008440:	d94b      	bls.n	80084da <_vfiprintf_r+0x1a2>
 8008442:	b1b0      	cbz	r0, 8008472 <_vfiprintf_r+0x13a>
 8008444:	9207      	str	r2, [sp, #28]
 8008446:	e014      	b.n	8008472 <_vfiprintf_r+0x13a>
 8008448:	eba0 0308 	sub.w	r3, r0, r8
 800844c:	fa09 f303 	lsl.w	r3, r9, r3
 8008450:	4313      	orrs	r3, r2
 8008452:	9304      	str	r3, [sp, #16]
 8008454:	46a2      	mov	sl, r4
 8008456:	e7d2      	b.n	80083fe <_vfiprintf_r+0xc6>
 8008458:	9b03      	ldr	r3, [sp, #12]
 800845a:	1d19      	adds	r1, r3, #4
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	9103      	str	r1, [sp, #12]
 8008460:	2b00      	cmp	r3, #0
 8008462:	bfbb      	ittet	lt
 8008464:	425b      	neglt	r3, r3
 8008466:	f042 0202 	orrlt.w	r2, r2, #2
 800846a:	9307      	strge	r3, [sp, #28]
 800846c:	9307      	strlt	r3, [sp, #28]
 800846e:	bfb8      	it	lt
 8008470:	9204      	strlt	r2, [sp, #16]
 8008472:	7823      	ldrb	r3, [r4, #0]
 8008474:	2b2e      	cmp	r3, #46	@ 0x2e
 8008476:	d10a      	bne.n	800848e <_vfiprintf_r+0x156>
 8008478:	7863      	ldrb	r3, [r4, #1]
 800847a:	2b2a      	cmp	r3, #42	@ 0x2a
 800847c:	d132      	bne.n	80084e4 <_vfiprintf_r+0x1ac>
 800847e:	9b03      	ldr	r3, [sp, #12]
 8008480:	1d1a      	adds	r2, r3, #4
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	9203      	str	r2, [sp, #12]
 8008486:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800848a:	3402      	adds	r4, #2
 800848c:	9305      	str	r3, [sp, #20]
 800848e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008564 <_vfiprintf_r+0x22c>
 8008492:	7821      	ldrb	r1, [r4, #0]
 8008494:	2203      	movs	r2, #3
 8008496:	4650      	mov	r0, sl
 8008498:	f7f7 fea2 	bl	80001e0 <memchr>
 800849c:	b138      	cbz	r0, 80084ae <_vfiprintf_r+0x176>
 800849e:	9b04      	ldr	r3, [sp, #16]
 80084a0:	eba0 000a 	sub.w	r0, r0, sl
 80084a4:	2240      	movs	r2, #64	@ 0x40
 80084a6:	4082      	lsls	r2, r0
 80084a8:	4313      	orrs	r3, r2
 80084aa:	3401      	adds	r4, #1
 80084ac:	9304      	str	r3, [sp, #16]
 80084ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084b2:	4829      	ldr	r0, [pc, #164]	@ (8008558 <_vfiprintf_r+0x220>)
 80084b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084b8:	2206      	movs	r2, #6
 80084ba:	f7f7 fe91 	bl	80001e0 <memchr>
 80084be:	2800      	cmp	r0, #0
 80084c0:	d03f      	beq.n	8008542 <_vfiprintf_r+0x20a>
 80084c2:	4b26      	ldr	r3, [pc, #152]	@ (800855c <_vfiprintf_r+0x224>)
 80084c4:	bb1b      	cbnz	r3, 800850e <_vfiprintf_r+0x1d6>
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	3307      	adds	r3, #7
 80084ca:	f023 0307 	bic.w	r3, r3, #7
 80084ce:	3308      	adds	r3, #8
 80084d0:	9303      	str	r3, [sp, #12]
 80084d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d4:	443b      	add	r3, r7
 80084d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80084d8:	e76a      	b.n	80083b0 <_vfiprintf_r+0x78>
 80084da:	fb0c 3202 	mla	r2, ip, r2, r3
 80084de:	460c      	mov	r4, r1
 80084e0:	2001      	movs	r0, #1
 80084e2:	e7a8      	b.n	8008436 <_vfiprintf_r+0xfe>
 80084e4:	2300      	movs	r3, #0
 80084e6:	3401      	adds	r4, #1
 80084e8:	9305      	str	r3, [sp, #20]
 80084ea:	4619      	mov	r1, r3
 80084ec:	f04f 0c0a 	mov.w	ip, #10
 80084f0:	4620      	mov	r0, r4
 80084f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084f6:	3a30      	subs	r2, #48	@ 0x30
 80084f8:	2a09      	cmp	r2, #9
 80084fa:	d903      	bls.n	8008504 <_vfiprintf_r+0x1cc>
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d0c6      	beq.n	800848e <_vfiprintf_r+0x156>
 8008500:	9105      	str	r1, [sp, #20]
 8008502:	e7c4      	b.n	800848e <_vfiprintf_r+0x156>
 8008504:	fb0c 2101 	mla	r1, ip, r1, r2
 8008508:	4604      	mov	r4, r0
 800850a:	2301      	movs	r3, #1
 800850c:	e7f0      	b.n	80084f0 <_vfiprintf_r+0x1b8>
 800850e:	ab03      	add	r3, sp, #12
 8008510:	9300      	str	r3, [sp, #0]
 8008512:	462a      	mov	r2, r5
 8008514:	4b12      	ldr	r3, [pc, #72]	@ (8008560 <_vfiprintf_r+0x228>)
 8008516:	a904      	add	r1, sp, #16
 8008518:	4630      	mov	r0, r6
 800851a:	f7fc f9cb 	bl	80048b4 <_printf_float>
 800851e:	4607      	mov	r7, r0
 8008520:	1c78      	adds	r0, r7, #1
 8008522:	d1d6      	bne.n	80084d2 <_vfiprintf_r+0x19a>
 8008524:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008526:	07d9      	lsls	r1, r3, #31
 8008528:	d405      	bmi.n	8008536 <_vfiprintf_r+0x1fe>
 800852a:	89ab      	ldrh	r3, [r5, #12]
 800852c:	059a      	lsls	r2, r3, #22
 800852e:	d402      	bmi.n	8008536 <_vfiprintf_r+0x1fe>
 8008530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008532:	f7fd faf3 	bl	8005b1c <__retarget_lock_release_recursive>
 8008536:	89ab      	ldrh	r3, [r5, #12]
 8008538:	065b      	lsls	r3, r3, #25
 800853a:	f53f af1f 	bmi.w	800837c <_vfiprintf_r+0x44>
 800853e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008540:	e71e      	b.n	8008380 <_vfiprintf_r+0x48>
 8008542:	ab03      	add	r3, sp, #12
 8008544:	9300      	str	r3, [sp, #0]
 8008546:	462a      	mov	r2, r5
 8008548:	4b05      	ldr	r3, [pc, #20]	@ (8008560 <_vfiprintf_r+0x228>)
 800854a:	a904      	add	r1, sp, #16
 800854c:	4630      	mov	r0, r6
 800854e:	f7fc fc49 	bl	8004de4 <_printf_i>
 8008552:	e7e4      	b.n	800851e <_vfiprintf_r+0x1e6>
 8008554:	08009cf9 	.word	0x08009cf9
 8008558:	08009d03 	.word	0x08009d03
 800855c:	080048b5 	.word	0x080048b5
 8008560:	08008313 	.word	0x08008313
 8008564:	08009cff 	.word	0x08009cff

08008568 <__swhatbuf_r>:
 8008568:	b570      	push	{r4, r5, r6, lr}
 800856a:	460c      	mov	r4, r1
 800856c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008570:	2900      	cmp	r1, #0
 8008572:	b096      	sub	sp, #88	@ 0x58
 8008574:	4615      	mov	r5, r2
 8008576:	461e      	mov	r6, r3
 8008578:	da0d      	bge.n	8008596 <__swhatbuf_r+0x2e>
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008580:	f04f 0100 	mov.w	r1, #0
 8008584:	bf14      	ite	ne
 8008586:	2340      	movne	r3, #64	@ 0x40
 8008588:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800858c:	2000      	movs	r0, #0
 800858e:	6031      	str	r1, [r6, #0]
 8008590:	602b      	str	r3, [r5, #0]
 8008592:	b016      	add	sp, #88	@ 0x58
 8008594:	bd70      	pop	{r4, r5, r6, pc}
 8008596:	466a      	mov	r2, sp
 8008598:	f000 f874 	bl	8008684 <_fstat_r>
 800859c:	2800      	cmp	r0, #0
 800859e:	dbec      	blt.n	800857a <__swhatbuf_r+0x12>
 80085a0:	9901      	ldr	r1, [sp, #4]
 80085a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085aa:	4259      	negs	r1, r3
 80085ac:	4159      	adcs	r1, r3
 80085ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085b2:	e7eb      	b.n	800858c <__swhatbuf_r+0x24>

080085b4 <__smakebuf_r>:
 80085b4:	898b      	ldrh	r3, [r1, #12]
 80085b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085b8:	079d      	lsls	r5, r3, #30
 80085ba:	4606      	mov	r6, r0
 80085bc:	460c      	mov	r4, r1
 80085be:	d507      	bpl.n	80085d0 <__smakebuf_r+0x1c>
 80085c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	6123      	str	r3, [r4, #16]
 80085c8:	2301      	movs	r3, #1
 80085ca:	6163      	str	r3, [r4, #20]
 80085cc:	b003      	add	sp, #12
 80085ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085d0:	ab01      	add	r3, sp, #4
 80085d2:	466a      	mov	r2, sp
 80085d4:	f7ff ffc8 	bl	8008568 <__swhatbuf_r>
 80085d8:	9f00      	ldr	r7, [sp, #0]
 80085da:	4605      	mov	r5, r0
 80085dc:	4639      	mov	r1, r7
 80085de:	4630      	mov	r0, r6
 80085e0:	f7fe f966 	bl	80068b0 <_malloc_r>
 80085e4:	b948      	cbnz	r0, 80085fa <__smakebuf_r+0x46>
 80085e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ea:	059a      	lsls	r2, r3, #22
 80085ec:	d4ee      	bmi.n	80085cc <__smakebuf_r+0x18>
 80085ee:	f023 0303 	bic.w	r3, r3, #3
 80085f2:	f043 0302 	orr.w	r3, r3, #2
 80085f6:	81a3      	strh	r3, [r4, #12]
 80085f8:	e7e2      	b.n	80085c0 <__smakebuf_r+0xc>
 80085fa:	89a3      	ldrh	r3, [r4, #12]
 80085fc:	6020      	str	r0, [r4, #0]
 80085fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008602:	81a3      	strh	r3, [r4, #12]
 8008604:	9b01      	ldr	r3, [sp, #4]
 8008606:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800860a:	b15b      	cbz	r3, 8008624 <__smakebuf_r+0x70>
 800860c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008610:	4630      	mov	r0, r6
 8008612:	f000 f849 	bl	80086a8 <_isatty_r>
 8008616:	b128      	cbz	r0, 8008624 <__smakebuf_r+0x70>
 8008618:	89a3      	ldrh	r3, [r4, #12]
 800861a:	f023 0303 	bic.w	r3, r3, #3
 800861e:	f043 0301 	orr.w	r3, r3, #1
 8008622:	81a3      	strh	r3, [r4, #12]
 8008624:	89a3      	ldrh	r3, [r4, #12]
 8008626:	431d      	orrs	r5, r3
 8008628:	81a5      	strh	r5, [r4, #12]
 800862a:	e7cf      	b.n	80085cc <__smakebuf_r+0x18>

0800862c <memmove>:
 800862c:	4288      	cmp	r0, r1
 800862e:	b510      	push	{r4, lr}
 8008630:	eb01 0402 	add.w	r4, r1, r2
 8008634:	d902      	bls.n	800863c <memmove+0x10>
 8008636:	4284      	cmp	r4, r0
 8008638:	4623      	mov	r3, r4
 800863a:	d807      	bhi.n	800864c <memmove+0x20>
 800863c:	1e43      	subs	r3, r0, #1
 800863e:	42a1      	cmp	r1, r4
 8008640:	d008      	beq.n	8008654 <memmove+0x28>
 8008642:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008646:	f803 2f01 	strb.w	r2, [r3, #1]!
 800864a:	e7f8      	b.n	800863e <memmove+0x12>
 800864c:	4402      	add	r2, r0
 800864e:	4601      	mov	r1, r0
 8008650:	428a      	cmp	r2, r1
 8008652:	d100      	bne.n	8008656 <memmove+0x2a>
 8008654:	bd10      	pop	{r4, pc}
 8008656:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800865a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800865e:	e7f7      	b.n	8008650 <memmove+0x24>

08008660 <strncmp>:
 8008660:	b510      	push	{r4, lr}
 8008662:	b16a      	cbz	r2, 8008680 <strncmp+0x20>
 8008664:	3901      	subs	r1, #1
 8008666:	1884      	adds	r4, r0, r2
 8008668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800866c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008670:	429a      	cmp	r2, r3
 8008672:	d103      	bne.n	800867c <strncmp+0x1c>
 8008674:	42a0      	cmp	r0, r4
 8008676:	d001      	beq.n	800867c <strncmp+0x1c>
 8008678:	2a00      	cmp	r2, #0
 800867a:	d1f5      	bne.n	8008668 <strncmp+0x8>
 800867c:	1ad0      	subs	r0, r2, r3
 800867e:	bd10      	pop	{r4, pc}
 8008680:	4610      	mov	r0, r2
 8008682:	e7fc      	b.n	800867e <strncmp+0x1e>

08008684 <_fstat_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	4d07      	ldr	r5, [pc, #28]	@ (80086a4 <_fstat_r+0x20>)
 8008688:	2300      	movs	r3, #0
 800868a:	4604      	mov	r4, r0
 800868c:	4608      	mov	r0, r1
 800868e:	4611      	mov	r1, r2
 8008690:	602b      	str	r3, [r5, #0]
 8008692:	f7f9 ffab 	bl	80025ec <_fstat>
 8008696:	1c43      	adds	r3, r0, #1
 8008698:	d102      	bne.n	80086a0 <_fstat_r+0x1c>
 800869a:	682b      	ldr	r3, [r5, #0]
 800869c:	b103      	cbz	r3, 80086a0 <_fstat_r+0x1c>
 800869e:	6023      	str	r3, [r4, #0]
 80086a0:	bd38      	pop	{r3, r4, r5, pc}
 80086a2:	bf00      	nop
 80086a4:	200003d8 	.word	0x200003d8

080086a8 <_isatty_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4d06      	ldr	r5, [pc, #24]	@ (80086c4 <_isatty_r+0x1c>)
 80086ac:	2300      	movs	r3, #0
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	602b      	str	r3, [r5, #0]
 80086b4:	f7f9 ffaa 	bl	800260c <_isatty>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	d102      	bne.n	80086c2 <_isatty_r+0x1a>
 80086bc:	682b      	ldr	r3, [r5, #0]
 80086be:	b103      	cbz	r3, 80086c2 <_isatty_r+0x1a>
 80086c0:	6023      	str	r3, [r4, #0]
 80086c2:	bd38      	pop	{r3, r4, r5, pc}
 80086c4:	200003d8 	.word	0x200003d8

080086c8 <_sbrk_r>:
 80086c8:	b538      	push	{r3, r4, r5, lr}
 80086ca:	4d06      	ldr	r5, [pc, #24]	@ (80086e4 <_sbrk_r+0x1c>)
 80086cc:	2300      	movs	r3, #0
 80086ce:	4604      	mov	r4, r0
 80086d0:	4608      	mov	r0, r1
 80086d2:	602b      	str	r3, [r5, #0]
 80086d4:	f7f9 ffb2 	bl	800263c <_sbrk>
 80086d8:	1c43      	adds	r3, r0, #1
 80086da:	d102      	bne.n	80086e2 <_sbrk_r+0x1a>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	b103      	cbz	r3, 80086e2 <_sbrk_r+0x1a>
 80086e0:	6023      	str	r3, [r4, #0]
 80086e2:	bd38      	pop	{r3, r4, r5, pc}
 80086e4:	200003d8 	.word	0x200003d8

080086e8 <memcpy>:
 80086e8:	440a      	add	r2, r1
 80086ea:	4291      	cmp	r1, r2
 80086ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80086f0:	d100      	bne.n	80086f4 <memcpy+0xc>
 80086f2:	4770      	bx	lr
 80086f4:	b510      	push	{r4, lr}
 80086f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086fe:	4291      	cmp	r1, r2
 8008700:	d1f9      	bne.n	80086f6 <memcpy+0xe>
 8008702:	bd10      	pop	{r4, pc}
 8008704:	0000      	movs	r0, r0
	...

08008708 <nan>:
 8008708:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008710 <nan+0x8>
 800870c:	4770      	bx	lr
 800870e:	bf00      	nop
 8008710:	00000000 	.word	0x00000000
 8008714:	7ff80000 	.word	0x7ff80000

08008718 <__assert_func>:
 8008718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800871a:	4614      	mov	r4, r2
 800871c:	461a      	mov	r2, r3
 800871e:	4b09      	ldr	r3, [pc, #36]	@ (8008744 <__assert_func+0x2c>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4605      	mov	r5, r0
 8008724:	68d8      	ldr	r0, [r3, #12]
 8008726:	b954      	cbnz	r4, 800873e <__assert_func+0x26>
 8008728:	4b07      	ldr	r3, [pc, #28]	@ (8008748 <__assert_func+0x30>)
 800872a:	461c      	mov	r4, r3
 800872c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008730:	9100      	str	r1, [sp, #0]
 8008732:	462b      	mov	r3, r5
 8008734:	4905      	ldr	r1, [pc, #20]	@ (800874c <__assert_func+0x34>)
 8008736:	f000 fba7 	bl	8008e88 <fiprintf>
 800873a:	f000 fbb7 	bl	8008eac <abort>
 800873e:	4b04      	ldr	r3, [pc, #16]	@ (8008750 <__assert_func+0x38>)
 8008740:	e7f4      	b.n	800872c <__assert_func+0x14>
 8008742:	bf00      	nop
 8008744:	20000018 	.word	0x20000018
 8008748:	08009d4d 	.word	0x08009d4d
 800874c:	08009d1f 	.word	0x08009d1f
 8008750:	08009d12 	.word	0x08009d12

08008754 <_calloc_r>:
 8008754:	b570      	push	{r4, r5, r6, lr}
 8008756:	fba1 5402 	umull	r5, r4, r1, r2
 800875a:	b93c      	cbnz	r4, 800876c <_calloc_r+0x18>
 800875c:	4629      	mov	r1, r5
 800875e:	f7fe f8a7 	bl	80068b0 <_malloc_r>
 8008762:	4606      	mov	r6, r0
 8008764:	b928      	cbnz	r0, 8008772 <_calloc_r+0x1e>
 8008766:	2600      	movs	r6, #0
 8008768:	4630      	mov	r0, r6
 800876a:	bd70      	pop	{r4, r5, r6, pc}
 800876c:	220c      	movs	r2, #12
 800876e:	6002      	str	r2, [r0, #0]
 8008770:	e7f9      	b.n	8008766 <_calloc_r+0x12>
 8008772:	462a      	mov	r2, r5
 8008774:	4621      	mov	r1, r4
 8008776:	f7fd f953 	bl	8005a20 <memset>
 800877a:	e7f5      	b.n	8008768 <_calloc_r+0x14>

0800877c <rshift>:
 800877c:	6903      	ldr	r3, [r0, #16]
 800877e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008782:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008786:	ea4f 1261 	mov.w	r2, r1, asr #5
 800878a:	f100 0414 	add.w	r4, r0, #20
 800878e:	dd45      	ble.n	800881c <rshift+0xa0>
 8008790:	f011 011f 	ands.w	r1, r1, #31
 8008794:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008798:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800879c:	d10c      	bne.n	80087b8 <rshift+0x3c>
 800879e:	f100 0710 	add.w	r7, r0, #16
 80087a2:	4629      	mov	r1, r5
 80087a4:	42b1      	cmp	r1, r6
 80087a6:	d334      	bcc.n	8008812 <rshift+0x96>
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	1eea      	subs	r2, r5, #3
 80087ae:	4296      	cmp	r6, r2
 80087b0:	bf38      	it	cc
 80087b2:	2300      	movcc	r3, #0
 80087b4:	4423      	add	r3, r4
 80087b6:	e015      	b.n	80087e4 <rshift+0x68>
 80087b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80087bc:	f1c1 0820 	rsb	r8, r1, #32
 80087c0:	40cf      	lsrs	r7, r1
 80087c2:	f105 0e04 	add.w	lr, r5, #4
 80087c6:	46a1      	mov	r9, r4
 80087c8:	4576      	cmp	r6, lr
 80087ca:	46f4      	mov	ip, lr
 80087cc:	d815      	bhi.n	80087fa <rshift+0x7e>
 80087ce:	1a9a      	subs	r2, r3, r2
 80087d0:	0092      	lsls	r2, r2, #2
 80087d2:	3a04      	subs	r2, #4
 80087d4:	3501      	adds	r5, #1
 80087d6:	42ae      	cmp	r6, r5
 80087d8:	bf38      	it	cc
 80087da:	2200      	movcc	r2, #0
 80087dc:	18a3      	adds	r3, r4, r2
 80087de:	50a7      	str	r7, [r4, r2]
 80087e0:	b107      	cbz	r7, 80087e4 <rshift+0x68>
 80087e2:	3304      	adds	r3, #4
 80087e4:	1b1a      	subs	r2, r3, r4
 80087e6:	42a3      	cmp	r3, r4
 80087e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80087ec:	bf08      	it	eq
 80087ee:	2300      	moveq	r3, #0
 80087f0:	6102      	str	r2, [r0, #16]
 80087f2:	bf08      	it	eq
 80087f4:	6143      	streq	r3, [r0, #20]
 80087f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087fa:	f8dc c000 	ldr.w	ip, [ip]
 80087fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8008802:	ea4c 0707 	orr.w	r7, ip, r7
 8008806:	f849 7b04 	str.w	r7, [r9], #4
 800880a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800880e:	40cf      	lsrs	r7, r1
 8008810:	e7da      	b.n	80087c8 <rshift+0x4c>
 8008812:	f851 cb04 	ldr.w	ip, [r1], #4
 8008816:	f847 cf04 	str.w	ip, [r7, #4]!
 800881a:	e7c3      	b.n	80087a4 <rshift+0x28>
 800881c:	4623      	mov	r3, r4
 800881e:	e7e1      	b.n	80087e4 <rshift+0x68>

08008820 <__hexdig_fun>:
 8008820:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008824:	2b09      	cmp	r3, #9
 8008826:	d802      	bhi.n	800882e <__hexdig_fun+0xe>
 8008828:	3820      	subs	r0, #32
 800882a:	b2c0      	uxtb	r0, r0
 800882c:	4770      	bx	lr
 800882e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008832:	2b05      	cmp	r3, #5
 8008834:	d801      	bhi.n	800883a <__hexdig_fun+0x1a>
 8008836:	3847      	subs	r0, #71	@ 0x47
 8008838:	e7f7      	b.n	800882a <__hexdig_fun+0xa>
 800883a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800883e:	2b05      	cmp	r3, #5
 8008840:	d801      	bhi.n	8008846 <__hexdig_fun+0x26>
 8008842:	3827      	subs	r0, #39	@ 0x27
 8008844:	e7f1      	b.n	800882a <__hexdig_fun+0xa>
 8008846:	2000      	movs	r0, #0
 8008848:	4770      	bx	lr
	...

0800884c <__gethex>:
 800884c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008850:	b085      	sub	sp, #20
 8008852:	468a      	mov	sl, r1
 8008854:	9302      	str	r3, [sp, #8]
 8008856:	680b      	ldr	r3, [r1, #0]
 8008858:	9001      	str	r0, [sp, #4]
 800885a:	4690      	mov	r8, r2
 800885c:	1c9c      	adds	r4, r3, #2
 800885e:	46a1      	mov	r9, r4
 8008860:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008864:	2830      	cmp	r0, #48	@ 0x30
 8008866:	d0fa      	beq.n	800885e <__gethex+0x12>
 8008868:	eba9 0303 	sub.w	r3, r9, r3
 800886c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008870:	f7ff ffd6 	bl	8008820 <__hexdig_fun>
 8008874:	4605      	mov	r5, r0
 8008876:	2800      	cmp	r0, #0
 8008878:	d168      	bne.n	800894c <__gethex+0x100>
 800887a:	49a0      	ldr	r1, [pc, #640]	@ (8008afc <__gethex+0x2b0>)
 800887c:	2201      	movs	r2, #1
 800887e:	4648      	mov	r0, r9
 8008880:	f7ff feee 	bl	8008660 <strncmp>
 8008884:	4607      	mov	r7, r0
 8008886:	2800      	cmp	r0, #0
 8008888:	d167      	bne.n	800895a <__gethex+0x10e>
 800888a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800888e:	4626      	mov	r6, r4
 8008890:	f7ff ffc6 	bl	8008820 <__hexdig_fun>
 8008894:	2800      	cmp	r0, #0
 8008896:	d062      	beq.n	800895e <__gethex+0x112>
 8008898:	4623      	mov	r3, r4
 800889a:	7818      	ldrb	r0, [r3, #0]
 800889c:	2830      	cmp	r0, #48	@ 0x30
 800889e:	4699      	mov	r9, r3
 80088a0:	f103 0301 	add.w	r3, r3, #1
 80088a4:	d0f9      	beq.n	800889a <__gethex+0x4e>
 80088a6:	f7ff ffbb 	bl	8008820 <__hexdig_fun>
 80088aa:	fab0 f580 	clz	r5, r0
 80088ae:	096d      	lsrs	r5, r5, #5
 80088b0:	f04f 0b01 	mov.w	fp, #1
 80088b4:	464a      	mov	r2, r9
 80088b6:	4616      	mov	r6, r2
 80088b8:	3201      	adds	r2, #1
 80088ba:	7830      	ldrb	r0, [r6, #0]
 80088bc:	f7ff ffb0 	bl	8008820 <__hexdig_fun>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1f8      	bne.n	80088b6 <__gethex+0x6a>
 80088c4:	498d      	ldr	r1, [pc, #564]	@ (8008afc <__gethex+0x2b0>)
 80088c6:	2201      	movs	r2, #1
 80088c8:	4630      	mov	r0, r6
 80088ca:	f7ff fec9 	bl	8008660 <strncmp>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d13f      	bne.n	8008952 <__gethex+0x106>
 80088d2:	b944      	cbnz	r4, 80088e6 <__gethex+0x9a>
 80088d4:	1c74      	adds	r4, r6, #1
 80088d6:	4622      	mov	r2, r4
 80088d8:	4616      	mov	r6, r2
 80088da:	3201      	adds	r2, #1
 80088dc:	7830      	ldrb	r0, [r6, #0]
 80088de:	f7ff ff9f 	bl	8008820 <__hexdig_fun>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d1f8      	bne.n	80088d8 <__gethex+0x8c>
 80088e6:	1ba4      	subs	r4, r4, r6
 80088e8:	00a7      	lsls	r7, r4, #2
 80088ea:	7833      	ldrb	r3, [r6, #0]
 80088ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80088f0:	2b50      	cmp	r3, #80	@ 0x50
 80088f2:	d13e      	bne.n	8008972 <__gethex+0x126>
 80088f4:	7873      	ldrb	r3, [r6, #1]
 80088f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80088f8:	d033      	beq.n	8008962 <__gethex+0x116>
 80088fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80088fc:	d034      	beq.n	8008968 <__gethex+0x11c>
 80088fe:	1c71      	adds	r1, r6, #1
 8008900:	2400      	movs	r4, #0
 8008902:	7808      	ldrb	r0, [r1, #0]
 8008904:	f7ff ff8c 	bl	8008820 <__hexdig_fun>
 8008908:	1e43      	subs	r3, r0, #1
 800890a:	b2db      	uxtb	r3, r3
 800890c:	2b18      	cmp	r3, #24
 800890e:	d830      	bhi.n	8008972 <__gethex+0x126>
 8008910:	f1a0 0210 	sub.w	r2, r0, #16
 8008914:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008918:	f7ff ff82 	bl	8008820 <__hexdig_fun>
 800891c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008920:	fa5f fc8c 	uxtb.w	ip, ip
 8008924:	f1bc 0f18 	cmp.w	ip, #24
 8008928:	f04f 030a 	mov.w	r3, #10
 800892c:	d91e      	bls.n	800896c <__gethex+0x120>
 800892e:	b104      	cbz	r4, 8008932 <__gethex+0xe6>
 8008930:	4252      	negs	r2, r2
 8008932:	4417      	add	r7, r2
 8008934:	f8ca 1000 	str.w	r1, [sl]
 8008938:	b1ed      	cbz	r5, 8008976 <__gethex+0x12a>
 800893a:	f1bb 0f00 	cmp.w	fp, #0
 800893e:	bf0c      	ite	eq
 8008940:	2506      	moveq	r5, #6
 8008942:	2500      	movne	r5, #0
 8008944:	4628      	mov	r0, r5
 8008946:	b005      	add	sp, #20
 8008948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800894c:	2500      	movs	r5, #0
 800894e:	462c      	mov	r4, r5
 8008950:	e7b0      	b.n	80088b4 <__gethex+0x68>
 8008952:	2c00      	cmp	r4, #0
 8008954:	d1c7      	bne.n	80088e6 <__gethex+0x9a>
 8008956:	4627      	mov	r7, r4
 8008958:	e7c7      	b.n	80088ea <__gethex+0x9e>
 800895a:	464e      	mov	r6, r9
 800895c:	462f      	mov	r7, r5
 800895e:	2501      	movs	r5, #1
 8008960:	e7c3      	b.n	80088ea <__gethex+0x9e>
 8008962:	2400      	movs	r4, #0
 8008964:	1cb1      	adds	r1, r6, #2
 8008966:	e7cc      	b.n	8008902 <__gethex+0xb6>
 8008968:	2401      	movs	r4, #1
 800896a:	e7fb      	b.n	8008964 <__gethex+0x118>
 800896c:	fb03 0002 	mla	r0, r3, r2, r0
 8008970:	e7ce      	b.n	8008910 <__gethex+0xc4>
 8008972:	4631      	mov	r1, r6
 8008974:	e7de      	b.n	8008934 <__gethex+0xe8>
 8008976:	eba6 0309 	sub.w	r3, r6, r9
 800897a:	3b01      	subs	r3, #1
 800897c:	4629      	mov	r1, r5
 800897e:	2b07      	cmp	r3, #7
 8008980:	dc0a      	bgt.n	8008998 <__gethex+0x14c>
 8008982:	9801      	ldr	r0, [sp, #4]
 8008984:	f7fe f820 	bl	80069c8 <_Balloc>
 8008988:	4604      	mov	r4, r0
 800898a:	b940      	cbnz	r0, 800899e <__gethex+0x152>
 800898c:	4b5c      	ldr	r3, [pc, #368]	@ (8008b00 <__gethex+0x2b4>)
 800898e:	4602      	mov	r2, r0
 8008990:	21e4      	movs	r1, #228	@ 0xe4
 8008992:	485c      	ldr	r0, [pc, #368]	@ (8008b04 <__gethex+0x2b8>)
 8008994:	f7ff fec0 	bl	8008718 <__assert_func>
 8008998:	3101      	adds	r1, #1
 800899a:	105b      	asrs	r3, r3, #1
 800899c:	e7ef      	b.n	800897e <__gethex+0x132>
 800899e:	f100 0a14 	add.w	sl, r0, #20
 80089a2:	2300      	movs	r3, #0
 80089a4:	4655      	mov	r5, sl
 80089a6:	469b      	mov	fp, r3
 80089a8:	45b1      	cmp	r9, r6
 80089aa:	d337      	bcc.n	8008a1c <__gethex+0x1d0>
 80089ac:	f845 bb04 	str.w	fp, [r5], #4
 80089b0:	eba5 050a 	sub.w	r5, r5, sl
 80089b4:	10ad      	asrs	r5, r5, #2
 80089b6:	6125      	str	r5, [r4, #16]
 80089b8:	4658      	mov	r0, fp
 80089ba:	f7fe f8f7 	bl	8006bac <__hi0bits>
 80089be:	016d      	lsls	r5, r5, #5
 80089c0:	f8d8 6000 	ldr.w	r6, [r8]
 80089c4:	1a2d      	subs	r5, r5, r0
 80089c6:	42b5      	cmp	r5, r6
 80089c8:	dd54      	ble.n	8008a74 <__gethex+0x228>
 80089ca:	1bad      	subs	r5, r5, r6
 80089cc:	4629      	mov	r1, r5
 80089ce:	4620      	mov	r0, r4
 80089d0:	f7fe fc8b 	bl	80072ea <__any_on>
 80089d4:	4681      	mov	r9, r0
 80089d6:	b178      	cbz	r0, 80089f8 <__gethex+0x1ac>
 80089d8:	1e6b      	subs	r3, r5, #1
 80089da:	1159      	asrs	r1, r3, #5
 80089dc:	f003 021f 	and.w	r2, r3, #31
 80089e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80089e4:	f04f 0901 	mov.w	r9, #1
 80089e8:	fa09 f202 	lsl.w	r2, r9, r2
 80089ec:	420a      	tst	r2, r1
 80089ee:	d003      	beq.n	80089f8 <__gethex+0x1ac>
 80089f0:	454b      	cmp	r3, r9
 80089f2:	dc36      	bgt.n	8008a62 <__gethex+0x216>
 80089f4:	f04f 0902 	mov.w	r9, #2
 80089f8:	4629      	mov	r1, r5
 80089fa:	4620      	mov	r0, r4
 80089fc:	f7ff febe 	bl	800877c <rshift>
 8008a00:	442f      	add	r7, r5
 8008a02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a06:	42bb      	cmp	r3, r7
 8008a08:	da42      	bge.n	8008a90 <__gethex+0x244>
 8008a0a:	9801      	ldr	r0, [sp, #4]
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	f7fe f81b 	bl	8006a48 <_Bfree>
 8008a12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a14:	2300      	movs	r3, #0
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	25a3      	movs	r5, #163	@ 0xa3
 8008a1a:	e793      	b.n	8008944 <__gethex+0xf8>
 8008a1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008a20:	2a2e      	cmp	r2, #46	@ 0x2e
 8008a22:	d012      	beq.n	8008a4a <__gethex+0x1fe>
 8008a24:	2b20      	cmp	r3, #32
 8008a26:	d104      	bne.n	8008a32 <__gethex+0x1e6>
 8008a28:	f845 bb04 	str.w	fp, [r5], #4
 8008a2c:	f04f 0b00 	mov.w	fp, #0
 8008a30:	465b      	mov	r3, fp
 8008a32:	7830      	ldrb	r0, [r6, #0]
 8008a34:	9303      	str	r3, [sp, #12]
 8008a36:	f7ff fef3 	bl	8008820 <__hexdig_fun>
 8008a3a:	9b03      	ldr	r3, [sp, #12]
 8008a3c:	f000 000f 	and.w	r0, r0, #15
 8008a40:	4098      	lsls	r0, r3
 8008a42:	ea4b 0b00 	orr.w	fp, fp, r0
 8008a46:	3304      	adds	r3, #4
 8008a48:	e7ae      	b.n	80089a8 <__gethex+0x15c>
 8008a4a:	45b1      	cmp	r9, r6
 8008a4c:	d8ea      	bhi.n	8008a24 <__gethex+0x1d8>
 8008a4e:	492b      	ldr	r1, [pc, #172]	@ (8008afc <__gethex+0x2b0>)
 8008a50:	9303      	str	r3, [sp, #12]
 8008a52:	2201      	movs	r2, #1
 8008a54:	4630      	mov	r0, r6
 8008a56:	f7ff fe03 	bl	8008660 <strncmp>
 8008a5a:	9b03      	ldr	r3, [sp, #12]
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	d1e1      	bne.n	8008a24 <__gethex+0x1d8>
 8008a60:	e7a2      	b.n	80089a8 <__gethex+0x15c>
 8008a62:	1ea9      	subs	r1, r5, #2
 8008a64:	4620      	mov	r0, r4
 8008a66:	f7fe fc40 	bl	80072ea <__any_on>
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	d0c2      	beq.n	80089f4 <__gethex+0x1a8>
 8008a6e:	f04f 0903 	mov.w	r9, #3
 8008a72:	e7c1      	b.n	80089f8 <__gethex+0x1ac>
 8008a74:	da09      	bge.n	8008a8a <__gethex+0x23e>
 8008a76:	1b75      	subs	r5, r6, r5
 8008a78:	4621      	mov	r1, r4
 8008a7a:	9801      	ldr	r0, [sp, #4]
 8008a7c:	462a      	mov	r2, r5
 8008a7e:	f7fe f9fb 	bl	8006e78 <__lshift>
 8008a82:	1b7f      	subs	r7, r7, r5
 8008a84:	4604      	mov	r4, r0
 8008a86:	f100 0a14 	add.w	sl, r0, #20
 8008a8a:	f04f 0900 	mov.w	r9, #0
 8008a8e:	e7b8      	b.n	8008a02 <__gethex+0x1b6>
 8008a90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a94:	42bd      	cmp	r5, r7
 8008a96:	dd6f      	ble.n	8008b78 <__gethex+0x32c>
 8008a98:	1bed      	subs	r5, r5, r7
 8008a9a:	42ae      	cmp	r6, r5
 8008a9c:	dc34      	bgt.n	8008b08 <__gethex+0x2bc>
 8008a9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d022      	beq.n	8008aec <__gethex+0x2a0>
 8008aa6:	2b03      	cmp	r3, #3
 8008aa8:	d024      	beq.n	8008af4 <__gethex+0x2a8>
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d115      	bne.n	8008ada <__gethex+0x28e>
 8008aae:	42ae      	cmp	r6, r5
 8008ab0:	d113      	bne.n	8008ada <__gethex+0x28e>
 8008ab2:	2e01      	cmp	r6, #1
 8008ab4:	d10b      	bne.n	8008ace <__gethex+0x282>
 8008ab6:	9a02      	ldr	r2, [sp, #8]
 8008ab8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008abc:	6013      	str	r3, [r2, #0]
 8008abe:	2301      	movs	r3, #1
 8008ac0:	6123      	str	r3, [r4, #16]
 8008ac2:	f8ca 3000 	str.w	r3, [sl]
 8008ac6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ac8:	2562      	movs	r5, #98	@ 0x62
 8008aca:	601c      	str	r4, [r3, #0]
 8008acc:	e73a      	b.n	8008944 <__gethex+0xf8>
 8008ace:	1e71      	subs	r1, r6, #1
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f7fe fc0a 	bl	80072ea <__any_on>
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	d1ed      	bne.n	8008ab6 <__gethex+0x26a>
 8008ada:	9801      	ldr	r0, [sp, #4]
 8008adc:	4621      	mov	r1, r4
 8008ade:	f7fd ffb3 	bl	8006a48 <_Bfree>
 8008ae2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	6013      	str	r3, [r2, #0]
 8008ae8:	2550      	movs	r5, #80	@ 0x50
 8008aea:	e72b      	b.n	8008944 <__gethex+0xf8>
 8008aec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1f3      	bne.n	8008ada <__gethex+0x28e>
 8008af2:	e7e0      	b.n	8008ab6 <__gethex+0x26a>
 8008af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1dd      	bne.n	8008ab6 <__gethex+0x26a>
 8008afa:	e7ee      	b.n	8008ada <__gethex+0x28e>
 8008afc:	08009ba0 	.word	0x08009ba0
 8008b00:	08009a35 	.word	0x08009a35
 8008b04:	08009d4e 	.word	0x08009d4e
 8008b08:	1e6f      	subs	r7, r5, #1
 8008b0a:	f1b9 0f00 	cmp.w	r9, #0
 8008b0e:	d130      	bne.n	8008b72 <__gethex+0x326>
 8008b10:	b127      	cbz	r7, 8008b1c <__gethex+0x2d0>
 8008b12:	4639      	mov	r1, r7
 8008b14:	4620      	mov	r0, r4
 8008b16:	f7fe fbe8 	bl	80072ea <__any_on>
 8008b1a:	4681      	mov	r9, r0
 8008b1c:	117a      	asrs	r2, r7, #5
 8008b1e:	2301      	movs	r3, #1
 8008b20:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008b24:	f007 071f 	and.w	r7, r7, #31
 8008b28:	40bb      	lsls	r3, r7
 8008b2a:	4213      	tst	r3, r2
 8008b2c:	4629      	mov	r1, r5
 8008b2e:	4620      	mov	r0, r4
 8008b30:	bf18      	it	ne
 8008b32:	f049 0902 	orrne.w	r9, r9, #2
 8008b36:	f7ff fe21 	bl	800877c <rshift>
 8008b3a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008b3e:	1b76      	subs	r6, r6, r5
 8008b40:	2502      	movs	r5, #2
 8008b42:	f1b9 0f00 	cmp.w	r9, #0
 8008b46:	d047      	beq.n	8008bd8 <__gethex+0x38c>
 8008b48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b4c:	2b02      	cmp	r3, #2
 8008b4e:	d015      	beq.n	8008b7c <__gethex+0x330>
 8008b50:	2b03      	cmp	r3, #3
 8008b52:	d017      	beq.n	8008b84 <__gethex+0x338>
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d109      	bne.n	8008b6c <__gethex+0x320>
 8008b58:	f019 0f02 	tst.w	r9, #2
 8008b5c:	d006      	beq.n	8008b6c <__gethex+0x320>
 8008b5e:	f8da 3000 	ldr.w	r3, [sl]
 8008b62:	ea49 0903 	orr.w	r9, r9, r3
 8008b66:	f019 0f01 	tst.w	r9, #1
 8008b6a:	d10e      	bne.n	8008b8a <__gethex+0x33e>
 8008b6c:	f045 0510 	orr.w	r5, r5, #16
 8008b70:	e032      	b.n	8008bd8 <__gethex+0x38c>
 8008b72:	f04f 0901 	mov.w	r9, #1
 8008b76:	e7d1      	b.n	8008b1c <__gethex+0x2d0>
 8008b78:	2501      	movs	r5, #1
 8008b7a:	e7e2      	b.n	8008b42 <__gethex+0x2f6>
 8008b7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b7e:	f1c3 0301 	rsb	r3, r3, #1
 8008b82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0f0      	beq.n	8008b6c <__gethex+0x320>
 8008b8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008b8e:	f104 0314 	add.w	r3, r4, #20
 8008b92:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008b96:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008b9a:	f04f 0c00 	mov.w	ip, #0
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ba4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008ba8:	d01b      	beq.n	8008be2 <__gethex+0x396>
 8008baa:	3201      	adds	r2, #1
 8008bac:	6002      	str	r2, [r0, #0]
 8008bae:	2d02      	cmp	r5, #2
 8008bb0:	f104 0314 	add.w	r3, r4, #20
 8008bb4:	d13c      	bne.n	8008c30 <__gethex+0x3e4>
 8008bb6:	f8d8 2000 	ldr.w	r2, [r8]
 8008bba:	3a01      	subs	r2, #1
 8008bbc:	42b2      	cmp	r2, r6
 8008bbe:	d109      	bne.n	8008bd4 <__gethex+0x388>
 8008bc0:	1171      	asrs	r1, r6, #5
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008bc8:	f006 061f 	and.w	r6, r6, #31
 8008bcc:	fa02 f606 	lsl.w	r6, r2, r6
 8008bd0:	421e      	tst	r6, r3
 8008bd2:	d13a      	bne.n	8008c4a <__gethex+0x3fe>
 8008bd4:	f045 0520 	orr.w	r5, r5, #32
 8008bd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bda:	601c      	str	r4, [r3, #0]
 8008bdc:	9b02      	ldr	r3, [sp, #8]
 8008bde:	601f      	str	r7, [r3, #0]
 8008be0:	e6b0      	b.n	8008944 <__gethex+0xf8>
 8008be2:	4299      	cmp	r1, r3
 8008be4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008be8:	d8d9      	bhi.n	8008b9e <__gethex+0x352>
 8008bea:	68a3      	ldr	r3, [r4, #8]
 8008bec:	459b      	cmp	fp, r3
 8008bee:	db17      	blt.n	8008c20 <__gethex+0x3d4>
 8008bf0:	6861      	ldr	r1, [r4, #4]
 8008bf2:	9801      	ldr	r0, [sp, #4]
 8008bf4:	3101      	adds	r1, #1
 8008bf6:	f7fd fee7 	bl	80069c8 <_Balloc>
 8008bfa:	4681      	mov	r9, r0
 8008bfc:	b918      	cbnz	r0, 8008c06 <__gethex+0x3ba>
 8008bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8008c68 <__gethex+0x41c>)
 8008c00:	4602      	mov	r2, r0
 8008c02:	2184      	movs	r1, #132	@ 0x84
 8008c04:	e6c5      	b.n	8008992 <__gethex+0x146>
 8008c06:	6922      	ldr	r2, [r4, #16]
 8008c08:	3202      	adds	r2, #2
 8008c0a:	f104 010c 	add.w	r1, r4, #12
 8008c0e:	0092      	lsls	r2, r2, #2
 8008c10:	300c      	adds	r0, #12
 8008c12:	f7ff fd69 	bl	80086e8 <memcpy>
 8008c16:	4621      	mov	r1, r4
 8008c18:	9801      	ldr	r0, [sp, #4]
 8008c1a:	f7fd ff15 	bl	8006a48 <_Bfree>
 8008c1e:	464c      	mov	r4, r9
 8008c20:	6923      	ldr	r3, [r4, #16]
 8008c22:	1c5a      	adds	r2, r3, #1
 8008c24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c28:	6122      	str	r2, [r4, #16]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	615a      	str	r2, [r3, #20]
 8008c2e:	e7be      	b.n	8008bae <__gethex+0x362>
 8008c30:	6922      	ldr	r2, [r4, #16]
 8008c32:	455a      	cmp	r2, fp
 8008c34:	dd0b      	ble.n	8008c4e <__gethex+0x402>
 8008c36:	2101      	movs	r1, #1
 8008c38:	4620      	mov	r0, r4
 8008c3a:	f7ff fd9f 	bl	800877c <rshift>
 8008c3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c42:	3701      	adds	r7, #1
 8008c44:	42bb      	cmp	r3, r7
 8008c46:	f6ff aee0 	blt.w	8008a0a <__gethex+0x1be>
 8008c4a:	2501      	movs	r5, #1
 8008c4c:	e7c2      	b.n	8008bd4 <__gethex+0x388>
 8008c4e:	f016 061f 	ands.w	r6, r6, #31
 8008c52:	d0fa      	beq.n	8008c4a <__gethex+0x3fe>
 8008c54:	4453      	add	r3, sl
 8008c56:	f1c6 0620 	rsb	r6, r6, #32
 8008c5a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008c5e:	f7fd ffa5 	bl	8006bac <__hi0bits>
 8008c62:	42b0      	cmp	r0, r6
 8008c64:	dbe7      	blt.n	8008c36 <__gethex+0x3ea>
 8008c66:	e7f0      	b.n	8008c4a <__gethex+0x3fe>
 8008c68:	08009a35 	.word	0x08009a35

08008c6c <L_shift>:
 8008c6c:	f1c2 0208 	rsb	r2, r2, #8
 8008c70:	0092      	lsls	r2, r2, #2
 8008c72:	b570      	push	{r4, r5, r6, lr}
 8008c74:	f1c2 0620 	rsb	r6, r2, #32
 8008c78:	6843      	ldr	r3, [r0, #4]
 8008c7a:	6804      	ldr	r4, [r0, #0]
 8008c7c:	fa03 f506 	lsl.w	r5, r3, r6
 8008c80:	432c      	orrs	r4, r5
 8008c82:	40d3      	lsrs	r3, r2
 8008c84:	6004      	str	r4, [r0, #0]
 8008c86:	f840 3f04 	str.w	r3, [r0, #4]!
 8008c8a:	4288      	cmp	r0, r1
 8008c8c:	d3f4      	bcc.n	8008c78 <L_shift+0xc>
 8008c8e:	bd70      	pop	{r4, r5, r6, pc}

08008c90 <__match>:
 8008c90:	b530      	push	{r4, r5, lr}
 8008c92:	6803      	ldr	r3, [r0, #0]
 8008c94:	3301      	adds	r3, #1
 8008c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c9a:	b914      	cbnz	r4, 8008ca2 <__match+0x12>
 8008c9c:	6003      	str	r3, [r0, #0]
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	bd30      	pop	{r4, r5, pc}
 8008ca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ca6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008caa:	2d19      	cmp	r5, #25
 8008cac:	bf98      	it	ls
 8008cae:	3220      	addls	r2, #32
 8008cb0:	42a2      	cmp	r2, r4
 8008cb2:	d0f0      	beq.n	8008c96 <__match+0x6>
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	e7f3      	b.n	8008ca0 <__match+0x10>

08008cb8 <__hexnan>:
 8008cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	680b      	ldr	r3, [r1, #0]
 8008cbe:	6801      	ldr	r1, [r0, #0]
 8008cc0:	115e      	asrs	r6, r3, #5
 8008cc2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008cc6:	f013 031f 	ands.w	r3, r3, #31
 8008cca:	b087      	sub	sp, #28
 8008ccc:	bf18      	it	ne
 8008cce:	3604      	addne	r6, #4
 8008cd0:	2500      	movs	r5, #0
 8008cd2:	1f37      	subs	r7, r6, #4
 8008cd4:	4682      	mov	sl, r0
 8008cd6:	4690      	mov	r8, r2
 8008cd8:	9301      	str	r3, [sp, #4]
 8008cda:	f846 5c04 	str.w	r5, [r6, #-4]
 8008cde:	46b9      	mov	r9, r7
 8008ce0:	463c      	mov	r4, r7
 8008ce2:	9502      	str	r5, [sp, #8]
 8008ce4:	46ab      	mov	fp, r5
 8008ce6:	784a      	ldrb	r2, [r1, #1]
 8008ce8:	1c4b      	adds	r3, r1, #1
 8008cea:	9303      	str	r3, [sp, #12]
 8008cec:	b342      	cbz	r2, 8008d40 <__hexnan+0x88>
 8008cee:	4610      	mov	r0, r2
 8008cf0:	9105      	str	r1, [sp, #20]
 8008cf2:	9204      	str	r2, [sp, #16]
 8008cf4:	f7ff fd94 	bl	8008820 <__hexdig_fun>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d151      	bne.n	8008da0 <__hexnan+0xe8>
 8008cfc:	9a04      	ldr	r2, [sp, #16]
 8008cfe:	9905      	ldr	r1, [sp, #20]
 8008d00:	2a20      	cmp	r2, #32
 8008d02:	d818      	bhi.n	8008d36 <__hexnan+0x7e>
 8008d04:	9b02      	ldr	r3, [sp, #8]
 8008d06:	459b      	cmp	fp, r3
 8008d08:	dd13      	ble.n	8008d32 <__hexnan+0x7a>
 8008d0a:	454c      	cmp	r4, r9
 8008d0c:	d206      	bcs.n	8008d1c <__hexnan+0x64>
 8008d0e:	2d07      	cmp	r5, #7
 8008d10:	dc04      	bgt.n	8008d1c <__hexnan+0x64>
 8008d12:	462a      	mov	r2, r5
 8008d14:	4649      	mov	r1, r9
 8008d16:	4620      	mov	r0, r4
 8008d18:	f7ff ffa8 	bl	8008c6c <L_shift>
 8008d1c:	4544      	cmp	r4, r8
 8008d1e:	d952      	bls.n	8008dc6 <__hexnan+0x10e>
 8008d20:	2300      	movs	r3, #0
 8008d22:	f1a4 0904 	sub.w	r9, r4, #4
 8008d26:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d2a:	f8cd b008 	str.w	fp, [sp, #8]
 8008d2e:	464c      	mov	r4, r9
 8008d30:	461d      	mov	r5, r3
 8008d32:	9903      	ldr	r1, [sp, #12]
 8008d34:	e7d7      	b.n	8008ce6 <__hexnan+0x2e>
 8008d36:	2a29      	cmp	r2, #41	@ 0x29
 8008d38:	d157      	bne.n	8008dea <__hexnan+0x132>
 8008d3a:	3102      	adds	r1, #2
 8008d3c:	f8ca 1000 	str.w	r1, [sl]
 8008d40:	f1bb 0f00 	cmp.w	fp, #0
 8008d44:	d051      	beq.n	8008dea <__hexnan+0x132>
 8008d46:	454c      	cmp	r4, r9
 8008d48:	d206      	bcs.n	8008d58 <__hexnan+0xa0>
 8008d4a:	2d07      	cmp	r5, #7
 8008d4c:	dc04      	bgt.n	8008d58 <__hexnan+0xa0>
 8008d4e:	462a      	mov	r2, r5
 8008d50:	4649      	mov	r1, r9
 8008d52:	4620      	mov	r0, r4
 8008d54:	f7ff ff8a 	bl	8008c6c <L_shift>
 8008d58:	4544      	cmp	r4, r8
 8008d5a:	d936      	bls.n	8008dca <__hexnan+0x112>
 8008d5c:	f1a8 0204 	sub.w	r2, r8, #4
 8008d60:	4623      	mov	r3, r4
 8008d62:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d66:	f842 1f04 	str.w	r1, [r2, #4]!
 8008d6a:	429f      	cmp	r7, r3
 8008d6c:	d2f9      	bcs.n	8008d62 <__hexnan+0xaa>
 8008d6e:	1b3b      	subs	r3, r7, r4
 8008d70:	f023 0303 	bic.w	r3, r3, #3
 8008d74:	3304      	adds	r3, #4
 8008d76:	3401      	adds	r4, #1
 8008d78:	3e03      	subs	r6, #3
 8008d7a:	42b4      	cmp	r4, r6
 8008d7c:	bf88      	it	hi
 8008d7e:	2304      	movhi	r3, #4
 8008d80:	4443      	add	r3, r8
 8008d82:	2200      	movs	r2, #0
 8008d84:	f843 2b04 	str.w	r2, [r3], #4
 8008d88:	429f      	cmp	r7, r3
 8008d8a:	d2fb      	bcs.n	8008d84 <__hexnan+0xcc>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	b91b      	cbnz	r3, 8008d98 <__hexnan+0xe0>
 8008d90:	4547      	cmp	r7, r8
 8008d92:	d128      	bne.n	8008de6 <__hexnan+0x12e>
 8008d94:	2301      	movs	r3, #1
 8008d96:	603b      	str	r3, [r7, #0]
 8008d98:	2005      	movs	r0, #5
 8008d9a:	b007      	add	sp, #28
 8008d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da0:	3501      	adds	r5, #1
 8008da2:	2d08      	cmp	r5, #8
 8008da4:	f10b 0b01 	add.w	fp, fp, #1
 8008da8:	dd06      	ble.n	8008db8 <__hexnan+0x100>
 8008daa:	4544      	cmp	r4, r8
 8008dac:	d9c1      	bls.n	8008d32 <__hexnan+0x7a>
 8008dae:	2300      	movs	r3, #0
 8008db0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008db4:	2501      	movs	r5, #1
 8008db6:	3c04      	subs	r4, #4
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	f000 000f 	and.w	r0, r0, #15
 8008dbe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008dc2:	6020      	str	r0, [r4, #0]
 8008dc4:	e7b5      	b.n	8008d32 <__hexnan+0x7a>
 8008dc6:	2508      	movs	r5, #8
 8008dc8:	e7b3      	b.n	8008d32 <__hexnan+0x7a>
 8008dca:	9b01      	ldr	r3, [sp, #4]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d0dd      	beq.n	8008d8c <__hexnan+0xd4>
 8008dd0:	f1c3 0320 	rsb	r3, r3, #32
 8008dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd8:	40da      	lsrs	r2, r3
 8008dda:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008dde:	4013      	ands	r3, r2
 8008de0:	f846 3c04 	str.w	r3, [r6, #-4]
 8008de4:	e7d2      	b.n	8008d8c <__hexnan+0xd4>
 8008de6:	3f04      	subs	r7, #4
 8008de8:	e7d0      	b.n	8008d8c <__hexnan+0xd4>
 8008dea:	2004      	movs	r0, #4
 8008dec:	e7d5      	b.n	8008d9a <__hexnan+0xe2>

08008dee <__ascii_mbtowc>:
 8008dee:	b082      	sub	sp, #8
 8008df0:	b901      	cbnz	r1, 8008df4 <__ascii_mbtowc+0x6>
 8008df2:	a901      	add	r1, sp, #4
 8008df4:	b142      	cbz	r2, 8008e08 <__ascii_mbtowc+0x1a>
 8008df6:	b14b      	cbz	r3, 8008e0c <__ascii_mbtowc+0x1e>
 8008df8:	7813      	ldrb	r3, [r2, #0]
 8008dfa:	600b      	str	r3, [r1, #0]
 8008dfc:	7812      	ldrb	r2, [r2, #0]
 8008dfe:	1e10      	subs	r0, r2, #0
 8008e00:	bf18      	it	ne
 8008e02:	2001      	movne	r0, #1
 8008e04:	b002      	add	sp, #8
 8008e06:	4770      	bx	lr
 8008e08:	4610      	mov	r0, r2
 8008e0a:	e7fb      	b.n	8008e04 <__ascii_mbtowc+0x16>
 8008e0c:	f06f 0001 	mvn.w	r0, #1
 8008e10:	e7f8      	b.n	8008e04 <__ascii_mbtowc+0x16>

08008e12 <_realloc_r>:
 8008e12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e16:	4680      	mov	r8, r0
 8008e18:	4615      	mov	r5, r2
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	b921      	cbnz	r1, 8008e28 <_realloc_r+0x16>
 8008e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e22:	4611      	mov	r1, r2
 8008e24:	f7fd bd44 	b.w	80068b0 <_malloc_r>
 8008e28:	b92a      	cbnz	r2, 8008e36 <_realloc_r+0x24>
 8008e2a:	f7fd fccd 	bl	80067c8 <_free_r>
 8008e2e:	2400      	movs	r4, #0
 8008e30:	4620      	mov	r0, r4
 8008e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e36:	f000 f840 	bl	8008eba <_malloc_usable_size_r>
 8008e3a:	4285      	cmp	r5, r0
 8008e3c:	4606      	mov	r6, r0
 8008e3e:	d802      	bhi.n	8008e46 <_realloc_r+0x34>
 8008e40:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008e44:	d8f4      	bhi.n	8008e30 <_realloc_r+0x1e>
 8008e46:	4629      	mov	r1, r5
 8008e48:	4640      	mov	r0, r8
 8008e4a:	f7fd fd31 	bl	80068b0 <_malloc_r>
 8008e4e:	4607      	mov	r7, r0
 8008e50:	2800      	cmp	r0, #0
 8008e52:	d0ec      	beq.n	8008e2e <_realloc_r+0x1c>
 8008e54:	42b5      	cmp	r5, r6
 8008e56:	462a      	mov	r2, r5
 8008e58:	4621      	mov	r1, r4
 8008e5a:	bf28      	it	cs
 8008e5c:	4632      	movcs	r2, r6
 8008e5e:	f7ff fc43 	bl	80086e8 <memcpy>
 8008e62:	4621      	mov	r1, r4
 8008e64:	4640      	mov	r0, r8
 8008e66:	f7fd fcaf 	bl	80067c8 <_free_r>
 8008e6a:	463c      	mov	r4, r7
 8008e6c:	e7e0      	b.n	8008e30 <_realloc_r+0x1e>

08008e6e <__ascii_wctomb>:
 8008e6e:	4603      	mov	r3, r0
 8008e70:	4608      	mov	r0, r1
 8008e72:	b141      	cbz	r1, 8008e86 <__ascii_wctomb+0x18>
 8008e74:	2aff      	cmp	r2, #255	@ 0xff
 8008e76:	d904      	bls.n	8008e82 <__ascii_wctomb+0x14>
 8008e78:	228a      	movs	r2, #138	@ 0x8a
 8008e7a:	601a      	str	r2, [r3, #0]
 8008e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e80:	4770      	bx	lr
 8008e82:	700a      	strb	r2, [r1, #0]
 8008e84:	2001      	movs	r0, #1
 8008e86:	4770      	bx	lr

08008e88 <fiprintf>:
 8008e88:	b40e      	push	{r1, r2, r3}
 8008e8a:	b503      	push	{r0, r1, lr}
 8008e8c:	4601      	mov	r1, r0
 8008e8e:	ab03      	add	r3, sp, #12
 8008e90:	4805      	ldr	r0, [pc, #20]	@ (8008ea8 <fiprintf+0x20>)
 8008e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e96:	6800      	ldr	r0, [r0, #0]
 8008e98:	9301      	str	r3, [sp, #4]
 8008e9a:	f7ff fa4d 	bl	8008338 <_vfiprintf_r>
 8008e9e:	b002      	add	sp, #8
 8008ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ea4:	b003      	add	sp, #12
 8008ea6:	4770      	bx	lr
 8008ea8:	20000018 	.word	0x20000018

08008eac <abort>:
 8008eac:	b508      	push	{r3, lr}
 8008eae:	2006      	movs	r0, #6
 8008eb0:	f000 f834 	bl	8008f1c <raise>
 8008eb4:	2001      	movs	r0, #1
 8008eb6:	f7f9 fb65 	bl	8002584 <_exit>

08008eba <_malloc_usable_size_r>:
 8008eba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ebe:	1f18      	subs	r0, r3, #4
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	bfbc      	itt	lt
 8008ec4:	580b      	ldrlt	r3, [r1, r0]
 8008ec6:	18c0      	addlt	r0, r0, r3
 8008ec8:	4770      	bx	lr

08008eca <_raise_r>:
 8008eca:	291f      	cmp	r1, #31
 8008ecc:	b538      	push	{r3, r4, r5, lr}
 8008ece:	4605      	mov	r5, r0
 8008ed0:	460c      	mov	r4, r1
 8008ed2:	d904      	bls.n	8008ede <_raise_r+0x14>
 8008ed4:	2316      	movs	r3, #22
 8008ed6:	6003      	str	r3, [r0, #0]
 8008ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8008edc:	bd38      	pop	{r3, r4, r5, pc}
 8008ede:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ee0:	b112      	cbz	r2, 8008ee8 <_raise_r+0x1e>
 8008ee2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ee6:	b94b      	cbnz	r3, 8008efc <_raise_r+0x32>
 8008ee8:	4628      	mov	r0, r5
 8008eea:	f000 f831 	bl	8008f50 <_getpid_r>
 8008eee:	4622      	mov	r2, r4
 8008ef0:	4601      	mov	r1, r0
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ef8:	f000 b818 	b.w	8008f2c <_kill_r>
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d00a      	beq.n	8008f16 <_raise_r+0x4c>
 8008f00:	1c59      	adds	r1, r3, #1
 8008f02:	d103      	bne.n	8008f0c <_raise_r+0x42>
 8008f04:	2316      	movs	r3, #22
 8008f06:	6003      	str	r3, [r0, #0]
 8008f08:	2001      	movs	r0, #1
 8008f0a:	e7e7      	b.n	8008edc <_raise_r+0x12>
 8008f0c:	2100      	movs	r1, #0
 8008f0e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f12:	4620      	mov	r0, r4
 8008f14:	4798      	blx	r3
 8008f16:	2000      	movs	r0, #0
 8008f18:	e7e0      	b.n	8008edc <_raise_r+0x12>
	...

08008f1c <raise>:
 8008f1c:	4b02      	ldr	r3, [pc, #8]	@ (8008f28 <raise+0xc>)
 8008f1e:	4601      	mov	r1, r0
 8008f20:	6818      	ldr	r0, [r3, #0]
 8008f22:	f7ff bfd2 	b.w	8008eca <_raise_r>
 8008f26:	bf00      	nop
 8008f28:	20000018 	.word	0x20000018

08008f2c <_kill_r>:
 8008f2c:	b538      	push	{r3, r4, r5, lr}
 8008f2e:	4d07      	ldr	r5, [pc, #28]	@ (8008f4c <_kill_r+0x20>)
 8008f30:	2300      	movs	r3, #0
 8008f32:	4604      	mov	r4, r0
 8008f34:	4608      	mov	r0, r1
 8008f36:	4611      	mov	r1, r2
 8008f38:	602b      	str	r3, [r5, #0]
 8008f3a:	f7f9 fb13 	bl	8002564 <_kill>
 8008f3e:	1c43      	adds	r3, r0, #1
 8008f40:	d102      	bne.n	8008f48 <_kill_r+0x1c>
 8008f42:	682b      	ldr	r3, [r5, #0]
 8008f44:	b103      	cbz	r3, 8008f48 <_kill_r+0x1c>
 8008f46:	6023      	str	r3, [r4, #0]
 8008f48:	bd38      	pop	{r3, r4, r5, pc}
 8008f4a:	bf00      	nop
 8008f4c:	200003d8 	.word	0x200003d8

08008f50 <_getpid_r>:
 8008f50:	f7f9 bb00 	b.w	8002554 <_getpid>
 8008f54:	0000      	movs	r0, r0
	...

08008f58 <log>:
 8008f58:	b538      	push	{r3, r4, r5, lr}
 8008f5a:	ed2d 8b02 	vpush	{d8}
 8008f5e:	ec55 4b10 	vmov	r4, r5, d0
 8008f62:	f000 f985 	bl	8009270 <__ieee754_log>
 8008f66:	4622      	mov	r2, r4
 8008f68:	462b      	mov	r3, r5
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	eeb0 8a40 	vmov.f32	s16, s0
 8008f72:	eef0 8a60 	vmov.f32	s17, s1
 8008f76:	f7f7 fde1 	bl	8000b3c <__aeabi_dcmpun>
 8008f7a:	b998      	cbnz	r0, 8008fa4 <log+0x4c>
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	2300      	movs	r3, #0
 8008f80:	4620      	mov	r0, r4
 8008f82:	4629      	mov	r1, r5
 8008f84:	f7f7 fdd0 	bl	8000b28 <__aeabi_dcmpgt>
 8008f88:	b960      	cbnz	r0, 8008fa4 <log+0x4c>
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	4620      	mov	r0, r4
 8008f90:	4629      	mov	r1, r5
 8008f92:	f7f7 fda1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008f96:	b160      	cbz	r0, 8008fb2 <log+0x5a>
 8008f98:	f7fc fd94 	bl	8005ac4 <__errno>
 8008f9c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8008fc8 <log+0x70>
 8008fa0:	2322      	movs	r3, #34	@ 0x22
 8008fa2:	6003      	str	r3, [r0, #0]
 8008fa4:	eeb0 0a48 	vmov.f32	s0, s16
 8008fa8:	eef0 0a68 	vmov.f32	s1, s17
 8008fac:	ecbd 8b02 	vpop	{d8}
 8008fb0:	bd38      	pop	{r3, r4, r5, pc}
 8008fb2:	f7fc fd87 	bl	8005ac4 <__errno>
 8008fb6:	ecbd 8b02 	vpop	{d8}
 8008fba:	2321      	movs	r3, #33	@ 0x21
 8008fbc:	6003      	str	r3, [r0, #0]
 8008fbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fc2:	4803      	ldr	r0, [pc, #12]	@ (8008fd0 <log+0x78>)
 8008fc4:	f7ff bba0 	b.w	8008708 <nan>
 8008fc8:	00000000 	.word	0x00000000
 8008fcc:	fff00000 	.word	0xfff00000
 8008fd0:	08009d4d 	.word	0x08009d4d

08008fd4 <sqrt>:
 8008fd4:	b538      	push	{r3, r4, r5, lr}
 8008fd6:	ed2d 8b02 	vpush	{d8}
 8008fda:	ec55 4b10 	vmov	r4, r5, d0
 8008fde:	f000 f825 	bl	800902c <__ieee754_sqrt>
 8008fe2:	4622      	mov	r2, r4
 8008fe4:	462b      	mov	r3, r5
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	4629      	mov	r1, r5
 8008fea:	eeb0 8a40 	vmov.f32	s16, s0
 8008fee:	eef0 8a60 	vmov.f32	s17, s1
 8008ff2:	f7f7 fda3 	bl	8000b3c <__aeabi_dcmpun>
 8008ff6:	b990      	cbnz	r0, 800901e <sqrt+0x4a>
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	4629      	mov	r1, r5
 8009000:	f7f7 fd74 	bl	8000aec <__aeabi_dcmplt>
 8009004:	b158      	cbz	r0, 800901e <sqrt+0x4a>
 8009006:	f7fc fd5d 	bl	8005ac4 <__errno>
 800900a:	2321      	movs	r3, #33	@ 0x21
 800900c:	6003      	str	r3, [r0, #0]
 800900e:	2200      	movs	r2, #0
 8009010:	2300      	movs	r3, #0
 8009012:	4610      	mov	r0, r2
 8009014:	4619      	mov	r1, r3
 8009016:	f7f7 fc21 	bl	800085c <__aeabi_ddiv>
 800901a:	ec41 0b18 	vmov	d8, r0, r1
 800901e:	eeb0 0a48 	vmov.f32	s0, s16
 8009022:	eef0 0a68 	vmov.f32	s1, s17
 8009026:	ecbd 8b02 	vpop	{d8}
 800902a:	bd38      	pop	{r3, r4, r5, pc}

0800902c <__ieee754_sqrt>:
 800902c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009030:	4a68      	ldr	r2, [pc, #416]	@ (80091d4 <__ieee754_sqrt+0x1a8>)
 8009032:	ec55 4b10 	vmov	r4, r5, d0
 8009036:	43aa      	bics	r2, r5
 8009038:	462b      	mov	r3, r5
 800903a:	4621      	mov	r1, r4
 800903c:	d110      	bne.n	8009060 <__ieee754_sqrt+0x34>
 800903e:	4622      	mov	r2, r4
 8009040:	4620      	mov	r0, r4
 8009042:	4629      	mov	r1, r5
 8009044:	f7f7 fae0 	bl	8000608 <__aeabi_dmul>
 8009048:	4602      	mov	r2, r0
 800904a:	460b      	mov	r3, r1
 800904c:	4620      	mov	r0, r4
 800904e:	4629      	mov	r1, r5
 8009050:	f7f7 f924 	bl	800029c <__adddf3>
 8009054:	4604      	mov	r4, r0
 8009056:	460d      	mov	r5, r1
 8009058:	ec45 4b10 	vmov	d0, r4, r5
 800905c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009060:	2d00      	cmp	r5, #0
 8009062:	dc0e      	bgt.n	8009082 <__ieee754_sqrt+0x56>
 8009064:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009068:	4322      	orrs	r2, r4
 800906a:	d0f5      	beq.n	8009058 <__ieee754_sqrt+0x2c>
 800906c:	b19d      	cbz	r5, 8009096 <__ieee754_sqrt+0x6a>
 800906e:	4622      	mov	r2, r4
 8009070:	4620      	mov	r0, r4
 8009072:	4629      	mov	r1, r5
 8009074:	f7f7 f910 	bl	8000298 <__aeabi_dsub>
 8009078:	4602      	mov	r2, r0
 800907a:	460b      	mov	r3, r1
 800907c:	f7f7 fbee 	bl	800085c <__aeabi_ddiv>
 8009080:	e7e8      	b.n	8009054 <__ieee754_sqrt+0x28>
 8009082:	152a      	asrs	r2, r5, #20
 8009084:	d115      	bne.n	80090b2 <__ieee754_sqrt+0x86>
 8009086:	2000      	movs	r0, #0
 8009088:	e009      	b.n	800909e <__ieee754_sqrt+0x72>
 800908a:	0acb      	lsrs	r3, r1, #11
 800908c:	3a15      	subs	r2, #21
 800908e:	0549      	lsls	r1, r1, #21
 8009090:	2b00      	cmp	r3, #0
 8009092:	d0fa      	beq.n	800908a <__ieee754_sqrt+0x5e>
 8009094:	e7f7      	b.n	8009086 <__ieee754_sqrt+0x5a>
 8009096:	462a      	mov	r2, r5
 8009098:	e7fa      	b.n	8009090 <__ieee754_sqrt+0x64>
 800909a:	005b      	lsls	r3, r3, #1
 800909c:	3001      	adds	r0, #1
 800909e:	02dc      	lsls	r4, r3, #11
 80090a0:	d5fb      	bpl.n	800909a <__ieee754_sqrt+0x6e>
 80090a2:	1e44      	subs	r4, r0, #1
 80090a4:	1b12      	subs	r2, r2, r4
 80090a6:	f1c0 0420 	rsb	r4, r0, #32
 80090aa:	fa21 f404 	lsr.w	r4, r1, r4
 80090ae:	4323      	orrs	r3, r4
 80090b0:	4081      	lsls	r1, r0
 80090b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090b6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80090ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80090be:	07d2      	lsls	r2, r2, #31
 80090c0:	bf5c      	itt	pl
 80090c2:	005b      	lslpl	r3, r3, #1
 80090c4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80090c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80090cc:	bf58      	it	pl
 80090ce:	0049      	lslpl	r1, r1, #1
 80090d0:	2600      	movs	r6, #0
 80090d2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80090d6:	106d      	asrs	r5, r5, #1
 80090d8:	0049      	lsls	r1, r1, #1
 80090da:	2016      	movs	r0, #22
 80090dc:	4632      	mov	r2, r6
 80090de:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80090e2:	1917      	adds	r7, r2, r4
 80090e4:	429f      	cmp	r7, r3
 80090e6:	bfde      	ittt	le
 80090e8:	193a      	addle	r2, r7, r4
 80090ea:	1bdb      	suble	r3, r3, r7
 80090ec:	1936      	addle	r6, r6, r4
 80090ee:	0fcf      	lsrs	r7, r1, #31
 80090f0:	3801      	subs	r0, #1
 80090f2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80090f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80090fa:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80090fe:	d1f0      	bne.n	80090e2 <__ieee754_sqrt+0xb6>
 8009100:	4604      	mov	r4, r0
 8009102:	2720      	movs	r7, #32
 8009104:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009108:	429a      	cmp	r2, r3
 800910a:	eb00 0e0c 	add.w	lr, r0, ip
 800910e:	db02      	blt.n	8009116 <__ieee754_sqrt+0xea>
 8009110:	d113      	bne.n	800913a <__ieee754_sqrt+0x10e>
 8009112:	458e      	cmp	lr, r1
 8009114:	d811      	bhi.n	800913a <__ieee754_sqrt+0x10e>
 8009116:	f1be 0f00 	cmp.w	lr, #0
 800911a:	eb0e 000c 	add.w	r0, lr, ip
 800911e:	da42      	bge.n	80091a6 <__ieee754_sqrt+0x17a>
 8009120:	2800      	cmp	r0, #0
 8009122:	db40      	blt.n	80091a6 <__ieee754_sqrt+0x17a>
 8009124:	f102 0801 	add.w	r8, r2, #1
 8009128:	1a9b      	subs	r3, r3, r2
 800912a:	458e      	cmp	lr, r1
 800912c:	bf88      	it	hi
 800912e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009132:	eba1 010e 	sub.w	r1, r1, lr
 8009136:	4464      	add	r4, ip
 8009138:	4642      	mov	r2, r8
 800913a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800913e:	3f01      	subs	r7, #1
 8009140:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009144:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009148:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800914c:	d1dc      	bne.n	8009108 <__ieee754_sqrt+0xdc>
 800914e:	4319      	orrs	r1, r3
 8009150:	d01b      	beq.n	800918a <__ieee754_sqrt+0x15e>
 8009152:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80091d8 <__ieee754_sqrt+0x1ac>
 8009156:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80091dc <__ieee754_sqrt+0x1b0>
 800915a:	e9da 0100 	ldrd	r0, r1, [sl]
 800915e:	e9db 2300 	ldrd	r2, r3, [fp]
 8009162:	f7f7 f899 	bl	8000298 <__aeabi_dsub>
 8009166:	e9da 8900 	ldrd	r8, r9, [sl]
 800916a:	4602      	mov	r2, r0
 800916c:	460b      	mov	r3, r1
 800916e:	4640      	mov	r0, r8
 8009170:	4649      	mov	r1, r9
 8009172:	f7f7 fcc5 	bl	8000b00 <__aeabi_dcmple>
 8009176:	b140      	cbz	r0, 800918a <__ieee754_sqrt+0x15e>
 8009178:	f1b4 3fff 	cmp.w	r4, #4294967295
 800917c:	e9da 0100 	ldrd	r0, r1, [sl]
 8009180:	e9db 2300 	ldrd	r2, r3, [fp]
 8009184:	d111      	bne.n	80091aa <__ieee754_sqrt+0x17e>
 8009186:	3601      	adds	r6, #1
 8009188:	463c      	mov	r4, r7
 800918a:	1072      	asrs	r2, r6, #1
 800918c:	0863      	lsrs	r3, r4, #1
 800918e:	07f1      	lsls	r1, r6, #31
 8009190:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009194:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009198:	bf48      	it	mi
 800919a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800919e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80091a2:	4618      	mov	r0, r3
 80091a4:	e756      	b.n	8009054 <__ieee754_sqrt+0x28>
 80091a6:	4690      	mov	r8, r2
 80091a8:	e7be      	b.n	8009128 <__ieee754_sqrt+0xfc>
 80091aa:	f7f7 f877 	bl	800029c <__adddf3>
 80091ae:	e9da 8900 	ldrd	r8, r9, [sl]
 80091b2:	4602      	mov	r2, r0
 80091b4:	460b      	mov	r3, r1
 80091b6:	4640      	mov	r0, r8
 80091b8:	4649      	mov	r1, r9
 80091ba:	f7f7 fc97 	bl	8000aec <__aeabi_dcmplt>
 80091be:	b120      	cbz	r0, 80091ca <__ieee754_sqrt+0x19e>
 80091c0:	1ca0      	adds	r0, r4, #2
 80091c2:	bf08      	it	eq
 80091c4:	3601      	addeq	r6, #1
 80091c6:	3402      	adds	r4, #2
 80091c8:	e7df      	b.n	800918a <__ieee754_sqrt+0x15e>
 80091ca:	1c63      	adds	r3, r4, #1
 80091cc:	f023 0401 	bic.w	r4, r3, #1
 80091d0:	e7db      	b.n	800918a <__ieee754_sqrt+0x15e>
 80091d2:	bf00      	nop
 80091d4:	7ff00000 	.word	0x7ff00000
 80091d8:	200001e0 	.word	0x200001e0
 80091dc:	200001d8 	.word	0x200001d8

080091e0 <round>:
 80091e0:	ec51 0b10 	vmov	r0, r1, d0
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80091ea:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 80091ee:	2a13      	cmp	r2, #19
 80091f0:	460b      	mov	r3, r1
 80091f2:	4605      	mov	r5, r0
 80091f4:	dc1b      	bgt.n	800922e <round+0x4e>
 80091f6:	2a00      	cmp	r2, #0
 80091f8:	da0b      	bge.n	8009212 <round+0x32>
 80091fa:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 80091fe:	3201      	adds	r2, #1
 8009200:	bf04      	itt	eq
 8009202:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8009206:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800920a:	2200      	movs	r2, #0
 800920c:	4619      	mov	r1, r3
 800920e:	4610      	mov	r0, r2
 8009210:	e015      	b.n	800923e <round+0x5e>
 8009212:	4c15      	ldr	r4, [pc, #84]	@ (8009268 <round+0x88>)
 8009214:	4114      	asrs	r4, r2
 8009216:	ea04 0601 	and.w	r6, r4, r1
 800921a:	4306      	orrs	r6, r0
 800921c:	d00f      	beq.n	800923e <round+0x5e>
 800921e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8009222:	fa41 f202 	asr.w	r2, r1, r2
 8009226:	4413      	add	r3, r2
 8009228:	ea23 0304 	bic.w	r3, r3, r4
 800922c:	e7ed      	b.n	800920a <round+0x2a>
 800922e:	2a33      	cmp	r2, #51	@ 0x33
 8009230:	dd08      	ble.n	8009244 <round+0x64>
 8009232:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8009236:	d102      	bne.n	800923e <round+0x5e>
 8009238:	4602      	mov	r2, r0
 800923a:	f7f7 f82f 	bl	800029c <__adddf3>
 800923e:	ec41 0b10 	vmov	d0, r0, r1
 8009242:	bd70      	pop	{r4, r5, r6, pc}
 8009244:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8009248:	f04f 34ff 	mov.w	r4, #4294967295
 800924c:	40f4      	lsrs	r4, r6
 800924e:	4204      	tst	r4, r0
 8009250:	d0f5      	beq.n	800923e <round+0x5e>
 8009252:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8009256:	2201      	movs	r2, #1
 8009258:	408a      	lsls	r2, r1
 800925a:	1952      	adds	r2, r2, r5
 800925c:	bf28      	it	cs
 800925e:	3301      	addcs	r3, #1
 8009260:	ea22 0204 	bic.w	r2, r2, r4
 8009264:	e7d2      	b.n	800920c <round+0x2c>
 8009266:	bf00      	nop
 8009268:	000fffff 	.word	0x000fffff
 800926c:	00000000 	.word	0x00000000

08009270 <__ieee754_log>:
 8009270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009274:	ec51 0b10 	vmov	r0, r1, d0
 8009278:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800927c:	b087      	sub	sp, #28
 800927e:	460d      	mov	r5, r1
 8009280:	da26      	bge.n	80092d0 <__ieee754_log+0x60>
 8009282:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009286:	4303      	orrs	r3, r0
 8009288:	4602      	mov	r2, r0
 800928a:	d10a      	bne.n	80092a2 <__ieee754_log+0x32>
 800928c:	49ce      	ldr	r1, [pc, #824]	@ (80095c8 <__ieee754_log+0x358>)
 800928e:	2200      	movs	r2, #0
 8009290:	2300      	movs	r3, #0
 8009292:	2000      	movs	r0, #0
 8009294:	f7f7 fae2 	bl	800085c <__aeabi_ddiv>
 8009298:	ec41 0b10 	vmov	d0, r0, r1
 800929c:	b007      	add	sp, #28
 800929e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092a2:	2900      	cmp	r1, #0
 80092a4:	da05      	bge.n	80092b2 <__ieee754_log+0x42>
 80092a6:	460b      	mov	r3, r1
 80092a8:	f7f6 fff6 	bl	8000298 <__aeabi_dsub>
 80092ac:	2200      	movs	r2, #0
 80092ae:	2300      	movs	r3, #0
 80092b0:	e7f0      	b.n	8009294 <__ieee754_log+0x24>
 80092b2:	4bc6      	ldr	r3, [pc, #792]	@ (80095cc <__ieee754_log+0x35c>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	f7f7 f9a7 	bl	8000608 <__aeabi_dmul>
 80092ba:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 80092be:	460d      	mov	r5, r1
 80092c0:	4ac3      	ldr	r2, [pc, #780]	@ (80095d0 <__ieee754_log+0x360>)
 80092c2:	4295      	cmp	r5, r2
 80092c4:	dd06      	ble.n	80092d4 <__ieee754_log+0x64>
 80092c6:	4602      	mov	r2, r0
 80092c8:	460b      	mov	r3, r1
 80092ca:	f7f6 ffe7 	bl	800029c <__adddf3>
 80092ce:	e7e3      	b.n	8009298 <__ieee754_log+0x28>
 80092d0:	2300      	movs	r3, #0
 80092d2:	e7f5      	b.n	80092c0 <__ieee754_log+0x50>
 80092d4:	152c      	asrs	r4, r5, #20
 80092d6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 80092da:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80092de:	441c      	add	r4, r3
 80092e0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 80092e4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 80092e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80092ec:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 80092f0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 80092f4:	ea42 0105 	orr.w	r1, r2, r5
 80092f8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80092fc:	2200      	movs	r2, #0
 80092fe:	4bb5      	ldr	r3, [pc, #724]	@ (80095d4 <__ieee754_log+0x364>)
 8009300:	f7f6 ffca 	bl	8000298 <__aeabi_dsub>
 8009304:	1cab      	adds	r3, r5, #2
 8009306:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800930a:	2b02      	cmp	r3, #2
 800930c:	4682      	mov	sl, r0
 800930e:	468b      	mov	fp, r1
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	dc53      	bgt.n	80093be <__ieee754_log+0x14e>
 8009316:	2300      	movs	r3, #0
 8009318:	f7f7 fbde 	bl	8000ad8 <__aeabi_dcmpeq>
 800931c:	b1d0      	cbz	r0, 8009354 <__ieee754_log+0xe4>
 800931e:	2c00      	cmp	r4, #0
 8009320:	f000 8120 	beq.w	8009564 <__ieee754_log+0x2f4>
 8009324:	4620      	mov	r0, r4
 8009326:	f7f7 f905 	bl	8000534 <__aeabi_i2d>
 800932a:	a391      	add	r3, pc, #580	@ (adr r3, 8009570 <__ieee754_log+0x300>)
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	4606      	mov	r6, r0
 8009332:	460f      	mov	r7, r1
 8009334:	f7f7 f968 	bl	8000608 <__aeabi_dmul>
 8009338:	a38f      	add	r3, pc, #572	@ (adr r3, 8009578 <__ieee754_log+0x308>)
 800933a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933e:	4604      	mov	r4, r0
 8009340:	460d      	mov	r5, r1
 8009342:	4630      	mov	r0, r6
 8009344:	4639      	mov	r1, r7
 8009346:	f7f7 f95f 	bl	8000608 <__aeabi_dmul>
 800934a:	4602      	mov	r2, r0
 800934c:	460b      	mov	r3, r1
 800934e:	4620      	mov	r0, r4
 8009350:	4629      	mov	r1, r5
 8009352:	e7ba      	b.n	80092ca <__ieee754_log+0x5a>
 8009354:	a38a      	add	r3, pc, #552	@ (adr r3, 8009580 <__ieee754_log+0x310>)
 8009356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800935a:	4650      	mov	r0, sl
 800935c:	4659      	mov	r1, fp
 800935e:	f7f7 f953 	bl	8000608 <__aeabi_dmul>
 8009362:	4602      	mov	r2, r0
 8009364:	460b      	mov	r3, r1
 8009366:	2000      	movs	r0, #0
 8009368:	499b      	ldr	r1, [pc, #620]	@ (80095d8 <__ieee754_log+0x368>)
 800936a:	f7f6 ff95 	bl	8000298 <__aeabi_dsub>
 800936e:	4652      	mov	r2, sl
 8009370:	4606      	mov	r6, r0
 8009372:	460f      	mov	r7, r1
 8009374:	465b      	mov	r3, fp
 8009376:	4650      	mov	r0, sl
 8009378:	4659      	mov	r1, fp
 800937a:	f7f7 f945 	bl	8000608 <__aeabi_dmul>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4630      	mov	r0, r6
 8009384:	4639      	mov	r1, r7
 8009386:	f7f7 f93f 	bl	8000608 <__aeabi_dmul>
 800938a:	4606      	mov	r6, r0
 800938c:	460f      	mov	r7, r1
 800938e:	b914      	cbnz	r4, 8009396 <__ieee754_log+0x126>
 8009390:	4632      	mov	r2, r6
 8009392:	463b      	mov	r3, r7
 8009394:	e0a0      	b.n	80094d8 <__ieee754_log+0x268>
 8009396:	4620      	mov	r0, r4
 8009398:	f7f7 f8cc 	bl	8000534 <__aeabi_i2d>
 800939c:	a374      	add	r3, pc, #464	@ (adr r3, 8009570 <__ieee754_log+0x300>)
 800939e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a2:	4680      	mov	r8, r0
 80093a4:	4689      	mov	r9, r1
 80093a6:	f7f7 f92f 	bl	8000608 <__aeabi_dmul>
 80093aa:	a373      	add	r3, pc, #460	@ (adr r3, 8009578 <__ieee754_log+0x308>)
 80093ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b0:	4604      	mov	r4, r0
 80093b2:	460d      	mov	r5, r1
 80093b4:	4640      	mov	r0, r8
 80093b6:	4649      	mov	r1, r9
 80093b8:	f7f7 f926 	bl	8000608 <__aeabi_dmul>
 80093bc:	e0a5      	b.n	800950a <__ieee754_log+0x29a>
 80093be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80093c2:	f7f6 ff6b 	bl	800029c <__adddf3>
 80093c6:	4602      	mov	r2, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	4650      	mov	r0, sl
 80093cc:	4659      	mov	r1, fp
 80093ce:	f7f7 fa45 	bl	800085c <__aeabi_ddiv>
 80093d2:	e9cd 0100 	strd	r0, r1, [sp]
 80093d6:	4620      	mov	r0, r4
 80093d8:	f7f7 f8ac 	bl	8000534 <__aeabi_i2d>
 80093dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093e4:	4610      	mov	r0, r2
 80093e6:	4619      	mov	r1, r3
 80093e8:	f7f7 f90e 	bl	8000608 <__aeabi_dmul>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093f4:	f7f7 f908 	bl	8000608 <__aeabi_dmul>
 80093f8:	a363      	add	r3, pc, #396	@ (adr r3, 8009588 <__ieee754_log+0x318>)
 80093fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fe:	4680      	mov	r8, r0
 8009400:	4689      	mov	r9, r1
 8009402:	f7f7 f901 	bl	8000608 <__aeabi_dmul>
 8009406:	a362      	add	r3, pc, #392	@ (adr r3, 8009590 <__ieee754_log+0x320>)
 8009408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940c:	f7f6 ff46 	bl	800029c <__adddf3>
 8009410:	4642      	mov	r2, r8
 8009412:	464b      	mov	r3, r9
 8009414:	f7f7 f8f8 	bl	8000608 <__aeabi_dmul>
 8009418:	a35f      	add	r3, pc, #380	@ (adr r3, 8009598 <__ieee754_log+0x328>)
 800941a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941e:	f7f6 ff3d 	bl	800029c <__adddf3>
 8009422:	4642      	mov	r2, r8
 8009424:	464b      	mov	r3, r9
 8009426:	f7f7 f8ef 	bl	8000608 <__aeabi_dmul>
 800942a:	a35d      	add	r3, pc, #372	@ (adr r3, 80095a0 <__ieee754_log+0x330>)
 800942c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009430:	f7f6 ff34 	bl	800029c <__adddf3>
 8009434:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009438:	f7f7 f8e6 	bl	8000608 <__aeabi_dmul>
 800943c:	a35a      	add	r3, pc, #360	@ (adr r3, 80095a8 <__ieee754_log+0x338>)
 800943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009446:	4640      	mov	r0, r8
 8009448:	4649      	mov	r1, r9
 800944a:	f7f7 f8dd 	bl	8000608 <__aeabi_dmul>
 800944e:	a358      	add	r3, pc, #352	@ (adr r3, 80095b0 <__ieee754_log+0x340>)
 8009450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009454:	f7f6 ff22 	bl	800029c <__adddf3>
 8009458:	4642      	mov	r2, r8
 800945a:	464b      	mov	r3, r9
 800945c:	f7f7 f8d4 	bl	8000608 <__aeabi_dmul>
 8009460:	a355      	add	r3, pc, #340	@ (adr r3, 80095b8 <__ieee754_log+0x348>)
 8009462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009466:	f7f6 ff19 	bl	800029c <__adddf3>
 800946a:	4642      	mov	r2, r8
 800946c:	464b      	mov	r3, r9
 800946e:	f7f7 f8cb 	bl	8000608 <__aeabi_dmul>
 8009472:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800947e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009482:	f7f6 ff0b 	bl	800029c <__adddf3>
 8009486:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800948a:	3551      	adds	r5, #81	@ 0x51
 800948c:	4335      	orrs	r5, r6
 800948e:	2d00      	cmp	r5, #0
 8009490:	4680      	mov	r8, r0
 8009492:	4689      	mov	r9, r1
 8009494:	dd48      	ble.n	8009528 <__ieee754_log+0x2b8>
 8009496:	4b50      	ldr	r3, [pc, #320]	@ (80095d8 <__ieee754_log+0x368>)
 8009498:	2200      	movs	r2, #0
 800949a:	4650      	mov	r0, sl
 800949c:	4659      	mov	r1, fp
 800949e:	f7f7 f8b3 	bl	8000608 <__aeabi_dmul>
 80094a2:	4652      	mov	r2, sl
 80094a4:	465b      	mov	r3, fp
 80094a6:	f7f7 f8af 	bl	8000608 <__aeabi_dmul>
 80094aa:	4602      	mov	r2, r0
 80094ac:	460b      	mov	r3, r1
 80094ae:	4606      	mov	r6, r0
 80094b0:	460f      	mov	r7, r1
 80094b2:	4640      	mov	r0, r8
 80094b4:	4649      	mov	r1, r9
 80094b6:	f7f6 fef1 	bl	800029c <__adddf3>
 80094ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094be:	f7f7 f8a3 	bl	8000608 <__aeabi_dmul>
 80094c2:	4680      	mov	r8, r0
 80094c4:	4689      	mov	r9, r1
 80094c6:	b964      	cbnz	r4, 80094e2 <__ieee754_log+0x272>
 80094c8:	4602      	mov	r2, r0
 80094ca:	460b      	mov	r3, r1
 80094cc:	4630      	mov	r0, r6
 80094ce:	4639      	mov	r1, r7
 80094d0:	f7f6 fee2 	bl	8000298 <__aeabi_dsub>
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4650      	mov	r0, sl
 80094da:	4659      	mov	r1, fp
 80094dc:	f7f6 fedc 	bl	8000298 <__aeabi_dsub>
 80094e0:	e6da      	b.n	8009298 <__ieee754_log+0x28>
 80094e2:	a323      	add	r3, pc, #140	@ (adr r3, 8009570 <__ieee754_log+0x300>)
 80094e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094ec:	f7f7 f88c 	bl	8000608 <__aeabi_dmul>
 80094f0:	a321      	add	r3, pc, #132	@ (adr r3, 8009578 <__ieee754_log+0x308>)
 80094f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f6:	4604      	mov	r4, r0
 80094f8:	460d      	mov	r5, r1
 80094fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094fe:	f7f7 f883 	bl	8000608 <__aeabi_dmul>
 8009502:	4642      	mov	r2, r8
 8009504:	464b      	mov	r3, r9
 8009506:	f7f6 fec9 	bl	800029c <__adddf3>
 800950a:	4602      	mov	r2, r0
 800950c:	460b      	mov	r3, r1
 800950e:	4630      	mov	r0, r6
 8009510:	4639      	mov	r1, r7
 8009512:	f7f6 fec1 	bl	8000298 <__aeabi_dsub>
 8009516:	4652      	mov	r2, sl
 8009518:	465b      	mov	r3, fp
 800951a:	f7f6 febd 	bl	8000298 <__aeabi_dsub>
 800951e:	4602      	mov	r2, r0
 8009520:	460b      	mov	r3, r1
 8009522:	4620      	mov	r0, r4
 8009524:	4629      	mov	r1, r5
 8009526:	e7d9      	b.n	80094dc <__ieee754_log+0x26c>
 8009528:	4602      	mov	r2, r0
 800952a:	460b      	mov	r3, r1
 800952c:	4650      	mov	r0, sl
 800952e:	4659      	mov	r1, fp
 8009530:	f7f6 feb2 	bl	8000298 <__aeabi_dsub>
 8009534:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009538:	f7f7 f866 	bl	8000608 <__aeabi_dmul>
 800953c:	4606      	mov	r6, r0
 800953e:	460f      	mov	r7, r1
 8009540:	2c00      	cmp	r4, #0
 8009542:	f43f af25 	beq.w	8009390 <__ieee754_log+0x120>
 8009546:	a30a      	add	r3, pc, #40	@ (adr r3, 8009570 <__ieee754_log+0x300>)
 8009548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009550:	f7f7 f85a 	bl	8000608 <__aeabi_dmul>
 8009554:	a308      	add	r3, pc, #32	@ (adr r3, 8009578 <__ieee754_log+0x308>)
 8009556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955a:	4604      	mov	r4, r0
 800955c:	460d      	mov	r5, r1
 800955e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009562:	e729      	b.n	80093b8 <__ieee754_log+0x148>
 8009564:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 80095c0 <__ieee754_log+0x350>
 8009568:	e698      	b.n	800929c <__ieee754_log+0x2c>
 800956a:	bf00      	nop
 800956c:	f3af 8000 	nop.w
 8009570:	fee00000 	.word	0xfee00000
 8009574:	3fe62e42 	.word	0x3fe62e42
 8009578:	35793c76 	.word	0x35793c76
 800957c:	3dea39ef 	.word	0x3dea39ef
 8009580:	55555555 	.word	0x55555555
 8009584:	3fd55555 	.word	0x3fd55555
 8009588:	df3e5244 	.word	0xdf3e5244
 800958c:	3fc2f112 	.word	0x3fc2f112
 8009590:	96cb03de 	.word	0x96cb03de
 8009594:	3fc74664 	.word	0x3fc74664
 8009598:	94229359 	.word	0x94229359
 800959c:	3fd24924 	.word	0x3fd24924
 80095a0:	55555593 	.word	0x55555593
 80095a4:	3fe55555 	.word	0x3fe55555
 80095a8:	d078c69f 	.word	0xd078c69f
 80095ac:	3fc39a09 	.word	0x3fc39a09
 80095b0:	1d8e78af 	.word	0x1d8e78af
 80095b4:	3fcc71c5 	.word	0x3fcc71c5
 80095b8:	9997fa04 	.word	0x9997fa04
 80095bc:	3fd99999 	.word	0x3fd99999
	...
 80095c8:	c3500000 	.word	0xc3500000
 80095cc:	43500000 	.word	0x43500000
 80095d0:	7fefffff 	.word	0x7fefffff
 80095d4:	3ff00000 	.word	0x3ff00000
 80095d8:	3fe00000 	.word	0x3fe00000

080095dc <_init>:
 80095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095de:	bf00      	nop
 80095e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095e2:	bc08      	pop	{r3}
 80095e4:	469e      	mov	lr, r3
 80095e6:	4770      	bx	lr

080095e8 <_fini>:
 80095e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ea:	bf00      	nop
 80095ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ee:	bc08      	pop	{r3}
 80095f0:	469e      	mov	lr, r3
 80095f2:	4770      	bx	lr
