// Seed: 4373158
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd67
) (
    _id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  output wire _id_1;
  logic [id_1 : id_1] id_3;
  ;
  logic [1  -  1 : 1 'h0] id_4 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  logic [7:0] id_8;
  assign id_8[-1] = "";
endmodule
