// Seed: 52701783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output supply1 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1 | id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output tri0 id_3;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_1,
      id_1,
      id_2,
      id_1
  );
  inout wire id_2;
  inout wire id_1;
  assign id_3 = (1'b0 == id_4 && 1);
endmodule
