<stg><name>ANN</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="2" to="23">
<condition id="155">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="2" to="3">
<condition id="176">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="3" to="4">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="4" to="5">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="6">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="6" to="7">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="18">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="18" to="19">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="2">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="23" to="24">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="24" to="25">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="25" to="26">
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="25" to="32">
<condition id="133">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="26" to="27">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="27" to="28">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="28" to="29">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="29" to="30">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="30" to="31">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="31" to="25">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="33">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="33" to="34">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="34" to="35">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="35" to="36">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="36" to="37">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="37" to="38">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="38" to="39">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="39" to="40">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="40" to="41">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="41" to="42">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="42" to="43">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %layerWeigth_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %inputs_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %neuronIndex = phi i2 [ 0, %0 ], [ %tmp_4_mid2_v, %ifFalse ]

]]></Node>
<StgValue><ssdm name="neuronIndex"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %p_Val2_8 = phi i32 [ 0, %0 ], [ %p_Val2_10, %ifFalse ]

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:3  %i_0_i = phi i2 [ 0, %0 ], [ %i_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %.preheader.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:0  %neuronIndex_1 = add i2 1, %neuronIndex

]]></Node>
<StgValue><ssdm name="neuronIndex_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:4  %exitcond_i7 = icmp eq i2 %i_0_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:5  %i_0_i_mid2 = select i1 %exitcond_i7, i2 0, i2 %i_0_i

]]></Node>
<StgValue><ssdm name="i_0_i_mid2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:7  %tmp_4_mid2_v = select i1 %exitcond_i7, i2 %neuronIndex_1, i2 %neuronIndex

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_v"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:40  %i_1 = add i2 1, %i_0_i_mid2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="2">
<![CDATA[
_ifconv:9  %tmp_4_mid2_cast = zext i2 %tmp_4_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:10  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_4_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:11  %p_shl_cast = zext i4 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:12  %tmp_5 = sub i5 %p_shl_cast, %tmp_4_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:16  %tmp_8 = zext i2 %i_0_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="2">
<![CDATA[
_ifconv:17  %tmp_8_cast = zext i2 %i_0_i_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:18  %tmp_4 = add i5 %tmp_8_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:19  %tmp_11_cast = zext i5 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20  %layerWeigth_V_addr = getelementptr [9 x i32]* %layerWeigth_V, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="layerWeigth_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:21  %layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layerWeigth_V_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %inputs_V_addr = getelementptr [3 x i32]* %inputs_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="inputs_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:24  %inputs_V_load = load i32* %inputs_V_addr, align 4

]]></Node>
<StgValue><ssdm name="inputs_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:41  %ifzero = icmp eq i2 %i_1, -1

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:42  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:21  %layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layerWeigth_V_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:24  %inputs_V_load = load i32* %inputs_V_addr, align 4

]]></Node>
<StgValue><ssdm name="inputs_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:22  %OP1_V_1 = sext i32 %layerWeigth_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:25  %OP2_V_1 = sext i32 %inputs_V_load to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:26  %p_Val2_6 = mul nsw i64 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:26  %p_Val2_6 = mul nsw i64 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:26  %p_Val2_6 = mul nsw i64 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="64">
<![CDATA[
_ifconv:33  %tmp_22 = trunc i64 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:8  %tmp_4_mid2 = zext i2 %tmp_4_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_mid2"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp_4_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:14  %bias_V_load = load i32* %bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %tmp_11 = select i1 %exitcond_i7, i32 0, i32 %p_Val2_8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ifconv:28  %tmp_10 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %tmp_11, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="56">
<![CDATA[
_ifconv:29  %tmp_21_cast = sext i56 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30  %p_Val2_7 = add i64 %p_Val2_6, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:34  %r = icmp ne i23 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:14  %bias_V_load = load i32* %bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:31  %p_Val2_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_7, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:32  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:35  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %r_i_i_i_i = or i1 %tmp_23, %r

]]></Node>
<StgValue><ssdm name="r_i_i_i_i"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %qb_assign_3 = and i1 %r_i_i_i_i, %tmp_14

]]></Node>
<StgValue><ssdm name="qb_assign_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:38  %tmp_12 = zext i1 %qb_assign_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %p_Val2_10 = add nsw i32 %p_Val2_9, %tmp_12

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %p_Val2_1 = add i32 %bias_V_load, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_7 = icmp eq i32 %p_Val2_1, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="33" op_0_bw="32">
<![CDATA[
ifTrue:18  %tmp_50_cast = sext i32 %p_Val2_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:19  %r_V_2 = add i33 83886080, %tmp_50_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="43" op_0_bw="33">
<![CDATA[
ifTrue:20  %OP1_V_4_cast = sext i33 %r_V_2 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
ifTrue:21  %r_V_6 = mul i43 409, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="111" st_id="12" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
ifTrue:21  %r_V_6 = mul i43 409, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
ifTrue:21  %r_V_6 = mul i43 409, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="19" op_0_bw="19" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:22  %tmp_35 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_6, i32 24, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="43">
<![CDATA[
ifTrue:25  %tmp_38 = trunc i43 %r_V_6 to i24

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="117" st_id="14" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="20" op_0_bw="19">
<![CDATA[
ifTrue:23  %p_Result_11_cast = sext i19 %tmp_35 to i20

]]></Node>
<StgValue><ssdm name="p_Result_11_cast"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
ifTrue:24  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %r_V_6, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
ifTrue:26  %tmp_16 = icmp eq i24 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ifTrue:27  %ret_V_4 = add i20 1, %p_Result_11_cast

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
ifTrue:28  %p_i = select i1 %tmp_16, i20 %p_Result_11_cast, i20 %ret_V_4

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
ifTrue:29  %p_0_0_i = select i1 %tmp_37, i20 %p_i, i20 %p_Result_11_cast

]]></Node>
<StgValue><ssdm name="p_0_0_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:2  %dp_1 = sitofp i32 %p_Val2_1 to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
ifTrue:3  %res_V = bitcast double %dp_1 to i64

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:4  %p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifTrue:5  %exp_V_1 = add i11 -24, %p_Result_2

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
ifTrue:6  %p_Result_5 = call i64 @llvm.part.set.i64.i11(i64 %res_V, i11 %exp_V_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="52" op_0_bw="64">
<![CDATA[
ifTrue:8  %tmp_36 = trunc i64 %res_V to i52

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifTrue:9  %notlhs = icmp ne i11 %exp_V_1, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
ifTrue:10  %notrhs = icmp eq i52 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:11  %tmp_28 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
ifTrue:7  %dp_2 = bitcast i64 %p_Result_5 to double

]]></Node>
<StgValue><ssdm name="dp_2"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
ifTrue:12  %tmp_29 = fcmp oge double %dp_2, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
ifTrue:15  %tmp_32 = fcmp ole double %dp_2, -5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="138" st_id="20" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
ifTrue:12  %tmp_29 = fcmp oge double %dp_2, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
ifTrue:15  %tmp_32 = fcmp ole double %dp_2, -5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="20">
<![CDATA[
ifTrue:30  %tmp_18 = sext i20 %p_0_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:31  %coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="coeTanSig_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="12">
<![CDATA[
ifTrue:32  %coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="143" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:13  %tmp_30 = and i1 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:14  %tmp_31 = xor i1 %tmp_30, true

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:16  %tmp_33 = and i1 %tmp_28, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:17  %tmp_34 = xor i1 %tmp_33, true

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="12">
<![CDATA[
ifTrue:32  %coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load_1"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:33  %sel_tmp = and i1 %tmp_31, %tmp_34

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:34  %sel_tmp1 = or i1 %tmp_7, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
ifTrue:35  %sel_tmp2 = select i1 %sel_tmp1, i25 %coeTanSig_V_load_1, i25 -16777216

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @neuronLoop_resultNeu)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:15  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="25">
<![CDATA[
ifTrue:36  %sel_tmp2_cast = sext i25 %sel_tmp2 to i26

]]></Node>
<StgValue><ssdm name="sel_tmp2_cast"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:37  %sel_tmp5_demorgan = or i1 %tmp_7, %tmp_31

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
ifTrue:38  %this_assign_6 = select i1 %sel_tmp5_demorgan, i26 %sel_tmp2_cast, i26 16777216

]]></Node>
<StgValue><ssdm name="this_assign_6"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:39  %layerResult_0_V_add = getelementptr [3 x i26]* %layerResult_0_V, i64 0, i64 %tmp_4_mid2

]]></Node>
<StgValue><ssdm name="layerResult_0_V_add"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
ifTrue:40  store i26 %this_assign_6, i26* %layerResult_0_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:41  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outputLayerBias_V_ad"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader:3  %outputLayerBias_V_lo = load i32* %outputLayerBias_V_ad, align 4

]]></Node>
<StgValue><ssdm name="outputLayerBias_V_lo"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader:3  %outputLayerBias_V_lo = load i32* %outputLayerBias_V_ad, align 4

]]></Node>
<StgValue><ssdm name="outputLayerBias_V_lo"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i32 [ 0, %.preheader.preheader ], [ %p_Val2_s_48, %"ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0" ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i_0_i1 = phi i2 [ 0, %.preheader.preheader ], [ %i, %"ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0" ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond_i1 = icmp eq i2 %i_0_i1, -1

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %i = add i2 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i1, label %_ifconv7, label %"ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="2">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:1  %tmp_3 = zext i2 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:2  %outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="outputLayerWeigth_V_s"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:3  %outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4

]]></Node>
<StgValue><ssdm name="outputLayerWeigth_V_1"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:5  %layerResult_0_V_add_1 = getelementptr [3 x i26]* %layerResult_0_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="layerResult_0_V_add_1"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="2">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:6  %layerResult_0_V_loa = load i26* %layerResult_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="layerResult_0_V_loa"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:0  %p_Val2_2 = add i32 %outputLayerBias_V_lo, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="180" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:3  %outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4

]]></Node>
<StgValue><ssdm name="outputLayerWeigth_V_1"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="2">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:6  %layerResult_0_V_loa = load i26* %layerResult_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="layerResult_0_V_loa"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="58" op_0_bw="32">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:4  %OP1_V_cast = sext i32 %outputLayerWeigth_V_1 to i58

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="58" op_0_bw="26">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:7  %OP2_V_cast = sext i26 %layerResult_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:8  %p_Val2_3 = mul i58 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="185" st_id="28" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:8  %p_Val2_3 = mul i58 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="186" st_id="29" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:8  %p_Val2_3 = mul i58 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="58">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:14  %tmp_43 = trunc i58 %p_Val2_3 to i23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="188" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:9  %tmp_9 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %p_Val2_s, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="58" op_0_bw="56">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:10  %tmp_9_cast_cast = sext i56 %tmp_9 to i58

]]></Node>
<StgValue><ssdm name="tmp_9_cast_cast"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:11  %p_Val2_4 = add i58 %p_Val2_3, %tmp_9_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:15  %r_4 = icmp ne i23 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="192" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:12  %p_Val2_5 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_4, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="58" op_2_bw="32">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:13  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="58" op_2_bw="32">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:16  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:17  %r_i_i_i_i1 = or i1 %tmp_44, %r_4

]]></Node>
<StgValue><ssdm name="r_i_i_i_i1"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:18  %qb_assign_1 = and i1 %r_i_i_i_i1, %tmp_42

]]></Node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:19  %tmp_6 = zext i1 %qb_assign_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:20  %p_Val2_s_48 = add nsw i32 %p_Val2_5, %tmp_6

]]></Node>
<StgValue><ssdm name="p_Val2_s_48"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<65, 17, true, 5, 3, 0>.exit.i162.0:21  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="201" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:1  %tmp_s = icmp eq i32 %p_Val2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="202" st_id="32" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="33" op_0_bw="32">
<![CDATA[
_ifconv7:18  %tmp_43_cast = sext i32 %p_Val2_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="204" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv7:19  %r_V = add i33 83886080, %tmp_43_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="205" st_id="33" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>

<operation id="206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="43" op_0_bw="33">
<![CDATA[
_ifconv7:20  %OP1_V_3_cast = sext i33 %r_V to i43

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv7:21  %r_V_8 = mul i43 409, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="208" st_id="34" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>

<operation id="209" st_id="34" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv7:21  %r_V_8 = mul i43 409, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="210" st_id="35" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>

<operation id="211" st_id="35" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv7:21  %r_V_8 = mul i43 409, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="212" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="19" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:22  %tmp_27 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_8, i32 24, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="43">
<![CDATA[
_ifconv7:25  %tmp_41 = trunc i43 %r_V_8 to i24

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="214" st_id="36" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>

<operation id="215" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="20" op_0_bw="19">
<![CDATA[
_ifconv7:23  %p_Result_8_cast = sext i19 %tmp_27 to i20

]]></Node>
<StgValue><ssdm name="p_Result_8_cast"/></StgValue>
</operation>

<operation id="216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
_ifconv7:24  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %r_V_8, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="217" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv7:26  %tmp_13 = icmp eq i24 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="218" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv7:27  %ret_V_1 = add i20 1, %p_Result_8_cast

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="219" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv7:28  %p_i1 = select i1 %tmp_13, i20 %p_Result_8_cast, i20 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="220" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv7:29  %p_0_0_i1 = select i1 %tmp_40, i20 %p_i1, i20 %p_Result_8_cast

]]></Node>
<StgValue><ssdm name="p_0_0_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="221" st_id="37" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="222" st_id="38" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="223" st_id="39" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
_ifconv7:2  %dp_s = sitofp i32 %p_Val2_2 to double

]]></Node>
<StgValue><ssdm name="dp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="224" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64">
<![CDATA[
_ifconv7:3  %res_V_s = bitcast double %dp_s to i64

]]></Node>
<StgValue><ssdm name="res_V_s"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:4  %p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv7:5  %exp_V_s = add i11 -24, %p_Result_4

]]></Node>
<StgValue><ssdm name="exp_V_s"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv7:6  %p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V_s, i11 %exp_V_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="52" op_0_bw="64">
<![CDATA[
_ifconv7:8  %tmp_39 = trunc i64 %res_V_s to i52

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv7:9  %notlhs8 = icmp ne i11 %exp_V_s, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv7:10  %notrhs9 = icmp eq i52 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:11  %tmp_17 = or i1 %notrhs9, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="232" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
_ifconv7:7  %dp = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="233" st_id="41" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv7:12  %tmp_19 = fcmp oge double %dp, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv7:15  %tmp_24 = fcmp ole double %dp, -5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="20">
<![CDATA[
_ifconv7:30  %tmp_15 = sext i20 %p_0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="236" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv7:31  %coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="coeTanSig_V_addr"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="25" op_0_bw="12">
<![CDATA[
_ifconv7:32  %coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="238" st_id="42" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv7:12  %tmp_19 = fcmp oge double %dp, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv7:15  %tmp_24 = fcmp ole double %dp, -5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="240" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="25" op_0_bw="12">
<![CDATA[
_ifconv7:32  %coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4

]]></Node>
<StgValue><ssdm name="coeTanSig_V_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="241" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:13  %tmp_20 = and i1 %tmp_17, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:14  %tmp_21 = xor i1 %tmp_20, true

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:16  %tmp_25 = and i1 %tmp_17, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:17  %tmp_26 = xor i1 %tmp_25, true

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:33  %sel_tmp9 = and i1 %tmp_21, %tmp_26

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:34  %sel_tmp3 = or i1 %tmp_s, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
_ifconv7:35  %sel_tmp4 = select i1 %sel_tmp3, i25 %coeTanSig_V_load, i25 -16777216

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="25">
<![CDATA[
_ifconv7:36  %sel_tmp11_cast = sext i25 %sel_tmp4 to i26

]]></Node>
<StgValue><ssdm name="sel_tmp11_cast"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv7:37  %sel_tmp14_demorgan = or i1 %tmp_s, %tmp_21

]]></Node>
<StgValue><ssdm name="sel_tmp14_demorgan"/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
_ifconv7:38  %layerResult_1_0_V_s = select i1 %sel_tmp14_demorgan, i26 %sel_tmp11_cast, i26 16777216

]]></Node>
<StgValue><ssdm name="layerResult_1_0_V_s"/></StgValue>
</operation>

<operation id="251" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv7:39  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="26">
<![CDATA[
_ifconv7:40  ret i26 %layerResult_1_0_V_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
