$date
  Wed Nov  4 14:16:51 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module bench_alarme $end
$var reg 1 ! v_s $end
$var reg 1 " p_s $end
$var reg 1 # f_s $end
$var reg 1 $ s_s $end
$scope module dut $end
$var reg 1 % v $end
$var reg 1 & p $end
$var reg 1 ' f $end
$var reg 1 ( s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#10000000
1#
1'
#20000000
1"
0#
1&
0'
#30000000
1#
1'
#40000000
1!
0"
0#
1%
0&
0'
#50000000
1#
1$
1'
1(
#60000000
1"
0#
1&
0'
#70000000
1#
1'
#80000000
0!
0"
0#
0$
0%
0&
0'
0(
#90000000
1#
1'
#100000000
1"
0#
1&
0'
