<profile>

<section name = "Vivado HLS Report for 'dct_Loop_Row_DCT_Loop_proc'" level="0">
<item name = "Date">Mon Jun 13 11:45:33 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">105, 105, 105, 105, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_DCT_Loop">104, 104, 13, -, -, 8, no</column>
<column name=" + DCT_Outer_Loop">11, 11, 5, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 8, -, -</column>
<column name="Expression">-, -, 0, 79</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 119, 16</column>
<column name="Multiplexer">-, -, -, 10</column>
<column name="Register">-, -, 481, 9</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_14ns_16s_29s_29_1_U13">dct_mac_muladd_14ns_16s_29s_29_1, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15s_16s_14ns_29_1_U10">dct_mac_muladd_15s_16s_14ns_29_1, i0 * i1 + i2</column>
<column name="dct_mac_muladd_15s_16s_29s_29_1_U9">dct_mac_muladd_15s_16s_29s_29_1, i0 * i1 + i2</column>
<column name="dct_mac_muladd_15s_16s_29s_29_1_U11">dct_mac_muladd_15s_16s_29s_29_1, i0 + i1 * i2</column>
<column name="dct_mac_muladd_15s_16s_29s_29_1_U12">dct_mac_muladd_15s_16s_29s_29_1, i0 + i1 * i2</column>
<column name="dct_mul_mul_15s_16s_29_1_U14">dct_mul_mul_15s_16s_29_1, i0 * i1</column>
<column name="dct_mul_mul_15s_16s_29_1_U15">dct_mul_mul_15s_16s_29_1, i0 * i1</column>
<column name="dct_mul_mul_15s_16s_29_1_U16">dct_mul_mul_15s_16s_29_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0, 0, 14, 2, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7, 0, 15, 2, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_302_p2">+, 0, 0, 4, 4, 1</column>
<column name="k_fu_338_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp3_fu_417_p2">+, 0, 0, 14, 29, 29</column>
<column name="tmp_3_fu_360_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_fu_413_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_i_17_fu_421_p2">+, 0, 0, 14, 29, 29</column>
<column name="exitcond1_i_fu_332_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond5_i_fu_296_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_sig_269">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it4">1, 2, 1, 2</column>
<column name="i_0_i_reg_274">4, 2, 4, 8</column>
<column name="k_i_reg_285">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_0_load_reg_607_pp0_iter2">14, 0, 14, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_2_load_reg_622_pp0_iter2">15, 0, 15, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_4_load_reg_637_pp0_iter2">15, 0, 15, 0</column>
<column name="buf_2d_in_0_addr_reg_513">3, 0, 3, 0</column>
<column name="buf_2d_in_0_load_reg_672">16, 0, 16, 0</column>
<column name="buf_2d_in_1_addr_reg_518">3, 0, 3, 0</column>
<column name="buf_2d_in_1_load_reg_617">16, 0, 16, 0</column>
<column name="buf_2d_in_2_addr_reg_523">3, 0, 3, 0</column>
<column name="buf_2d_in_2_load_reg_682">16, 0, 16, 0</column>
<column name="buf_2d_in_3_addr_reg_528">3, 0, 3, 0</column>
<column name="buf_2d_in_3_load_reg_632">16, 0, 16, 0</column>
<column name="buf_2d_in_4_addr_reg_533">3, 0, 3, 0</column>
<column name="buf_2d_in_4_load_reg_692">16, 0, 16, 0</column>
<column name="buf_2d_in_5_addr_reg_538">3, 0, 3, 0</column>
<column name="buf_2d_in_5_load_reg_647">16, 0, 16, 0</column>
<column name="buf_2d_in_6_addr_reg_543">3, 0, 3, 0</column>
<column name="buf_2d_in_6_load_reg_657">16, 0, 16, 0</column>
<column name="buf_2d_in_7_addr_reg_548">3, 0, 3, 0</column>
<column name="buf_2d_in_7_load_reg_667">16, 0, 16, 0</column>
<column name="dct_coeff_table_0_load_reg_607">14, 0, 14, 0</column>
<column name="dct_coeff_table_1_load_reg_612">15, 0, 15, 0</column>
<column name="dct_coeff_table_2_load_reg_622">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_load_reg_627">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_load_reg_637">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_load_reg_642">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_load_reg_652">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_load_reg_662">15, 0, 15, 0</column>
<column name="exitcond1_i_reg_553">1, 0, 1, 0</column>
<column name="i_0_i_reg_274">4, 0, 4, 0</column>
<column name="i_reg_503">4, 0, 4, 0</column>
<column name="k_i_reg_285">4, 0, 4, 0</column>
<column name="tmp5_reg_702">29, 0, 29, 0</column>
<column name="tmp_16_cast_reg_508">4, 0, 8, 4</column>
<column name="tmp_3_i_reg_707">16, 0, 16, 0</column>
<column name="tmp_3_reg_562">8, 0, 8, 0</column>
<column name="tmp_6_1_i_reg_677">29, 0, 29, 0</column>
<column name="tmp_6_3_i_reg_687">29, 0, 29, 0</column>
<column name="tmp_6_5_i_reg_697">29, 0, 29, 0</column>
<column name="exitcond1_i_reg_553">0, 1, 1, 0</column>
<column name="tmp_3_reg_562">0, 8, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_Loop_Row_DCT_Loop_proc, return value</column>
<column name="buf_2d_in_0_address0">out, 3, ap_memory, buf_2d_in_0, array</column>
<column name="buf_2d_in_0_ce0">out, 1, ap_memory, buf_2d_in_0, array</column>
<column name="buf_2d_in_0_q0">in, 16, ap_memory, buf_2d_in_0, array</column>
<column name="buf_2d_in_1_address0">out, 3, ap_memory, buf_2d_in_1, array</column>
<column name="buf_2d_in_1_ce0">out, 1, ap_memory, buf_2d_in_1, array</column>
<column name="buf_2d_in_1_q0">in, 16, ap_memory, buf_2d_in_1, array</column>
<column name="buf_2d_in_2_address0">out, 3, ap_memory, buf_2d_in_2, array</column>
<column name="buf_2d_in_2_ce0">out, 1, ap_memory, buf_2d_in_2, array</column>
<column name="buf_2d_in_2_q0">in, 16, ap_memory, buf_2d_in_2, array</column>
<column name="buf_2d_in_3_address0">out, 3, ap_memory, buf_2d_in_3, array</column>
<column name="buf_2d_in_3_ce0">out, 1, ap_memory, buf_2d_in_3, array</column>
<column name="buf_2d_in_3_q0">in, 16, ap_memory, buf_2d_in_3, array</column>
<column name="buf_2d_in_4_address0">out, 3, ap_memory, buf_2d_in_4, array</column>
<column name="buf_2d_in_4_ce0">out, 1, ap_memory, buf_2d_in_4, array</column>
<column name="buf_2d_in_4_q0">in, 16, ap_memory, buf_2d_in_4, array</column>
<column name="buf_2d_in_5_address0">out, 3, ap_memory, buf_2d_in_5, array</column>
<column name="buf_2d_in_5_ce0">out, 1, ap_memory, buf_2d_in_5, array</column>
<column name="buf_2d_in_5_q0">in, 16, ap_memory, buf_2d_in_5, array</column>
<column name="buf_2d_in_6_address0">out, 3, ap_memory, buf_2d_in_6, array</column>
<column name="buf_2d_in_6_ce0">out, 1, ap_memory, buf_2d_in_6, array</column>
<column name="buf_2d_in_6_q0">in, 16, ap_memory, buf_2d_in_6, array</column>
<column name="buf_2d_in_7_address0">out, 3, ap_memory, buf_2d_in_7, array</column>
<column name="buf_2d_in_7_ce0">out, 1, ap_memory, buf_2d_in_7, array</column>
<column name="buf_2d_in_7_q0">in, 16, ap_memory, buf_2d_in_7, array</column>
<column name="row_outbuf_i_address0">out, 6, ap_memory, row_outbuf_i, array</column>
<column name="row_outbuf_i_ce0">out, 1, ap_memory, row_outbuf_i, array</column>
<column name="row_outbuf_i_we0">out, 1, ap_memory, row_outbuf_i, array</column>
<column name="row_outbuf_i_d0">out, 16, ap_memory, row_outbuf_i, array</column>
</table>
</item>
</section>
</profile>
