<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3278" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3278{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3278{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3278{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3278{left:69px;bottom:1084px;}
#t5_3278{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3278{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t7_3278{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t8_3278{left:69px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_3278{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#ta_3278{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tb_3278{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#tc_3278{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#td_3278{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#te_3278{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_3278{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_3278{left:440px;bottom:872px;letter-spacing:-0.13px;}
#th_3278{left:122px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#ti_3278{left:122px;bottom:834px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tj_3278{left:122px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_3278{left:122px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3278{left:69px;bottom:776px;letter-spacing:-0.16px;word-spacing:-1.34px;}
#tm_3278{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tn_3278{left:384px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#to_3278{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3278{left:69px;bottom:684px;letter-spacing:0.12px;}
#tq_3278{left:151px;bottom:684px;letter-spacing:0.16px;word-spacing:0.01px;}
#tr_3278{left:69px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3278{left:69px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tt_3278{left:69px;bottom:617px;}
#tu_3278{left:95px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_3278{left:69px;bottom:594px;}
#tw_3278{left:95px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tx_3278{left:69px;bottom:571px;}
#ty_3278{left:95px;bottom:574px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_3278{left:69px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3278{left:69px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_3278{left:69px;bottom:507px;}
#t12_3278{left:95px;bottom:510px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t13_3278{left:69px;bottom:484px;}
#t14_3278{left:95px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3278{left:69px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3278{left:69px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_3278{left:69px;bottom:420px;}
#t18_3278{left:95px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3278{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_3278{left:370px;bottom:405px;}
#t1b_3278{left:385px;bottom:399px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1c_3278{left:69px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t1d_3278{left:69px;bottom:365px;letter-spacing:-0.13px;}
#t1e_3278{left:69px;bottom:339px;}
#t1f_3278{left:95px;bottom:342px;letter-spacing:-0.22px;word-spacing:-0.43px;}
#t1g_3278{left:69px;bottom:316px;}
#t1h_3278{left:95px;bottom:319px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#t1i_3278{left:69px;bottom:293px;}
#t1j_3278{left:95px;bottom:296px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1k_3278{left:95px;bottom:279px;letter-spacing:-0.13px;}
#t1l_3278{left:69px;bottom:255px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1m_3278{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_3278{left:69px;bottom:214px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#t1o_3278{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t1p_3278{left:69px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_3278{left:69px;bottom:163px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1r_3278{left:69px;bottom:147px;letter-spacing:-0.18px;}

.s1_3278{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3278{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3278{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3278{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3278{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3278{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3278{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3278" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3278Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3278" style="-webkit-user-select: none;"><object width="935" height="1210" data="3278/3278.svg" type="image/svg+xml" id="pdf3278" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3278" class="t s1_3278">9-2 </span><span id="t2_3278" class="t s1_3278">Vol. 3A </span>
<span id="t3_3278" class="t s2_3278">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3278" class="t s3_3278">• </span><span id="t5_3278" class="t s4_3278">Cache coherency protocols that ensure that atomic operations can be carried out on cached data structures </span>
<span id="t6_3278" class="t s4_3278">(cache lock); this mechanism is present in the Pentium 4, Intel Xeon, and P6 family processors. </span>
<span id="t7_3278" class="t s4_3278">These mechanisms are interdependent in the following ways. Certain basic memory transactions (such as reading </span>
<span id="t8_3278" class="t s4_3278">or writing a byte in system memory) are always guaranteed to be handled atomically. That is, once started, the </span>
<span id="t9_3278" class="t s4_3278">processor guarantees that the operation will be completed before another processor or bus agent is allowed access </span>
<span id="ta_3278" class="t s4_3278">to the memory location. The processor also supports bus locking for performing selected memory operations (such </span>
<span id="tb_3278" class="t s4_3278">as a read-modify-write operation in a shared area of memory) that typically need to be handled atomically, but are </span>
<span id="tc_3278" class="t s4_3278">not automatically handled this way. Because frequently used memory locations are often cached in a processor’s L1 </span>
<span id="td_3278" class="t s4_3278">or L2 caches, atomic operations can often be carried out inside a processor’s caches without asserting the bus lock. </span>
<span id="te_3278" class="t s4_3278">Here the processor’s cache coherency protocols ensure that other processors that are caching the same memory </span>
<span id="tf_3278" class="t s4_3278">locations are managed properly while atomic operations are performed on cached memory locations. </span>
<span id="tg_3278" class="t s5_3278">NOTE </span>
<span id="th_3278" class="t s4_3278">Where there are contested lock accesses, software may need to implement algorithms that ensure </span>
<span id="ti_3278" class="t s4_3278">fair access to resources in order to prevent lock starvation. The hardware provides no resource that </span>
<span id="tj_3278" class="t s4_3278">guarantees fairness to participating agents. It is the responsibility of software to manage the </span>
<span id="tk_3278" class="t s4_3278">fairness of semaphores and exclusive locking functions. </span>
<span id="tl_3278" class="t s4_3278">The mechanisms for handling locked atomic operations have evolved with the complexity of IA-32 processors. More </span>
<span id="tm_3278" class="t s4_3278">recent IA-32 processors (such as the Pentium </span><span id="tn_3278" class="t s4_3278">4, Intel Xeon, and P6 family processors) and Intel 64 provide a more </span>
<span id="to_3278" class="t s4_3278">refined locking mechanism than earlier processors. These mechanisms are described in the following sections. </span>
<span id="tp_3278" class="t s6_3278">9.1.1 </span><span id="tq_3278" class="t s6_3278">Guaranteed Atomic Operations </span>
<span id="tr_3278" class="t s4_3278">The Intel486 processor (and newer processors since) guarantees that the following basic memory operations will </span>
<span id="ts_3278" class="t s4_3278">always be carried out atomically: </span>
<span id="tt_3278" class="t s3_3278">• </span><span id="tu_3278" class="t s4_3278">Reading or writing a byte. </span>
<span id="tv_3278" class="t s3_3278">• </span><span id="tw_3278" class="t s4_3278">Reading or writing a word aligned on a 16-bit boundary. </span>
<span id="tx_3278" class="t s3_3278">• </span><span id="ty_3278" class="t s4_3278">Reading or writing a doubleword aligned on a 32-bit boundary. </span>
<span id="tz_3278" class="t s4_3278">The Pentium processor (and newer processors since) guarantees that the following additional memory operations </span>
<span id="t10_3278" class="t s4_3278">will always be carried out atomically: </span>
<span id="t11_3278" class="t s3_3278">• </span><span id="t12_3278" class="t s4_3278">Reading or writing a quadword aligned on a 64-bit boundary. </span>
<span id="t13_3278" class="t s3_3278">• </span><span id="t14_3278" class="t s4_3278">16-bit accesses to uncached memory locations that fit within a 32-bit data bus. </span>
<span id="t15_3278" class="t s4_3278">The P6 family processors (and newer processors since) guarantee that the following additional memory operation </span>
<span id="t16_3278" class="t s4_3278">will always be carried out atomically: </span>
<span id="t17_3278" class="t s3_3278">• </span><span id="t18_3278" class="t s4_3278">Unaligned 16-, 32-, and 64-bit accesses to cached memory that fit within a cache line. </span>
<span id="t19_3278" class="t s4_3278">Processors that enumerate support for Intel </span>
<span id="t1a_3278" class="t s7_3278">® </span>
<span id="t1b_3278" class="t s4_3278">AVX (by setting the feature flag CPUID.01H:ECX.AVX[bit 28]) guar- </span>
<span id="t1c_3278" class="t s4_3278">antee that the 16-byte memory operations performed by the following instructions will always be carried out atom- </span>
<span id="t1d_3278" class="t s4_3278">ically: </span>
<span id="t1e_3278" class="t s3_3278">• </span><span id="t1f_3278" class="t s4_3278">MOVAPD, MOVAPS, and MOVDQA. </span>
<span id="t1g_3278" class="t s3_3278">• </span><span id="t1h_3278" class="t s4_3278">VMOVAPD, VMOVAPS, and VMOVDQA when encoded with VEX.128. </span>
<span id="t1i_3278" class="t s3_3278">• </span><span id="t1j_3278" class="t s4_3278">VMOVAPD, VMOVAPS, VMOVDQA32, and VMOVDQA64 when encoded with EVEX.128 and k0 (masking </span>
<span id="t1k_3278" class="t s4_3278">disabled). </span>
<span id="t1l_3278" class="t s4_3278">(Note that these instructions require the linear addresses of their memory operands to be 16-byte aligned.) </span>
<span id="t1m_3278" class="t s4_3278">Accesses to cacheable memory that are split across cache lines and page boundaries are not guaranteed to be </span>
<span id="t1n_3278" class="t s4_3278">atomic by the Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium M, Pentium 4, Intel Xeon, P6 family, Pentium, </span>
<span id="t1o_3278" class="t s4_3278">and Intel486 processors. The Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium M, Pentium 4, Intel Xeon, and </span>
<span id="t1p_3278" class="t s4_3278">P6 family processors provide bus control signals that permit external memory subsystems to make split accesses </span>
<span id="t1q_3278" class="t s4_3278">atomic; however, nonaligned data accesses will seriously impact the performance of the processor and should be </span>
<span id="t1r_3278" class="t s4_3278">avoided. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
