#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Aug 21 23:32:30 2022
# Process ID: 14388
# Current directory: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21556 D:\xilinx_FPGA_prj\FPGA\Ethernet\prj\Ethernet\Ethernet.xpr
# Log file: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/vivado.log
# Journal file: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet\vivado.jou
# Running On: Zou, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 34212 MB
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
set_property compxlib.modelsim_compiled_library_dir D:/xilinx_FPGA_prj/modelsim_lib [current_project]
launch_simulation -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
Command: launch_simulation  -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
INFO: [Vivado 12-12493] Simulation top is 'tb_arp_rx'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_FPGA_prj/modelsim_lib/modelsim.ini' copied to run dir:'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arp_rx' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
Reading E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_arp_rx_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx_FPGA_prj\modelsim_lib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:33:14 on Aug 21,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/ARP/arp_rx.v ../../../../../../sim/tb_arp_rx.v 
# -- Skipping module arp_rx
# -- Skipping module tb_arp_rx
# 
# Top level modules:
# 	tb_arp_rx
# End time: 23:33:14 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:33:14 on Aug 21,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:33:14 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
Program launched (PID=23492)
launch_simulation -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
Command: launch_simulation  -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
INFO: [Vivado 12-12493] Simulation top is 'tb_arp_rx'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_FPGA_prj/modelsim_lib/modelsim.ini' copied to run dir:'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arp_rx' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
Reading E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_arp_rx_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx_FPGA_prj\modelsim_lib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:35:24 on Aug 21,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/ARP/arp_rx.v ../../../../../../sim/tb_arp_rx.v 
# -- Skipping module arp_rx
# -- Compiling module tb_arp_rx
# 
# Top level modules:
# 	tb_arp_rx
# End time: 23:35:24 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:35:24 on Aug 21,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:35:24 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.sim/sim_1/behav/modelsim'
Program launched (PID=21804)
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 21 23:43:41 2022...
