// Seed: 1010561802
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    output tri id_13,
    input tri0 id_14,
    output wire id_15
);
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7
    , id_27,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14
    , id_28,
    input uwire id_15,
    output uwire id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    output tri id_20,
    input wand id_21,
    output supply1 id_22,
    output wand id_23,
    output wire id_24,
    input wand id_25
);
  assign id_2 = 1;
  module_0(
      id_8,
      id_22,
      id_16,
      id_1,
      id_6,
      id_21,
      id_3,
      id_1,
      id_5,
      id_25,
      id_17,
      id_13,
      id_3,
      id_9,
      id_14,
      id_24
  );
endmodule
