\doxysection{tb\+\_\+comm\+\_\+interface.\+sim Architecture Reference}
\hypertarget{classtb__comm__interface_1_1sim}{}\label{classtb__comm__interface_1_1sim}\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classtb__comm__interface_1_1sim}{tb\+\_\+comm\+\_\+interface\+::sim}}\newline
\doxysubsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_ab27d38b27896e23cd55a7584cb21f478}{stimulus\+\_\+process}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a372ebf0043d81a5e31ffe45892759896}{comm\+\_\+interface}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_abdbc332501503abbbfc766237519618c}{bit\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8681} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_af236d2033af14ac59ccc6358dea0ea63}{comm\+\_\+data\+\_\+test}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__comm__interface_1_1sim_aa255f9caad08ba1ef6133f1993610632}{comm\+\_\+data\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1010101010101010 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 0101010101010101 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1110001011100010 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111001011100011 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111000011110000 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111000011110011 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111111111111111 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111111111111000 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 0000000000000000 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 0000000000000111 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_aa255f9caad08ba1ef6133f1993610632}{comm\+\_\+data\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__comm__interface_1_1sim_a6895a7e1961a590f3c989827ea8a0026}{comm\+\_\+data\+\_\+type}}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_af43a518f9fb02b1ed52365a57a35b070}{lidar\+\_\+dist}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a26cbd245413a83d89e66def14e792778}{hcsr04\+\_\+dist}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a6eb36d17c39ac262689f5d290fbf6953}{send\+\_\+data}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_aa760a23a2176f9170b7fe88a870a22f4}{rx}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a81cae99e3e2b121a0a77a00d512bf3c6}{tx}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a6895a7e1961a590f3c989827ea8a0026}{comm\+\_\+data\+\_\+type}}{\bfseries }
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a70784a65c95acd3d7563c8a4aea7497f}{id}}{\bfseries {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a8309ab08b348a3f534936516dcce9f8a}{lidar\+\_\+data}}{\bfseries {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_a700c78bd17c90e150df0302e6b40bc13}{hcsr04\+\_\+data}}{\bfseries {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__comm__interface_1_1sim_ae3699ef9ff28f2a4a36b712989a2f341}{uut\+\_\+comm\+\_\+interface}}  {\bfseries comm\+\_\+interface}   
\end{DoxyCompactItemize}


\doxysubsection{Member Function/\+Procedure/\+Process Documentation}
\Hypertarget{classtb__comm__interface_1_1sim_ab27d38b27896e23cd55a7584cb21f478}\label{classtb__comm__interface_1_1sim_ab27d38b27896e23cd55a7584cb21f478} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!stimulus\_process@{stimulus\_process}}
\index{stimulus\_process@{stimulus\_process}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{stimulus\_process()}{stimulus\_process()}}
{\footnotesize\ttfamily stimulus\+\_\+process}



\doxysubsection{Member Data Documentation}
\Hypertarget{classtb__comm__interface_1_1sim_abdbc332501503abbbfc766237519618c}\label{classtb__comm__interface_1_1sim_abdbc332501503abbbfc766237519618c} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!bitPeriod@{bitPeriod}}
\index{bitPeriod@{bitPeriod}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{bitPeriod}{bitPeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_abdbc332501503abbbfc766237519618c}{bit\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8681} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__comm__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}\label{classtb__comm__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!clock@{clock}}
\index{clock@{clock}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}\label{classtb__comm__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!clockPeriod@{clockPeriod}}
\index{clockPeriod@{clockPeriod}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{clockPeriod}{clockPeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__comm__interface_1_1sim_aa255f9caad08ba1ef6133f1993610632}\label{classtb__comm__interface_1_1sim_aa255f9caad08ba1ef6133f1993610632} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!comm\_data\_array@{comm\_data\_array}}
\index{comm\_data\_array@{comm\_data\_array}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{comm\_data\_array}{comm\_data\_array}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_aa255f9caad08ba1ef6133f1993610632}{comm\+\_\+data\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__comm__interface_1_1sim_a6895a7e1961a590f3c989827ea8a0026}{comm\+\_\+data\+\_\+type}}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}

\Hypertarget{classtb__comm__interface_1_1sim_af236d2033af14ac59ccc6358dea0ea63}\label{classtb__comm__interface_1_1sim_af236d2033af14ac59ccc6358dea0ea63} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!comm\_data\_test@{comm\_data\_test}}
\index{comm\_data\_test@{comm\_data\_test}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{comm\_data\_test}{comm\_data\_test}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_af236d2033af14ac59ccc6358dea0ea63}{comm\+\_\+data\+\_\+test}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__comm__interface_1_1sim_aa255f9caad08ba1ef6133f1993610632}{comm\+\_\+data\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1010101010101010 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 0101010101010101 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1110001011100010 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111001011100011 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111000011110000 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111000011110011 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111111111111111 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 1111111111111000 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 0000000000000000 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} 0000000000000111 "{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__comm__interface_1_1sim_a6895a7e1961a590f3c989827ea8a0026}\label{classtb__comm__interface_1_1sim_a6895a7e1961a590f3c989827ea8a0026} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!comm\_data\_type@{comm\_data\_type}}
\index{comm\_data\_type@{comm\_data\_type}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{comm\_data\_type}{comm\_data\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a6895a7e1961a590f3c989827ea8a0026}{comm\+\_\+data\+\_\+type}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__comm__interface_1_1sim_a372ebf0043d81a5e31ffe45892759896}\label{classtb__comm__interface_1_1sim_a372ebf0043d81a5e31ffe45892759896} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!comm\_interface@{comm\_interface}}
\index{comm\_interface@{comm\_interface}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{comm\_interface}{comm\_interface}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a372ebf0043d81a5e31ffe45892759896}{comm\+\_\+interface}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\Hypertarget{classtb__comm__interface_1_1sim_a700c78bd17c90e150df0302e6b40bc13}\label{classtb__comm__interface_1_1sim_a700c78bd17c90e150df0302e6b40bc13} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!hcsr04\_data@{hcsr04\_data}}
\index{hcsr04\_data@{hcsr04\_data}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{hcsr04\_data}{hcsr04\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a700c78bd17c90e150df0302e6b40bc13}{hcsr04\+\_\+data}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__comm__interface_1_1sim_a26cbd245413a83d89e66def14e792778}\label{classtb__comm__interface_1_1sim_a26cbd245413a83d89e66def14e792778} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!hcsr04\_dist@{hcsr04\_dist}}
\index{hcsr04\_dist@{hcsr04\_dist}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{hcsr04\_dist}{hcsr04\_dist}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a26cbd245413a83d89e66def14e792778}{hcsr04\+\_\+dist}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_a70784a65c95acd3d7563c8a4aea7497f}\label{classtb__comm__interface_1_1sim_a70784a65c95acd3d7563c8a4aea7497f} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!id@{id}}
\index{id@{id}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{id}{id}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a70784a65c95acd3d7563c8a4aea7497f}{id}} {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__comm__interface_1_1sim_a8309ab08b348a3f534936516dcce9f8a}\label{classtb__comm__interface_1_1sim_a8309ab08b348a3f534936516dcce9f8a} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!lidar\_data@{lidar\_data}}
\index{lidar\_data@{lidar\_data}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{lidar\_data}{lidar\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a8309ab08b348a3f534936516dcce9f8a}{lidar\+\_\+data}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__comm__interface_1_1sim_af43a518f9fb02b1ed52365a57a35b070}\label{classtb__comm__interface_1_1sim_af43a518f9fb02b1ed52365a57a35b070} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!lidar\_dist@{lidar\_dist}}
\index{lidar\_dist@{lidar\_dist}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{lidar\_dist}{lidar\_dist}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_af43a518f9fb02b1ed52365a57a35b070}{lidar\+\_\+dist}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}\label{classtb__comm__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!reset@{reset}}
\index{reset@{reset}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_aa760a23a2176f9170b7fe88a870a22f4}\label{classtb__comm__interface_1_1sim_aa760a23a2176f9170b7fe88a870a22f4} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!rx@{rx}}
\index{rx@{rx}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{rx}{rx}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_aa760a23a2176f9170b7fe88a870a22f4}{rx}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_a6eb36d17c39ac262689f5d290fbf6953}\label{classtb__comm__interface_1_1sim_a6eb36d17c39ac262689f5d290fbf6953} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!send\_data@{send\_data}}
\index{send\_data@{send\_data}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{send\_data}{send\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a6eb36d17c39ac262689f5d290fbf6953}{send\+\_\+data}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_a81cae99e3e2b121a0a77a00d512bf3c6}\label{classtb__comm__interface_1_1sim_a81cae99e3e2b121a0a77a00d512bf3c6} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!tx@{tx}}
\index{tx@{tx}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{tx}{tx}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_a81cae99e3e2b121a0a77a00d512bf3c6}{tx}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__comm__interface_1_1sim_ae3699ef9ff28f2a4a36b712989a2f341}\label{classtb__comm__interface_1_1sim_ae3699ef9ff28f2a4a36b712989a2f341} 
\index{tb\_comm\_interface.sim@{tb\_comm\_interface.sim}!uut\_comm\_interface@{uut\_comm\_interface}}
\index{uut\_comm\_interface@{uut\_comm\_interface}!tb\_comm\_interface.sim@{tb\_comm\_interface.sim}}
\doxysubsubsection{\texorpdfstring{uut\_comm\_interface}{uut\_comm\_interface}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__comm__interface_1_1sim_ae3699ef9ff28f2a4a36b712989a2f341}{uut\+\_\+comm\+\_\+interface}} {\bfseries \textcolor{vhdlchar}{comm\_interface}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
week2/simulation/\mbox{\hyperlink{tb__comm__interface_8vhdl}{tb\+\_\+comm\+\_\+interface.\+vhdl}}\end{DoxyCompactItemize}
