{
	"route__net": 3307,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1093,
	"route__wirelength__iter:1": 153496,
	"route__drc_errors__iter:2": 471,
	"route__wirelength__iter:2": 153032,
	"route__drc_errors__iter:3": 315,
	"route__wirelength__iter:3": 152851,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 152832,
	"route__drc_errors": 0,
	"route__wirelength": 152832,
	"route__vias": 23323,
	"route__vias__singlecut": 23323,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 1e+06,
	"design__core__area": 965290,
	"design__instance__count": 17071,
	"design__instance__area": 42833.6,
	"design__instance__count__stdcell": 17071,
	"design__instance__area__stdcell": 42833.6,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.0443738,
	"design__instance__utilization__stdcell": 0.0443738,
	"design__instance__count__class:fill_cell": 718,
	"design__instance__count__class:tap_cell": 13718,
	"design__instance__count__class:antenna_cell": 79,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 276,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2910,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}