Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Apr  3 16:09:26 2019
| Host         : INDIUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: G1/FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: G1/FSM_sequential_cs_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: G1/FSM_sequential_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.433        0.000                      0                   23        0.183        0.000                      0                   23        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.027        0.000                      0                   15        0.183        0.000                      0                   15        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.433        0.000                      0                    8        0.690        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.580ns (33.936%)  route 1.129ns (66.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.727     6.510    G1/out[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.634 r  G1//i_/O
                         net (fo=4, routed)           0.402     7.036    G2/G2/FSM_sequential_cs_reg[2][0]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_CE)      -0.205    15.062    G2/G2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.580ns (33.936%)  route 1.129ns (66.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.727     6.510    G1/out[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.634 r  G1//i_/O
                         net (fo=4, routed)           0.402     7.036    G2/G2/FSM_sequential_cs_reg[2][0]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_CE)      -0.205    15.062    G2/G2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.580ns (33.936%)  route 1.129ns (66.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.727     6.510    G1/out[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.634 r  G1//i_/O
                         net (fo=4, routed)           0.402     7.036    G2/G2/FSM_sequential_cs_reg[2][0]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_CE)      -0.205    15.062    G2/G2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.580ns (33.936%)  route 1.129ns (66.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.727     6.510    G1/out[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.634 r  G1//i_/O
                         net (fo=4, routed)           0.402     7.036    G2/G2/FSM_sequential_cs_reg[2][0]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_CE)      -0.205    15.062    G2/G2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.580ns (38.062%)  route 0.944ns (61.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.944     6.727    G1/out[1]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124     6.851 r  G1//FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     6.851    G1//FSM_sequential_cs[0]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.031    15.322    G1/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 G2/G1/D_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.456ns (36.457%)  route 0.795ns (63.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G2/G1/D_reg[2]/Q
                         net (fo=2, routed)           0.795     6.577    G2/G2/D[2]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)       -0.061    15.206    G2/G2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 G2/G1/D_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.375%)  route 0.798ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G2/G1/D_reg[2]/Q
                         net (fo=2, routed)           0.798     6.580    G2/G1/Q[2]
    SLICE_X0Y92          FDPE                                         r  G2/G1/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G2/G1/CLK
    SLICE_X0Y92          FDPE                                         r  G2/G1/D_reg[1]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y92          FDPE (Setup_fdpe_C_D)       -0.081    15.210    G2/G1/D_reg[1]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/FSM_sequential_cs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.580ns (45.068%)  route 0.707ns (54.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.707     6.490    G1/out[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124     6.614 r  G1//FSM_sequential_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     6.614    G1//FSM_sequential_cs[2]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.031    15.322    G1/FSM_sequential_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.580ns (45.162%)  route 0.704ns (54.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.704     6.487    G1/out[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I2_O)        0.124     6.611 r  G1//FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     6.611    G1//FSM_sequential_cs[1]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.029    15.320    G1/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 G2/G1/D_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.419ns (43.412%)  route 0.546ns (56.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  G2/G1/D_reg[0]/Q
                         net (fo=3, routed)           0.546     6.292    G2/G1/Q[0]
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)       -0.236    15.055    G2/G1/D_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  8.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDPE                                         r  G2/G1/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  G2/G1/D_reg[1]/Q
                         net (fo=2, routed)           0.125     1.788    G2/G2/D[1]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.066     1.605    G2/G2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  G2/G1/D_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    G2/G1/Q[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.099     1.827 r  G2/G1/D[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    G2/G1/p_3_out[2]
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.091     1.613    G2/G1/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.372%)  route 0.163ns (53.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G2/G1/D_reg[3]/Q
                         net (fo=2, routed)           0.163     1.826    G2/G2/D[3]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.072     1.611    G2/G2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.275%)  route 0.143ns (52.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  G2/G1/D_reg[0]/Q
                         net (fo=3, routed)           0.143     1.793    G2/G2/D[0]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.016     1.555    G2/G2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.808%)  route 0.196ns (58.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDPE                                         r  G2/G1/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  G2/G1/D_reg[1]/Q
                         net (fo=2, routed)           0.196     1.860    G2/G1/Q[1]
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.075     1.597    G2/G1/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.431%)  route 0.169ns (47.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.169     1.832    G1/out[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I2_O)        0.045     1.877 r  G1//FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    G1//FSM_sequential_cs[0]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    G1/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/FSM_sequential_cs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.051%)  route 0.209ns (52.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.209     1.873    G1/out[1]
    SLICE_X0Y91          LUT5 (Prop_lut5_I2_O)        0.045     1.918 r  G1//FSM_sequential_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    G1//FSM_sequential_cs[2]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    G1/FSM_sequential_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.365%)  route 0.197ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  G2/G1/D_reg[0]/Q
                         net (fo=3, routed)           0.197     1.847    G2/G1/Q[0]
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.016     1.538    G2/G1/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.787%)  route 0.220ns (54.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[1]/Q
                         net (fo=15, routed)          0.220     1.884    G1/out[1]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  G1//FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.929    G1//FSM_sequential_cs[1]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.091     1.613    G1/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 G2/G1/D_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.920%)  route 0.383ns (73.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G2/G1/D_reg[2]/Q
                         net (fo=2, routed)           0.383     2.046    G2/G2/D[2]
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.070     1.609    G2/G2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.437    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     G1/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     G1/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     G1/FSM_sequential_cs_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     G2/G1/D_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     G2/G1/D_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     G2/G1/D_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     G2/G1/D_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     G2/G2/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     G2/G2/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     G1/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     G1/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     G1/FSM_sequential_cs_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     G1/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     G1/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     G1/FSM_sequential_cs_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     G2/G1/D_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     G2/G2/Q_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.580ns (27.584%)  route 1.523ns (72.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.638     7.429    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    G2/G2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.580ns (27.584%)  route 1.523ns (72.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.638     7.429    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    G2/G2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.580ns (27.584%)  route 1.523ns (72.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.638     7.429    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    G2/G2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.580ns (27.584%)  route 1.523ns (72.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.638     7.429    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    G2/G2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.580ns (31.699%)  route 1.250ns (68.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.365     7.156    G2/G1/AS[0]
    SLICE_X0Y92          FDCE                                         f  G2/G1/D_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    G2/G1/D_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.580ns (31.699%)  route 1.250ns (68.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.365     7.156    G2/G1/AS[0]
    SLICE_X0Y92          FDCE                                         f  G2/G1/D_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    G2/G1/D_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.580ns (31.699%)  route 1.250ns (68.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.365     7.156    G2/G1/AS[0]
    SLICE_X0Y92          FDCE                                         f  G2/G1/D_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    G2/G1/D_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 G1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.580ns (31.699%)  route 1.250ns (68.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.724     5.327    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  G1/FSM_sequential_cs_reg[2]/Q
                         net (fo=15, routed)          0.885     6.668    G1/out[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.792 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.365     7.156    G2/G1/AS[0]
    SLICE_X0Y92          FDPE                                         f  G2/G1/D_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.604    15.027    G2/G1/CLK
    SLICE_X0Y92          FDPE                                         r  G2/G1/D_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDPE (Recov_fdpe_C_PRE)     -0.359    14.907    G2/G1/D_reg[1]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.307%)  route 0.428ns (69.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.133     2.136    G2/G1/AS[0]
    SLICE_X0Y92          FDCE                                         f  G2/G1/D_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    G2/G1/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.307%)  route 0.428ns (69.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.133     2.136    G2/G1/AS[0]
    SLICE_X0Y92          FDCE                                         f  G2/G1/D_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    G2/G1/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.307%)  route 0.428ns (69.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.133     2.136    G2/G1/AS[0]
    SLICE_X0Y92          FDCE                                         f  G2/G1/D_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDCE                                         r  G2/G1/D_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    G2/G1/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G1/D_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.307%)  route 0.428ns (69.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.133     2.136    G2/G1/AS[0]
    SLICE_X0Y92          FDPE                                         f  G2/G1/D_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.876     2.041    G2/G1/CLK
    SLICE_X0Y92          FDPE                                         r  G2/G1/D_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    G2/G1/D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.546%)  route 0.515ns (73.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.220     2.223    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    G2/G2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.546%)  route 0.515ns (73.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.220     2.223    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    G2/G2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.546%)  route 0.515ns (73.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.220     2.223    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    G2/G2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 G1/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G2/G2/Q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.546%)  route 0.515ns (73.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.603     1.522    G1/CLK
    SLICE_X0Y91          FDCE                                         r  G1/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  G1/FSM_sequential_cs_reg[0]/Q
                         net (fo=15, routed)          0.295     1.958    G1/out[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  G1/D[3]_i_1/O
                         net (fo=8, routed)           0.220     2.223    G2/G2/AS[0]
    SLICE_X0Y93          FDCE                                         f  G2/G2/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    G2/G2/CLK
    SLICE_X0Y93          FDCE                                         r  G2/G2/Q_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    G2/G2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.776    





