/* Generated by Yosys 0.7 (git sha1 UNKNOWN, clang 5.0.1 -march=x86-64 -mtune=generic -O2 -fstack-protector-strong -fno-plt -fPIC -Os) */

module mux4_1_synth(VC_id, Data_Word, reset, data_out);
  input [3:0] Data_Word;
  input [1:0] VC_id;
  output data_out;
  input reset;
  assign data_out = 1'b0;
endmodule
