================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sun Nov 20 11:48:09 MST 2022
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         sscale-max-sharing
    * Solution:        zcu104 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       all

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1845
FF:               2851
DSP:              4
BRAM:             36
URAM:             0
SRL:              146


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.872       |
| Post-Route     | 7.898       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+-------------+--------------------------------------------+
| Name                                                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable    | Source                                     |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+-------------+--------------------------------------------+
| inst                                                       | 1845 | 2851 | 4   | 36   |      |     |        |         |         |             |                                            |
|   (inst)                                                   | 1    | 262  |     |      |      |     |        |         |         |             |                                            |
|   control_s_axi_U                                          | 198  | 312  |     |      |      |     |        |         |         |             |                                            |
|   data_m_axi_U                                             | 1106 | 1752 |     | 4    |      |     |        |         |         |             |                                            |
|   grp_compute_fu_208                                       | 197  | 163  | 4   |      |      |     |        |         |         |             |                                            |
|     (grp_compute_fu_208)                                   | 11   | 34   |     |      |      |     |        |         |         |             |                                            |
|     grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56            | 186  | 129  | 4   |      |      |     |        |         |         |             |                                            |
|       (grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56)        | 11   | 63   |     |      |      |     |        |         |         |             |                                            |
|       flow_control_loop_pipe_sequential_init_U             | 28   | 2    |     |      |      |     |        |         |         |             |                                            |
|       hadd_16ns_16ns_16_2_full_dsp_1_U37                   | 114  | 32   | 2   |      |      |     |        |         |         |             |                                            |
|         bind_op hadd                                       |      |      |     |      |      |     |        | fulldsp | 1       | add         | sscale-max-sharing/src/correlation.cpp:141 |
|       hmul_16ns_16ns_16_2_max_dsp_1_U38                    | 33   | 32   | 2   |      |      |     |        |         |         |             |                                            |
|         bind_op hmul                                       |      |      |     |      |      |     |        | maxdsp  | 1       | val1        | sscale-max-sharing/src/correlation.cpp:139 |
|   grp_recv_data_burst_fu_185                               | 109  | 178  |     |      |      |     |        |         |         |             |                                            |
|     (grp_recv_data_burst_fu_185)                           | 33   | 10   |     |      |      |     |        |         |         |             |                                            |
|     grp_recv_data_burst_Pipeline_VITIS_LOOP_39_1_fu_87     | 76   | 168  |     |      |      |     |        |         |         |             |                                            |
|       (grp_recv_data_burst_Pipeline_VITIS_LOOP_39_1_fu_87) | 44   | 166  |     |      |      |     |        |         |         |             |                                            |
|       flow_control_loop_pipe_sequential_init_U             | 32   | 2    |     |      |      |     |        |         |         |             |                                            |
|   grp_send_data_burst_fu_217                               | 220  | 184  |     |      |      |     |        |         |         |             |                                            |
|     (grp_send_data_burst_fu_217)                           | 6    | 9    |     |      |      |     |        |         |         |             |                                            |
|     grp_send_data_burst_Pipeline_VITIS_LOOP_83_1_fu_90     | 214  | 175  |     |      |      |     |        |         |         |             |                                            |
|       (grp_send_data_burst_Pipeline_VITIS_LOOP_83_1_fu_90) | 209  | 173  |     |      |      |     |        |         |         |             |                                            |
|       flow_control_loop_pipe_sequential_init_U             | 7    | 2    |     |      |      |     |        |         |         |             |                                            |
|   reg_file_10_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_10 | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_11_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_11 | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_12_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_12 | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_13_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_13 | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_14_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_14 | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_15_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_15 | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_1_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_1  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_2_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_2  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_3_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_3  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_4_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_4  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_5_U                                             | 8    |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_5  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_6_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_6  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_7_U                                             | 8    |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_7  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_8_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_8  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_9_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_9  | sscale-max-sharing/src/correlation.cpp:161 |
|   reg_file_U                                               | 1    |      |     | 2    |      |     |        |         |         |             |                                            |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file    | sscale-max-sharing/src/correlation.cpp:161 |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+-------------+--------------------------------------------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.80%  | OK     |
| FD                                                        | 50%       | 0.62%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.14%  | OK     |
| CARRY8                                                    | 25%       | 0.38%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 0.23%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.77%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 99     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                       | ENDPOINT PIN                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                      |                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.102 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_4_U/ram_reg_bram_0/DINBDIN[14] |           21 |         14 |          7.603 |          4.362 |        3.241 |
| Path2 | 2.281 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_5_U/ram_reg_bram_0/DINBDIN[14] |           21 |         14 |          7.424 |          4.356 |        3.068 |
| Path3 | 2.327 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_4_U/ram_reg_bram_0/DINBDIN[11] |           20 |         14 |          7.382 |          4.853 |        2.529 |
| Path4 | 2.354 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_4_U/ram_reg_bram_0/DINBDIN[13] |           21 |         14 |          7.363 |          4.278 |        3.085 |
| Path5 | 2.356 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_4_U/ram_reg_bram_0/DINBDIN[12] |           20 |         14 |          7.363 |          4.778 |        2.585 |
+-------+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                             | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]                                                      | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__2/i_                                                                        | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                                       | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                                              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                                                      | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                                                          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1                                                    | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1                                                                      | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5                                                        | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6                                      | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8                               | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0                                                              | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_15__1 | CLB.LUT.LUT3           |
    | reg_file_4_U/ram_reg_bram_0                                                                                                                                             | BLOCKRAM.BRAM.RAMB36E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                             | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]                                                      | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__2/i_                                                                        | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                                       | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                                              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                                                      | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                                                          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1                                                    | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1                                                                      | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5                                                        | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6                                      | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8                               | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0                                                              | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_14__2 | CLB.LUT.LUT3           |
    | reg_file_5_U/ram_reg_bram_0                                                                                                                                             | BLOCKRAM.BRAM.RAMB36E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                             | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]                                                      | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__2/i_                                                                        | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                                       | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                                              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                                                      | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                                                          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_2                                                          | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                   | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[11]_INST_0                                                              | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_18__0 | CLB.LUT.LUT3           |
    | reg_file_4_U/ram_reg_bram_0                                                                                                                                             | BLOCKRAM.BRAM.RAMB36E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                             | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]                                                      | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__2/i_                                                                        | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                                       | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                                              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                                                      | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                                                          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1                                                    | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1                                                                      | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5                                                        | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6                                      | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8                               | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0                                                              | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_16__0 | CLB.LUT.LUT3           |
    | reg_file_4_U/ram_reg_bram_0                                                                                                                                             | BLOCKRAM.BRAM.RAMB36E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                             | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[6]                                                      | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__2/i_                                                                        | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                                       | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                                              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                                                      | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                                                          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_2                                                          | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                                   | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                           | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[12]_INST_0                                                              | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_135_2_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_17__0 | CLB.LUT.LUT3           |
    | reg_file_4_U/ram_reg_bram_0                                                                                                                                             | BLOCKRAM.BRAM.RAMB36E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/corr_accel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/corr_accel_failfast_routed.rpt                 |
| status                   | impl/verilog/report/corr_accel_status_routed.rpt                   |
| timing                   | impl/verilog/report/corr_accel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/corr_accel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/corr_accel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/corr_accel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


