/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_bicm_sys.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 11/21/11 4:00p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Nov 21 15:38:23 2011
 *                 MD5 Checksum         e7ea6c23a967c588a901532a5078ba2a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3462/rdb/a0/bchp_t2_bicm_sys.h $
 * 
 * Hydra_Software_Devel/1   11/21/11 4:00p farshidf
 * SW3461-98: add the 3462 A0 Header files
 *
 ***************************************************************************/

#ifndef BCHP_T2_BICM_SYS_H__
#define BCHP_T2_BICM_SYS_H__

/***************************************************************************
 *T2_BICM_SYS - BICM System Clock Domain Register Set
 ***************************************************************************/
#define BCHP_T2_BICM_SYS_REVID                   0x000c0000 /* BICM Revision ID register */
#define BCHP_T2_BICM_SYS_RESET                   0x000c0004 /* BICM core reset register */
#define BCHP_T2_BICM_SYS_CLKCTL                  0x000c0008 /* BICM Clock Control register */
#define BCHP_T2_BICM_SYS_TPSIG                   0x000c000c /* BICM Testport Signature Analyzer */
#define BCHP_T2_BICM_SYS_SW_SPARE0               0x000c0010 /* BICM spare register for software use */
#define BCHP_T2_BICM_SYS_SW_SPARE1               0x000c0014 /* BICM spare register for software use */
#define BCHP_T2_BICM_SYS_SW_SPARE2               0x000c0018 /* BICM spare register for software use */
#define BCHP_T2_BICM_SYS_SW_SPARE3               0x000c001c /* BICM spare register for software use */

/***************************************************************************
 *REVID - BICM Revision ID register
 ***************************************************************************/
/* T2_BICM_SYS :: REVID :: reserved0 [31:16] */
#define BCHP_T2_BICM_SYS_REVID_reserved0_MASK                      0xffff0000
#define BCHP_T2_BICM_SYS_REVID_reserved0_SHIFT                     16

/* T2_BICM_SYS :: REVID :: MAJOR [15:08] */
#define BCHP_T2_BICM_SYS_REVID_MAJOR_MASK                          0x0000ff00
#define BCHP_T2_BICM_SYS_REVID_MAJOR_SHIFT                         8
#define BCHP_T2_BICM_SYS_REVID_MAJOR_DEFAULT                       1

/* T2_BICM_SYS :: REVID :: MINOR [07:00] */
#define BCHP_T2_BICM_SYS_REVID_MINOR_MASK                          0x000000ff
#define BCHP_T2_BICM_SYS_REVID_MINOR_SHIFT                         0
#define BCHP_T2_BICM_SYS_REVID_MINOR_DEFAULT                       0

/***************************************************************************
 *RESET - BICM core reset register
 ***************************************************************************/
/* T2_BICM_SYS :: RESET :: reserved0 [31:09] */
#define BCHP_T2_BICM_SYS_RESET_reserved0_MASK                      0xfffffe00
#define BCHP_T2_BICM_SYS_RESET_reserved0_SHIFT                     9

/* T2_BICM_SYS :: RESET :: SOFT_INIT [08:08] */
#define BCHP_T2_BICM_SYS_RESET_SOFT_INIT_MASK                      0x00000100
#define BCHP_T2_BICM_SYS_RESET_SOFT_INIT_SHIFT                     8
#define BCHP_T2_BICM_SYS_RESET_SOFT_INIT_DEFAULT                   1

/* T2_BICM_SYS :: RESET :: BCH_DP [07:07] */
#define BCHP_T2_BICM_SYS_RESET_BCH_DP_MASK                         0x00000080
#define BCHP_T2_BICM_SYS_RESET_BCH_DP_SHIFT                        7
#define BCHP_T2_BICM_SYS_RESET_BCH_DP_DEFAULT                      0

/* T2_BICM_SYS :: RESET :: PSL_DP [06:06] */
#define BCHP_T2_BICM_SYS_RESET_PSL_DP_MASK                         0x00000040
#define BCHP_T2_BICM_SYS_RESET_PSL_DP_SHIFT                        6
#define BCHP_T2_BICM_SYS_RESET_PSL_DP_DEFAULT                      0

/* T2_BICM_SYS :: RESET :: AFEC_CTRL_DP [05:05] */
#define BCHP_T2_BICM_SYS_RESET_AFEC_CTRL_DP_MASK                   0x00000020
#define BCHP_T2_BICM_SYS_RESET_AFEC_CTRL_DP_SHIFT                  5
#define BCHP_T2_BICM_SYS_RESET_AFEC_CTRL_DP_DEFAULT                0

/* T2_BICM_SYS :: RESET :: LDPC_DP [04:04] */
#define BCHP_T2_BICM_SYS_RESET_LDPC_DP_MASK                        0x00000010
#define BCHP_T2_BICM_SYS_RESET_LDPC_DP_SHIFT                       4
#define BCHP_T2_BICM_SYS_RESET_LDPC_DP_DEFAULT                     0

/* T2_BICM_SYS :: RESET :: BMET_DP [03:03] */
#define BCHP_T2_BICM_SYS_RESET_BMET_DP_MASK                        0x00000008
#define BCHP_T2_BICM_SYS_RESET_BMET_DP_SHIFT                       3
#define BCHP_T2_BICM_SYS_RESET_BMET_DP_DEFAULT                     0

/* T2_BICM_SYS :: RESET :: DMAP_DP [02:02] */
#define BCHP_T2_BICM_SYS_RESET_DMAP_DP_MASK                        0x00000004
#define BCHP_T2_BICM_SYS_RESET_DMAP_DP_SHIFT                       2
#define BCHP_T2_BICM_SYS_RESET_DMAP_DP_DEFAULT                     0

/* T2_BICM_SYS :: RESET :: CDI_DP [01:01] */
#define BCHP_T2_BICM_SYS_RESET_CDI_DP_MASK                         0x00000002
#define BCHP_T2_BICM_SYS_RESET_CDI_DP_SHIFT                        1
#define BCHP_T2_BICM_SYS_RESET_CDI_DP_DEFAULT                      0

/* T2_BICM_SYS :: RESET :: BICM_DP [00:00] */
#define BCHP_T2_BICM_SYS_RESET_BICM_DP_MASK                        0x00000001
#define BCHP_T2_BICM_SYS_RESET_BICM_DP_SHIFT                       0
#define BCHP_T2_BICM_SYS_RESET_BICM_DP_DEFAULT                     0

/***************************************************************************
 *CLKCTL - BICM Clock Control register
 ***************************************************************************/
/* T2_BICM_SYS :: CLKCTL :: reserved0 [31:02] */
#define BCHP_T2_BICM_SYS_CLKCTL_reserved0_MASK                     0xfffffffc
#define BCHP_T2_BICM_SYS_CLKCTL_reserved0_SHIFT                    2

/* T2_BICM_SYS :: CLKCTL :: EN_LDPC_GATING [01:01] */
#define BCHP_T2_BICM_SYS_CLKCTL_EN_LDPC_GATING_MASK                0x00000002
#define BCHP_T2_BICM_SYS_CLKCTL_EN_LDPC_GATING_SHIFT               1
#define BCHP_T2_BICM_SYS_CLKCTL_EN_LDPC_GATING_DEFAULT             0

/* T2_BICM_SYS :: CLKCTL :: PWRDWN [00:00] */
#define BCHP_T2_BICM_SYS_CLKCTL_PWRDWN_MASK                        0x00000001
#define BCHP_T2_BICM_SYS_CLKCTL_PWRDWN_SHIFT                       0
#define BCHP_T2_BICM_SYS_CLKCTL_PWRDWN_DEFAULT                     1

/***************************************************************************
 *TPSIG - BICM Testport Signature Analyzer
 ***************************************************************************/
/* T2_BICM_SYS :: TPSIG :: SIGVAL [31:00] */
#define BCHP_T2_BICM_SYS_TPSIG_SIGVAL_MASK                         0xffffffff
#define BCHP_T2_BICM_SYS_TPSIG_SIGVAL_SHIFT                        0
#define BCHP_T2_BICM_SYS_TPSIG_SIGVAL_DEFAULT                      2290649224

/***************************************************************************
 *SW_SPARE0 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS :: SW_SPARE0 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_SW_SPARE0_VAL_MASK                        0xffffffff
#define BCHP_T2_BICM_SYS_SW_SPARE0_VAL_SHIFT                       0
#define BCHP_T2_BICM_SYS_SW_SPARE0_VAL_DEFAULT                     0

/***************************************************************************
 *SW_SPARE1 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS :: SW_SPARE1 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_SW_SPARE1_VAL_MASK                        0xffffffff
#define BCHP_T2_BICM_SYS_SW_SPARE1_VAL_SHIFT                       0
#define BCHP_T2_BICM_SYS_SW_SPARE1_VAL_DEFAULT                     0

/***************************************************************************
 *SW_SPARE2 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS :: SW_SPARE2 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_SW_SPARE2_VAL_MASK                        0xffffffff
#define BCHP_T2_BICM_SYS_SW_SPARE2_VAL_SHIFT                       0
#define BCHP_T2_BICM_SYS_SW_SPARE2_VAL_DEFAULT                     0

/***************************************************************************
 *SW_SPARE3 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS :: SW_SPARE3 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_SW_SPARE3_VAL_MASK                        0xffffffff
#define BCHP_T2_BICM_SYS_SW_SPARE3_VAL_SHIFT                       0
#define BCHP_T2_BICM_SYS_SW_SPARE3_VAL_DEFAULT                     0

#endif /* #ifndef BCHP_T2_BICM_SYS_H__ */

/* End of File */
