{
  "name": "icestudio",
  "description": "Visual editor for Verilog designs",
  "homepage": "https://github.com/juanmard/icestudio",
  "main": "index.html",
  "license": "GPL-2.0",
  "keywords": ["FPGA", "open", "hardware"],
  "ignore": ["**/.*", "node_modules", "bower_components", "test", "tests"],
  "dependencies": {
    "angular": "~1.6.9",
    "angular-route": "~1.6.9",
    "jquery": "~3.0.0",
    "backbone": "~1.3.3",
    "lodash": "~3.10.1",
    "joint": "~1.1.0",
    "angular-bootstrap": "~1.3.3",
    "bootstrap": "~3.3.7",
    "ace-builds": "~1.4.6",
    "select2": "~4.0.5",
    "async": "~1.5.2",
    "svg-pan-zoom": "~3.4.1",
    "alertify-js": "~1.13.1",
    "jquery-resize": "v1.1",
    "angular-gettext": "https://github.com/Jesus89/angular-gettext.git#master",
    "Snap.svg": "~0.5.1"
  }
}
