
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012934  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000924  08012ac4  08012ac4  00022ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080133e8  080133e8  00030250  2**0
                  CONTENTS
  4 .ARM          00000008  080133e8  080133e8  000233e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080133f0  080133f0  00030250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080133f0  080133f0  000233f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080133f4  080133f4  000233f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  080133f8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021a4  20000250  08013648  00030250  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  200023f4  08013648  000323f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e31b  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000562d  00000000  00000000  0005e59b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002168  00000000  00000000  00063bc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f00  00000000  00000000  00065d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028963  00000000  00000000  00067c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ee3d  00000000  00000000  00090593  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d991b  00000000  00000000  000af3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188ceb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009758  00000000  00000000  00188d68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012aac 	.word	0x08012aac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	08012aac 	.word	0x08012aac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f005 fe49 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f005 fe44 	bl	8006a00 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f003 fe8f 	bl	8004aa4 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f8be 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f8b9 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f8b4 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f8af 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f8aa 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f8a5 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f8a0 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f952 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f003 fe67 	bl	8004aa4 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f876 	bl	8000ec8 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8e6 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8de 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f93a 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f003 fe4f 	bl	8004aa4 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f87e 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f879 	bl	8000f0c <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f003 fe42 	bl	8004aa4 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f946 	bl	80010b0 <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	200006a4 	.word	0x200006a4
 8000e38:	20000a66 	.word	0x20000a66

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f005 fdd8 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f00a f8db 	bl	800b012 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f00a fa09 	bl	800b27a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f005 fdc7 	bl	8006a00 <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	200009cc 	.word	0x200009cc

08000e84 <ADF_sleep>:

void ADF_sleep(void){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	// Sleep BBRAM in tmr_cfg1 register
	ADF_SPI_MEM_WR(0x317,0x08);
 8000e8a:	2108      	movs	r1, #8
 8000e8c:	f240 3017 	movw	r0, #791	; 0x317
 8000e90:	f000 f83c 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Write RC_sleep command
	uint8_t bytes[] = {0xb1};
 8000e94:	23b1      	movs	r3, #177	; 0xb1
 8000e96:	713b      	strb	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2104      	movs	r1, #4
 8000e9c:	4808      	ldr	r0, [pc, #32]	; (8000ec0 <ADF_sleep+0x3c>)
 8000e9e:	f005 fdaf 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <ADF_sleep+0x40>)
 8000eaa:	f00a fc91 	bl	800b7d0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2104      	movs	r1, #4
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <ADF_sleep+0x3c>)
 8000eb4:	f005 fda4 	bl	8006a00 <HAL_GPIO_WritePin>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	200009cc 	.word	0x200009cc

08000ec8 <ADF_SET_FREQ_kHz>:

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	0c1b      	lsrs	r3, r3, #16
 8000ede:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000ee0:	7b7b      	ldrb	r3, [r7, #13]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f240 3002 	movw	r0, #770	; 0x302
 8000ee8:	f000 f810 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000eec:	7bbb      	ldrb	r3, [r7, #14]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f240 3001 	movw	r0, #769	; 0x301
 8000ef4:	f000 f80a 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	4619      	mov	r1, r3
 8000efc:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f00:	f000 f804 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	460a      	mov	r2, r1
 8000f16:	80fb      	strh	r3, [r7, #6]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000f1c:	4a21      	ldr	r2, [pc, #132]	; (8000fa4 <ADF_SPI_MEM_WR+0x98>)
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	6812      	ldr	r2, [r2, #0]
 8000f24:	4611      	mov	r1, r2
 8000f26:	8019      	strh	r1, [r3, #0]
 8000f28:	3302      	adds	r3, #2
 8000f2a:	0c12      	lsrs	r2, r2, #16
 8000f2c:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d802      	bhi.n	8000f3a <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e008      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f40:	d302      	bcc.n	8000f48 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	73fb      	strb	r3, [r7, #15]
 8000f46:	e001      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f107 0210 	add.w	r2, r7, #16
 8000f52:	4413      	add	r3, r2
 8000f54:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f58:	b25a      	sxtb	r2, r3
 8000f5a:	88fb      	ldrh	r3, [r7, #6]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f80:	f005 fd3e 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f84:	f107 0108 	add.w	r1, r7, #8
 8000f88:	2332      	movs	r3, #50	; 0x32
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	4807      	ldr	r0, [pc, #28]	; (8000fac <ADF_SPI_MEM_WR+0xa0>)
 8000f8e:	f00a f840 	bl	800b012 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2104      	movs	r1, #4
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f98:	f005 fd32 	bl	8006a00 <HAL_GPIO_WritePin>
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	08012ac4 	.word	0x08012ac4
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	200009cc 	.word	0x200009cc

08000fb0 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000fba:	4a26      	ldr	r2, [pc, #152]	; (8001054 <ADF_SPI_MEM_RD+0xa4>)
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	4611      	mov	r1, r2
 8000fc4:	8019      	strh	r1, [r3, #0]
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	0c12      	lsrs	r2, r2, #16
 8000fca:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2bff      	cmp	r3, #255	; 0xff
 8000fd0:	d802      	bhi.n	8000fd8 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e008      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fde:	d302      	bcc.n	8000fe6 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	e001      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	f107 0210 	add.w	r2, r7, #16
 8000ff0:	4413      	add	r3, r2
 8000ff2:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000ff6:	b25a      	sxtb	r2, r3
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	b25b      	sxtb	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b25b      	sxtb	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2104      	movs	r1, #4
 800101c:	480e      	ldr	r0, [pc, #56]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 800101e:	f005 fcef 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8001022:	f107 0108 	add.w	r1, r7, #8
 8001026:	2332      	movs	r3, #50	; 0x32
 8001028:	2203      	movs	r2, #3
 800102a:	480c      	ldr	r0, [pc, #48]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800102c:	f009 fff1 	bl	800b012 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8001030:	f107 010b 	add.w	r1, r7, #11
 8001034:	2332      	movs	r3, #50	; 0x32
 8001036:	2201      	movs	r2, #1
 8001038:	4808      	ldr	r0, [pc, #32]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800103a:	f00a f91e 	bl	800b27a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800103e:	2201      	movs	r2, #1
 8001040:	2104      	movs	r1, #4
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 8001044:	f005 fcdc 	bl	8006a00 <HAL_GPIO_WritePin>

	return value;
 8001048:	7afb      	ldrb	r3, [r7, #11]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	08012ac8 	.word	0x08012ac8
 8001058:	40020000 	.word	0x40020000
 800105c:	200009cc 	.word	0x200009cc

08001060 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001064:	2108      	movs	r1, #8
 8001066:	f240 1007 	movw	r0, #263	; 0x107
 800106a:	f7ff ff4f 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 800107a:	23b2      	movs	r3, #178	; 0xb2
 800107c:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2104      	movs	r1, #4
 8001082:	4809      	ldr	r0, [pc, #36]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 8001084:	f005 fcbc 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <ADF_set_IDLE_mode+0x38>)
 8001090:	f00a fb9e 	bl	800b7d0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2104      	movs	r1, #4
 8001098:	4803      	ldr	r0, [pc, #12]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 800109a:	f005 fcb1 	bl	8006a00 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40020000 	.word	0x40020000
 80010ac:	200009cc 	.word	0x200009cc

080010b0 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 80010b6:	23b3      	movs	r3, #179	; 0xb3
 80010b8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2104      	movs	r1, #4
 80010be:	4809      	ldr	r0, [pc, #36]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010c0:	f005 fc9e 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	4807      	ldr	r0, [pc, #28]	; (80010e8 <ADF_set_PHY_RDY_mode+0x38>)
 80010cc:	f00a fb80 	bl	800b7d0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2104      	movs	r1, #4
 80010d4:	4803      	ldr	r0, [pc, #12]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010d6:	f005 fc93 	bl	8006a00 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40020000 	.word	0x40020000
 80010e8:	200009cc 	.word	0x200009cc

080010ec <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010f2:	23b5      	movs	r3, #181	; 0xb5
 80010f4:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2104      	movs	r1, #4
 80010fa:	4809      	ldr	r0, [pc, #36]	; (8001120 <ADF_set_Tx_mode+0x34>)
 80010fc:	f005 fc80 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <ADF_set_Tx_mode+0x38>)
 8001108:	f00a fb62 	bl	800b7d0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2104      	movs	r1, #4
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <ADF_set_Tx_mode+0x34>)
 8001112:	f005 fc75 	bl	8006a00 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40020000 	.word	0x40020000
 8001124:	200009cc 	.word	0x200009cc

08001128 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 800112e:	23b4      	movs	r3, #180	; 0xb4
 8001130:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_set_Rx_mode+0x40>)
 8001138:	f005 fc62 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 800113c:	1d39      	adds	r1, r7, #4
 800113e:	2332      	movs	r3, #50	; 0x32
 8001140:	2201      	movs	r2, #1
 8001142:	480a      	ldr	r0, [pc, #40]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001144:	f009 ff65 	bl	800b012 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50); //debug
 8001148:	2332      	movs	r3, #50	; 0x32
 800114a:	2201      	movs	r2, #1
 800114c:	4908      	ldr	r1, [pc, #32]	; (8001170 <ADF_set_Rx_mode+0x48>)
 800114e:	4807      	ldr	r0, [pc, #28]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001150:	f00a f893 	bl	800b27a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	2104      	movs	r1, #4
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <ADF_set_Rx_mode+0x40>)
 800115a:	f005 fc51 	bl	8006a00 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
	//asm("nop");
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020000 	.word	0x40020000
 800116c:	200009cc 	.word	0x200009cc
 8001170:	20000b08 	.word	0x20000b08

08001174 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2104      	movs	r1, #4
 800117c:	480e      	ldr	r0, [pc, #56]	; (80011b8 <ADF_SPI_READY+0x44>)
 800117e:	f005 fc3f 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8001182:	2332      	movs	r3, #50	; 0x32
 8001184:	2201      	movs	r2, #1
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <ADF_SPI_READY+0x48>)
 800118a:	f009 ff42 	bl	800b012 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800118e:	2332      	movs	r3, #50	; 0x32
 8001190:	2201      	movs	r2, #1
 8001192:	490b      	ldr	r1, [pc, #44]	; (80011c0 <ADF_SPI_READY+0x4c>)
 8001194:	4809      	ldr	r0, [pc, #36]	; (80011bc <ADF_SPI_READY+0x48>)
 8001196:	f00a f870 	bl	800b27a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	2104      	movs	r1, #4
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <ADF_SPI_READY+0x44>)
 80011a0:	f005 fc2e 	bl	8006a00 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <ADF_SPI_READY+0x4c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	da01      	bge.n	80011b2 <ADF_SPI_READY+0x3e>
		return 1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <ADF_SPI_READY+0x40>
	else
		return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40020000 	.word	0x40020000
 80011bc:	200009cc 	.word	0x200009cc
 80011c0:	20000b08 	.word	0x20000b08

080011c4 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80011c8:	2108      	movs	r1, #8
 80011ca:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011ce:	f7ff fe9d 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80011da:	2110      	movs	r1, #16
 80011dc:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011e0:	f7ff fe94 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d105      	bne.n	8001202 <advance_pointer+0x1a>
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <advance_pointer+0x70>)
 80011f8:	4a18      	ldr	r2, [pc, #96]	; (800125c <advance_pointer+0x74>)
 80011fa:	2115      	movs	r1, #21
 80011fc:	4818      	ldr	r0, [pc, #96]	; (8001260 <advance_pointer+0x78>)
 80011fe:	f010 fabb 	bl	8011778 <__assert_func>

	if(cbuf->full)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7c1b      	ldrb	r3, [r3, #16]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00b      	beq.n	8001222 <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	68d2      	ldr	r2, [r2, #12]
 8001214:	fbb3 f1f2 	udiv	r1, r3, r2
 8001218:	fb02 f201 	mul.w	r2, r2, r1
 800121c:	1a9a      	subs	r2, r3, r2
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68d2      	ldr	r2, [r2, #12]
 800122c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001230:	fb02 f201 	mul.w	r2, r2, r1
 8001234:	1a9a      	subs	r2, r3, r2
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	bf0c      	ite	eq
 8001246:	2301      	moveq	r3, #1
 8001248:	2300      	movne	r3, #0
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	741a      	strb	r2, [r3, #16]
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	08012acc 	.word	0x08012acc
 800125c:	08012c5c 	.word	0x08012c5c
 8001260:	08012ad4 	.word	0x08012ad4

08001264 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d105      	bne.n	800127e <retreat_pointer+0x1a>
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <retreat_pointer+0x40>)
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <retreat_pointer+0x44>)
 8001276:	2120      	movs	r1, #32
 8001278:	480c      	ldr	r0, [pc, #48]	; (80012ac <retreat_pointer+0x48>)
 800127a:	f010 fa7d 	bl	8011778 <__assert_func>

	cbuf->full = false;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	3301      	adds	r3, #1
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	68d2      	ldr	r2, [r2, #12]
 800128e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001292:	fb02 f201 	mul.w	r2, r2, r1
 8001296:	1a9a      	subs	r2, r3, r2
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	609a      	str	r2, [r3, #8]
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08012acc 	.word	0x08012acc
 80012a8:	08012c6c 	.word	0x08012c6c
 80012ac:	08012ad4 	.word	0x08012ad4

080012b0 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <circular_buf_init+0x16>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d105      	bne.n	80012d2 <circular_buf_init+0x22>
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <circular_buf_init+0x74>)
 80012c8:	4a17      	ldr	r2, [pc, #92]	; (8001328 <circular_buf_init+0x78>)
 80012ca:	2128      	movs	r1, #40	; 0x28
 80012cc:	4817      	ldr	r0, [pc, #92]	; (800132c <circular_buf_init+0x7c>)
 80012ce:	f010 fa53 	bl	8011778 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 80012d2:	2014      	movs	r0, #20
 80012d4:	f010 faaa 	bl	801182c <malloc>
 80012d8:	4603      	mov	r3, r0
 80012da:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <circular_buf_init+0x3e>
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <circular_buf_init+0x80>)
 80012e4:	4a10      	ldr	r2, [pc, #64]	; (8001328 <circular_buf_init+0x78>)
 80012e6:	212b      	movs	r1, #43	; 0x2b
 80012e8:	4810      	ldr	r0, [pc, #64]	; (800132c <circular_buf_init+0x7c>)
 80012ea:	f010 fa45 	bl	8011778 <__assert_func>

	cbuf->buffer = buffer;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f81c 	bl	8001338 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 f8d3 	bl	80014ac <circular_buf_empty>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d105      	bne.n	8001318 <circular_buf_init+0x68>
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <circular_buf_init+0x84>)
 800130e:	4a06      	ldr	r2, [pc, #24]	; (8001328 <circular_buf_init+0x78>)
 8001310:	2131      	movs	r1, #49	; 0x31
 8001312:	4806      	ldr	r0, [pc, #24]	; (800132c <circular_buf_init+0x7c>)
 8001314:	f010 fa30 	bl	8011778 <__assert_func>

	return cbuf;
 8001318:	68fb      	ldr	r3, [r7, #12]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	08012ae8 	.word	0x08012ae8
 8001328:	08012c7c 	.word	0x08012c7c
 800132c:	08012ad4 	.word	0x08012ad4
 8001330:	08012acc 	.word	0x08012acc
 8001334:	08012af8 	.word	0x08012af8

08001338 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d105      	bne.n	8001352 <circular_buf_reset+0x1a>
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <circular_buf_reset+0x34>)
 8001348:	4a09      	ldr	r2, [pc, #36]	; (8001370 <circular_buf_reset+0x38>)
 800134a:	213c      	movs	r1, #60	; 0x3c
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <circular_buf_reset+0x3c>)
 800134e:	f010 fa13 	bl	8011778 <__assert_func>

    cbuf->head = 0;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	741a      	strb	r2, [r3, #16]
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	08012acc 	.word	0x08012acc
 8001370:	08012c90 	.word	0x08012c90
 8001374:	08012ad4 	.word	0x08012ad4

08001378 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d105      	bne.n	8001392 <circular_buf_size+0x1a>
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <circular_buf_size+0x64>)
 8001388:	4a15      	ldr	r2, [pc, #84]	; (80013e0 <circular_buf_size+0x68>)
 800138a:	2144      	movs	r1, #68	; 0x44
 800138c:	4815      	ldr	r0, [pc, #84]	; (80013e4 <circular_buf_size+0x6c>)
 800138e:	f010 f9f3 	bl	8011778 <__assert_func>

	size_t size = cbuf->max;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	7c1b      	ldrb	r3, [r3, #16]
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d306      	bcc.n	80013c0 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	e008      	b.n	80013d2 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	441a      	add	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	08012acc 	.word	0x08012acc
 80013e0:	08012ca4 	.word	0x08012ca4
 80013e4:	08012ad4 	.word	0x08012ad4

080013e8 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <circular_buf_put_overwrite+0x1a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <circular_buf_put_overwrite+0x26>
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <circular_buf_put_overwrite+0x44>)
 8001404:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <circular_buf_put_overwrite+0x48>)
 8001406:	215a      	movs	r1, #90	; 0x5a
 8001408:	480a      	ldr	r0, [pc, #40]	; (8001434 <circular_buf_put_overwrite+0x4c>)
 800140a:	f010 f9b5 	bl	8011778 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fee2 	bl	80011e8 <advance_pointer>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08012b14 	.word	0x08012b14
 8001430:	08012cb8 	.word	0x08012cb8
 8001434:	08012ad4 	.word	0x08012ad4

08001438 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <circular_buf_get+0x1e>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <circular_buf_get+0x1e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d105      	bne.n	8001462 <circular_buf_get+0x2a>
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <circular_buf_get+0x68>)
 8001458:	4a12      	ldr	r2, [pc, #72]	; (80014a4 <circular_buf_get+0x6c>)
 800145a:	2170      	movs	r1, #112	; 0x70
 800145c:	4812      	ldr	r0, [pc, #72]	; (80014a8 <circular_buf_get+0x70>)
 800145e:	f010 f98b 	bl	8011778 <__assert_func>

    int r = -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
 8001466:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f81f 	bl	80014ac <circular_buf_empty>
 800146e:	4603      	mov	r3, r0
 8001470:	f083 0301 	eor.w	r3, r3, #1
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00d      	beq.n	8001496 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	881a      	ldrh	r2, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fee9 	bl	8001264 <retreat_pointer>

        r = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	08012b2c 	.word	0x08012b2c
 80014a4:	08012cd4 	.word	0x08012cd4
 80014a8:	08012ad4 	.word	0x08012ad4

080014ac <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <circular_buf_empty+0x1a>
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <circular_buf_empty+0x48>)
 80014bc:	4a0e      	ldr	r2, [pc, #56]	; (80014f8 <circular_buf_empty+0x4c>)
 80014be:	217f      	movs	r1, #127	; 0x7f
 80014c0:	480e      	ldr	r0, [pc, #56]	; (80014fc <circular_buf_empty+0x50>)
 80014c2:	f010 f959 	bl	8011778 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	7c1b      	ldrb	r3, [r3, #16]
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d007      	beq.n	80014e4 <circular_buf_empty+0x38>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d101      	bne.n	80014e4 <circular_buf_empty+0x38>
 80014e0:	2301      	movs	r3, #1
 80014e2:	e000      	b.n	80014e6 <circular_buf_empty+0x3a>
 80014e4:	2300      	movs	r3, #0
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	b2db      	uxtb	r3, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	08012acc 	.word	0x08012acc
 80014f8:	08012ce8 	.word	0x08012ce8
 80014fc:	08012ad4 	.word	0x08012ad4

08001500 <OLED_init>:
  (byte & 0x01 ? '1' : '0')

/* Variables -------------------------------------------------------------------*/
char s;
/* Functions -------------------------------------------------------------------*/
void OLED_init(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	ssh1106_Init();
 8001504:	f002 fa76 	bl	80039f4 <ssh1106_Init>
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}

0800150c <OLED_clear_screen>:

void OLED_clear_screen(void){
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	ssh1106_Fill(Black);
 8001510:	2000      	movs	r0, #0
 8001512:	f002 fad9 	bl	8003ac8 <ssh1106_Fill>
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}

0800151a <OLED_update>:

void OLED_update(void){
 800151a:	b580      	push	{r7, lr}
 800151c:	af00      	add	r7, sp, #0
	ssh1106_UpdateScreen();
 800151e:	f002 faf5 	bl	8003b0c <ssh1106_UpdateScreen>
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}

08001526 <OLED_shutdown>:

void OLED_shutdown(void){
 8001526:	b580      	push	{r7, lr}
 8001528:	af00      	add	r7, sp, #0
	ssh1106_SetDisplayOn(0);
 800152a:	2000      	movs	r0, #0
 800152c:	f002 fcba 	bl	8003ea4 <ssh1106_SetDisplayOn>
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}

08001534 <OLED_print_text>:

void OLED_print_text(char* str, uint8_t pos_x, uint8_t pos_y){
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
 8001540:	4613      	mov	r3, r2
 8001542:	70bb      	strb	r3, [r7, #2]
	ssh1106_SetCursor(pos_x,pos_y);
 8001544:	78ba      	ldrb	r2, [r7, #2]
 8001546:	78fb      	ldrb	r3, [r7, #3]
 8001548:	4611      	mov	r1, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f002 fc12 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString(str, Font_6x8, White);
 8001550:	4a06      	ldr	r2, [pc, #24]	; (800156c <OLED_print_text+0x38>)
 8001552:	2301      	movs	r3, #1
 8001554:	ca06      	ldmia	r2, {r1, r2}
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f002 fbe6 	bl	8003d28 <ssh1106_WriteString>
 800155c:	4603      	mov	r3, r0
 800155e:	461a      	mov	r2, r3
 8001560:	4b03      	ldr	r3, [pc, #12]	; (8001570 <OLED_print_text+0x3c>)
 8001562:	701a      	strb	r2, [r3, #0]
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000064 	.word	0x20000064
 8001570:	200006a0 	.word	0x200006a0

08001574 <OLED_print_variable>:

void OLED_print_variable(char * str, uint32_t value, uint8_t pos_x, uint8_t pos_y){
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	4611      	mov	r1, r2
 8001580:	461a      	mov	r2, r3
 8001582:	460b      	mov	r3, r1
 8001584:	71fb      	strb	r3, [r7, #7]
 8001586:	4613      	mov	r3, r2
 8001588:	71bb      	strb	r3, [r7, #6]
	char stringValue[10];
	// Copy value in string
	sprintf(stringValue, "%u", value);
 800158a:	f107 0314 	add.w	r3, r7, #20
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	4915      	ldr	r1, [pc, #84]	; (80015e8 <OLED_print_variable+0x74>)
 8001592:	4618      	mov	r0, r3
 8001594:	f010 fcee 	bl	8011f74 <siprintf>
	OLED_print_text(str, pos_x, pos_y);
 8001598:	79ba      	ldrb	r2, [r7, #6]
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	4619      	mov	r1, r3
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f7ff ffc8 	bl	8001534 <OLED_print_text>
	ssh1106_SetCursor(pos_x+(strlen(str)*6),pos_y);
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f7fe fe13 	bl	80001d0 <strlen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	461a      	mov	r2, r3
 80015b0:	0052      	lsls	r2, r2, #1
 80015b2:	4413      	add	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	4413      	add	r3, r2
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	79ba      	ldrb	r2, [r7, #6]
 80015c0:	4611      	mov	r1, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f002 fbd6 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
 80015c8:	4a08      	ldr	r2, [pc, #32]	; (80015ec <OLED_print_variable+0x78>)
 80015ca:	f107 0014 	add.w	r0, r7, #20
 80015ce:	2301      	movs	r3, #1
 80015d0:	ca06      	ldmia	r2, {r1, r2}
 80015d2:	f002 fba9 	bl	8003d28 <ssh1106_WriteString>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <OLED_print_variable+0x7c>)
 80015dc:	701a      	strb	r2, [r3, #0]
}
 80015de:	bf00      	nop
 80015e0:	3720      	adds	r7, #32
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	08012b4c 	.word	0x08012b4c
 80015ec:	20000064 	.word	0x20000064
 80015f0:	200006a0 	.word	0x200006a0

080015f4 <OLED_print_credits>:
	OLED_print_text(str, pos_x, pos_y);
	ssh1106_SetCursor(pos_x+(strlen(str)*6),pos_y);
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
}

void OLED_print_credits(void){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	OLED_clear_screen();
 80015f8:	f7ff ff88 	bl	800150c <OLED_clear_screen>
	//print state: (TIME     TX/RX      BAT_status)
	ssh1106_SetCursor(40, 15);
 80015fc:	210f      	movs	r1, #15
 80015fe:	2028      	movs	r0, #40	; 0x28
 8001600:	f002 fbb8 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Encrypted", Font_6x8, White);
 8001604:	4a21      	ldr	r2, [pc, #132]	; (800168c <OLED_print_credits+0x98>)
 8001606:	2301      	movs	r3, #1
 8001608:	ca06      	ldmia	r2, {r1, r2}
 800160a:	4821      	ldr	r0, [pc, #132]	; (8001690 <OLED_print_credits+0x9c>)
 800160c:	f002 fb8c 	bl	8003d28 <ssh1106_WriteString>
 8001610:	4603      	mov	r3, r0
 8001612:	461a      	mov	r2, r3
 8001614:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <OLED_print_credits+0xa0>)
 8001616:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 25);
 8001618:	2119      	movs	r1, #25
 800161a:	2019      	movs	r0, #25
 800161c:	f002 fbaa 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("walkie talkie", Font_6x8, White);
 8001620:	4a1a      	ldr	r2, [pc, #104]	; (800168c <OLED_print_credits+0x98>)
 8001622:	2301      	movs	r3, #1
 8001624:	ca06      	ldmia	r2, {r1, r2}
 8001626:	481c      	ldr	r0, [pc, #112]	; (8001698 <OLED_print_credits+0xa4>)
 8001628:	f002 fb7e 	bl	8003d28 <ssh1106_WriteString>
 800162c:	4603      	mov	r3, r0
 800162e:	461a      	mov	r2, r3
 8001630:	4b18      	ldr	r3, [pc, #96]	; (8001694 <OLED_print_credits+0xa0>)
 8001632:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(64, 35);
 8001634:	2123      	movs	r1, #35	; 0x23
 8001636:	2040      	movs	r0, #64	; 0x40
 8001638:	f002 fb9c 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("by", Font_6x8, White);
 800163c:	4a13      	ldr	r2, [pc, #76]	; (800168c <OLED_print_credits+0x98>)
 800163e:	2301      	movs	r3, #1
 8001640:	ca06      	ldmia	r2, {r1, r2}
 8001642:	4816      	ldr	r0, [pc, #88]	; (800169c <OLED_print_credits+0xa8>)
 8001644:	f002 fb70 	bl	8003d28 <ssh1106_WriteString>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <OLED_print_credits+0xa0>)
 800164e:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(10, 45);
 8001650:	212d      	movs	r1, #45	; 0x2d
 8001652:	200a      	movs	r0, #10
 8001654:	f002 fb8e 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Victor Van der Elst", Font_6x8, White);
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <OLED_print_credits+0x98>)
 800165a:	2301      	movs	r3, #1
 800165c:	ca06      	ldmia	r2, {r1, r2}
 800165e:	4810      	ldr	r0, [pc, #64]	; (80016a0 <OLED_print_credits+0xac>)
 8001660:	f002 fb62 	bl	8003d28 <ssh1106_WriteString>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <OLED_print_credits+0xa0>)
 800166a:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 55);
 800166c:	2137      	movs	r1, #55	; 0x37
 800166e:	2019      	movs	r0, #25
 8001670:	f002 fb80 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Ruben Wilssens", Font_6x8, White);
 8001674:	4a05      	ldr	r2, [pc, #20]	; (800168c <OLED_print_credits+0x98>)
 8001676:	2301      	movs	r3, #1
 8001678:	ca06      	ldmia	r2, {r1, r2}
 800167a:	480a      	ldr	r0, [pc, #40]	; (80016a4 <OLED_print_credits+0xb0>)
 800167c:	f002 fb54 	bl	8003d28 <ssh1106_WriteString>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	4b03      	ldr	r3, [pc, #12]	; (8001694 <OLED_print_credits+0xa0>)
 8001686:	701a      	strb	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000064 	.word	0x20000064
 8001690:	08012b6c 	.word	0x08012b6c
 8001694:	200006a0 	.word	0x200006a0
 8001698:	08012b78 	.word	0x08012b78
 800169c:	08012b88 	.word	0x08012b88
 80016a0:	08012b8c 	.word	0x08012b8c
 80016a4:	08012ba0 	.word	0x08012ba0

080016a8 <OLED_print_status>:

void OLED_print_status(char status){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af02      	add	r7, sp, #8
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
	ssh1106_Line(0,0,128,0,Black);
 80016b2:	2300      	movs	r3, #0
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2300      	movs	r3, #0
 80016b8:	2280      	movs	r2, #128	; 0x80
 80016ba:	2100      	movs	r1, #0
 80016bc:	2000      	movs	r0, #0
 80016be:	f002 fb71 	bl	8003da4 <ssh1106_Line>
	ssh1106_Line(0,1,128,1,Black);
 80016c2:	2300      	movs	r3, #0
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2301      	movs	r3, #1
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	2101      	movs	r1, #1
 80016cc:	2000      	movs	r0, #0
 80016ce:	f002 fb69 	bl	8003da4 <ssh1106_Line>
	ssh1106_Line(0,2,128,2,Black);
 80016d2:	2300      	movs	r3, #0
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2302      	movs	r3, #2
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	2102      	movs	r1, #2
 80016dc:	2000      	movs	r0, #0
 80016de:	f002 fb61 	bl	8003da4 <ssh1106_Line>
	ssh1106_Line(0,3,128,3,Black);
 80016e2:	2300      	movs	r3, #0
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	2303      	movs	r3, #3
 80016e8:	2280      	movs	r2, #128	; 0x80
 80016ea:	2103      	movs	r1, #3
 80016ec:	2000      	movs	r0, #0
 80016ee:	f002 fb59 	bl	8003da4 <ssh1106_Line>
	ssh1106_Line(0,4,128,4,Black);
 80016f2:	2300      	movs	r3, #0
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2304      	movs	r3, #4
 80016f8:	2280      	movs	r2, #128	; 0x80
 80016fa:	2104      	movs	r1, #4
 80016fc:	2000      	movs	r0, #0
 80016fe:	f002 fb51 	bl	8003da4 <ssh1106_Line>
	ssh1106_SetCursor(3, 0);
 8001702:	2100      	movs	r1, #0
 8001704:	2003      	movs	r0, #3
 8001706:	f002 fb35 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("12:00", Font_6x8, White); //change with actual time
 800170a:	4a15      	ldr	r2, [pc, #84]	; (8001760 <OLED_print_status+0xb8>)
 800170c:	2301      	movs	r3, #1
 800170e:	ca06      	ldmia	r2, {r1, r2}
 8001710:	4814      	ldr	r0, [pc, #80]	; (8001764 <OLED_print_status+0xbc>)
 8001712:	f002 fb09 	bl	8003d28 <ssh1106_WriteString>
 8001716:	4603      	mov	r3, r0
 8001718:	461a      	mov	r2, r3
 800171a:	4b13      	ldr	r3, [pc, #76]	; (8001768 <OLED_print_status+0xc0>)
 800171c:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(63, 0);
 800171e:	2100      	movs	r1, #0
 8001720:	203f      	movs	r0, #63	; 0x3f
 8001722:	f002 fb27 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteChar(status, Font_6x8, White);
 8001726:	4a0e      	ldr	r2, [pc, #56]	; (8001760 <OLED_print_status+0xb8>)
 8001728:	79f8      	ldrb	r0, [r7, #7]
 800172a:	2301      	movs	r3, #1
 800172c:	ca06      	ldmia	r2, {r1, r2}
 800172e:	f002 fa73 	bl	8003c18 <ssh1106_WriteChar>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <OLED_print_status+0xc0>)
 8001738:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(92, 0);
 800173a:	2100      	movs	r1, #0
 800173c:	205c      	movs	r0, #92	; 0x5c
 800173e:	f002 fb19 	bl	8003d74 <ssh1106_SetCursor>
	s = ssh1106_WriteString("BAT_ok", Font_6x8, White); //change with variable
 8001742:	4a07      	ldr	r2, [pc, #28]	; (8001760 <OLED_print_status+0xb8>)
 8001744:	2301      	movs	r3, #1
 8001746:	ca06      	ldmia	r2, {r1, r2}
 8001748:	4808      	ldr	r0, [pc, #32]	; (800176c <OLED_print_status+0xc4>)
 800174a:	f002 faed 	bl	8003d28 <ssh1106_WriteString>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <OLED_print_status+0xc0>)
 8001754:	701a      	strb	r2, [r3, #0]
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000064 	.word	0x20000064
 8001764:	08012bb0 	.word	0x08012bb0
 8001768:	200006a0 	.word	0x200006a0
 800176c:	08012bb8 	.word	0x08012bb8

08001770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001770:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001774:	b09a      	sub	sp, #104	; 0x68
 8001776:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001778:	f003 f922 	bl	80049c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800177c:	f000 fbe8 	bl	8001f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001780:	f001 f8a0 	bl	80028c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001784:	f000 fc68 	bl	8002058 <MX_ADC1_Init>
  MX_DAC_Init();
 8001788:	f000 fcde 	bl	8002148 <MX_DAC_Init>
  MX_I2C1_Init();
 800178c:	f000 fd06 	bl	800219c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001790:	f000 fd8c 	bl	80022ac <MX_SPI1_Init>
  MX_SPI2_Init();
 8001794:	f000 fdc0 	bl	8002318 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001798:	f000 fdf4 	bl	8002384 <MX_TIM1_Init>
  MX_TIM3_Init();
 800179c:	f000 fede 	bl	800255c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80017a0:	f00f fa4a 	bl	8010c38 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 80017a4:	f001 f864 	bl	8002870 <MX_UART5_Init>
  MX_RTC_Init();
 80017a8:	f000 fd26 	bl	80021f8 <MX_RTC_Init>
  MX_TIM5_Init();
 80017ac:	f000 ff58 	bl	8002660 <MX_TIM5_Init>
  MX_TIM11_Init();
 80017b0:	f001 f83a 	bl	8002828 <MX_TIM11_Init>
  MX_TIM2_Init();
 80017b4:	f000 fe86 	bl	80024c4 <MX_TIM2_Init>
  MX_TIM7_Init();
 80017b8:	f000 ffc6 	bl	8002748 <MX_TIM7_Init>
  MX_TIM9_Init();
 80017bc:	f000 fffa 	bl	80027b4 <MX_TIM9_Init>
  MX_CRYP_Init();
 80017c0:	f000 fc9e 	bl	8002100 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 80017c4:	4891      	ldr	r0, [pc, #580]	; (8001a0c <main+0x29c>)
 80017c6:	f00a fe8c 	bl	800c4e2 <HAL_TIM_Base_Start>

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017ca:	2100      	movs	r1, #0
 80017cc:	4890      	ldr	r0, [pc, #576]	; (8001a10 <main+0x2a0>)
 80017ce:	f00a fff9 	bl	800c7c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80017d2:	2108      	movs	r1, #8
 80017d4:	488f      	ldr	r0, [pc, #572]	; (8001a14 <main+0x2a4>)
 80017d6:	f00a fff5 	bl	800c7c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80017da:	210c      	movs	r1, #12
 80017dc:	488d      	ldr	r0, [pc, #564]	; (8001a14 <main+0x2a4>)
 80017de:	f00a fff1 	bl	800c7c4 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 80017e2:	2223      	movs	r2, #35	; 0x23
 80017e4:	2100      	movs	r1, #0
 80017e6:	2000      	movs	r0, #0
 80017e8:	f001 fcbc 	bl	8003164 <LED_RGB_status>

  startup();
 80017ec:	f001 fbda 	bl	8002fa4 <startup>
  digipotInit(settings_volume);
 80017f0:	4b89      	ldr	r3, [pc, #548]	; (8001a18 <main+0x2a8>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f001 fc95 	bl	8003124 <digipotInit>

  // OLED interrupt TIM9 (1s)
  HAL_TIM_Base_Start_IT(&htim9);
 80017fa:	4888      	ldr	r0, [pc, #544]	; (8001a1c <main+0x2ac>)
 80017fc:	f00a fe95 	bl	800c52a <HAL_TIM_Base_Start_IT>

  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  ptrdev = &dev1;
 8001800:	4b87      	ldr	r3, [pc, #540]	; (8001a20 <main+0x2b0>)
 8001802:	4a88      	ldr	r2, [pc, #544]	; (8001a24 <main+0x2b4>)
 8001804:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if (settings_mode == 'T') {
 8001806:	4b88      	ldr	r3, [pc, #544]	; (8001a28 <main+0x2b8>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b54      	cmp	r3, #84	; 0x54
 800180c:	d10e      	bne.n	800182c <main+0xbc>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800180e:	4b87      	ldr	r3, [pc, #540]	; (8001a2c <main+0x2bc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fdb0 	bl	8001378 <circular_buf_size>
 8001818:	4603      	mov	r3, r0
 800181a:	b29a      	uxth	r2, r3
 800181c:	4b84      	ldr	r3, [pc, #528]	; (8001a30 <main+0x2c0>)
 800181e:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 8001820:	4b83      	ldr	r3, [pc, #524]	; (8001a30 <main+0x2c0>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	2b30      	cmp	r3, #48	; 0x30
 8001826:	d901      	bls.n	800182c <main+0xbc>
			  transmitAudioPacket();
 8001828:	f001 fcca 	bl	80031c0 <transmitAudioPacket>
		  }
	  }

	  if (INT_PACKET_RECEIVED){
 800182c:	4b81      	ldr	r3, [pc, #516]	; (8001a34 <main+0x2c4>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 8372 	beq.w	8001f1a <main+0x7aa>
		  ADF_clear_Rx_flag(); //test
 8001836:	f7ff fcc5 	bl	80011c4 <ADF_clear_Rx_flag>
		  INT_PACKET_RECEIVED = 0;
 800183a:	4b7e      	ldr	r3, [pc, #504]	; (8001a34 <main+0x2c4>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001840:	4b79      	ldr	r3, [pc, #484]	; (8001a28 <main+0x2b8>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b52      	cmp	r3, #82	; 0x52
 8001846:	f040 8209 	bne.w	8001c5c <main+0x4ec>
			  readPacket();
 800184a:	f001 fd43 	bl	80032d4 <readPacket>
			  if((Rx_to_ID == source_ID) || (Rx_to_ID == broadcast_ID)){
 800184e:	4b7a      	ldr	r3, [pc, #488]	; (8001a38 <main+0x2c8>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2201      	movs	r2, #1
 8001854:	4293      	cmp	r3, r2
 8001856:	d005      	beq.n	8001864 <main+0xf4>
 8001858:	4b77      	ldr	r3, [pc, #476]	; (8001a38 <main+0x2c8>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	22ff      	movs	r2, #255	; 0xff
 800185e:	4293      	cmp	r3, r2
 8001860:	f040 835b 	bne.w	8001f1a <main+0x7aa>
				  encryption_byte = packet_type_reply;
 8001864:	220f      	movs	r2, #15
 8001866:	4b75      	ldr	r3, [pc, #468]	; (8001a3c <main+0x2cc>)
 8001868:	701a      	strb	r2, [r3, #0]
				  if (!(ptrdev->RSSI_counter)){
 800186a:	4b6d      	ldr	r3, [pc, #436]	; (8001a20 <main+0x2b0>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d120      	bne.n	80018b6 <main+0x146>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001874:	4b72      	ldr	r3, [pc, #456]	; (8001a40 <main+0x2d0>)
 8001876:	781a      	ldrb	r2, [r3, #0]
 8001878:	4b69      	ldr	r3, [pc, #420]	; (8001a20 <main+0x2b0>)
 800187a:	681d      	ldr	r5, [r3, #0]
 800187c:	4610      	mov	r0, r2
 800187e:	f7fe fe41 	bl	8000504 <__aeabi_ui2d>
 8001882:	4603      	mov	r3, r0
 8001884:	460c      	mov	r4, r1
 8001886:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 800188a:	4b65      	ldr	r3, [pc, #404]	; (8001a20 <main+0x2b0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	ed93 7b04 	vldr	d7, [r3, #16]
 8001892:	eeb0 0a47 	vmov.f32	s0, s14
 8001896:	eef0 0a67 	vmov.f32	s1, s15
 800189a:	f011 f8bd 	bl	8012a18 <round>
 800189e:	ec52 1b10 	vmov	r1, r2, d0
 80018a2:	4b5f      	ldr	r3, [pc, #380]	; (8001a20 <main+0x2b0>)
 80018a4:	681c      	ldr	r4, [r3, #0]
 80018a6:	4608      	mov	r0, r1
 80018a8:	4611      	mov	r1, r2
 80018aa:	f7ff f8b7 	bl	8000a1c <__aeabi_d2uiz>
 80018ae:	4603      	mov	r3, r0
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	8123      	strh	r3, [r4, #8]
 80018b4:	e04a      	b.n	800194c <main+0x1dc>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 80018b6:	4b62      	ldr	r3, [pc, #392]	; (8001a40 <main+0x2d0>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fe32 	bl	8000524 <__aeabi_i2d>
 80018c0:	4b60      	ldr	r3, [pc, #384]	; (8001a44 <main+0x2d4>)
 80018c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018c6:	461a      	mov	r2, r3
 80018c8:	4623      	mov	r3, r4
 80018ca:	f7fe fe95 	bl	80005f8 <__aeabi_dmul>
 80018ce:	4603      	mov	r3, r0
 80018d0:	460c      	mov	r4, r1
 80018d2:	4698      	mov	r8, r3
 80018d4:	46a1      	mov	r9, r4
 80018d6:	4b5b      	ldr	r3, [pc, #364]	; (8001a44 <main+0x2d4>)
 80018d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018dc:	461a      	mov	r2, r3
 80018de:	4623      	mov	r3, r4
 80018e0:	f04f 0000 	mov.w	r0, #0
 80018e4:	4958      	ldr	r1, [pc, #352]	; (8001a48 <main+0x2d8>)
 80018e6:	f7fe fccf 	bl	8000288 <__aeabi_dsub>
 80018ea:	4603      	mov	r3, r0
 80018ec:	460c      	mov	r4, r1
 80018ee:	4618      	mov	r0, r3
 80018f0:	4621      	mov	r1, r4
 80018f2:	4b4b      	ldr	r3, [pc, #300]	; (8001a20 <main+0x2b0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80018fa:	461a      	mov	r2, r3
 80018fc:	4623      	mov	r3, r4
 80018fe:	f7fe fe7b 	bl	80005f8 <__aeabi_dmul>
 8001902:	4603      	mov	r3, r0
 8001904:	460c      	mov	r4, r1
 8001906:	4619      	mov	r1, r3
 8001908:	4622      	mov	r2, r4
 800190a:	4b45      	ldr	r3, [pc, #276]	; (8001a20 <main+0x2b0>)
 800190c:	681d      	ldr	r5, [r3, #0]
 800190e:	4613      	mov	r3, r2
 8001910:	460a      	mov	r2, r1
 8001912:	4640      	mov	r0, r8
 8001914:	4649      	mov	r1, r9
 8001916:	f7fe fcb9 	bl	800028c <__adddf3>
 800191a:	4603      	mov	r3, r0
 800191c:	460c      	mov	r4, r1
 800191e:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001922:	4b3f      	ldr	r3, [pc, #252]	; (8001a20 <main+0x2b0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	ed93 7b04 	vldr	d7, [r3, #16]
 800192a:	eeb0 0a47 	vmov.f32	s0, s14
 800192e:	eef0 0a67 	vmov.f32	s1, s15
 8001932:	f011 f871 	bl	8012a18 <round>
 8001936:	ec52 1b10 	vmov	r1, r2, d0
 800193a:	4b39      	ldr	r3, [pc, #228]	; (8001a20 <main+0x2b0>)
 800193c:	681c      	ldr	r4, [r3, #0]
 800193e:	4608      	mov	r0, r1
 8001940:	4611      	mov	r1, r2
 8001942:	f7ff f86b 	bl	8000a1c <__aeabi_d2uiz>
 8001946:	4603      	mov	r3, r0
 8001948:	b29b      	uxth	r3, r3
 800194a:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 800194c:	4b34      	ldr	r3, [pc, #208]	; (8001a20 <main+0x2b0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	3201      	adds	r2, #1
 8001954:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001956:	4b3d      	ldr	r3, [pc, #244]	; (8001a4c <main+0x2dc>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	22aa      	movs	r2, #170	; 0xaa
 800195c:	4293      	cmp	r3, r2
 800195e:	d13e      	bne.n	80019de <main+0x26e>
					  // Point to correct device with Rx_from_ID

					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001960:	4b37      	ldr	r3, [pc, #220]	; (8001a40 <main+0x2d0>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	b29a      	uxth	r2, r3
 8001966:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <main+0x2b0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	891b      	ldrh	r3, [r3, #8]
 800196c:	429a      	cmp	r2, r3
 800196e:	d813      	bhi.n	8001998 <main+0x228>
						  if(ptrdev->keybits_8bit < 8){
 8001970:	4b2b      	ldr	r3, [pc, #172]	; (8001a20 <main+0x2b0>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	7e1b      	ldrb	r3, [r3, #24]
 8001976:	2b07      	cmp	r3, #7
 8001978:	d82d      	bhi.n	80019d6 <main+0x266>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 800197a:	4b29      	ldr	r3, [pc, #164]	; (8001a20 <main+0x2b0>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	7e5a      	ldrb	r2, [r3, #25]
 8001980:	4b27      	ldr	r3, [pc, #156]	; (8001a20 <main+0x2b0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	0052      	lsls	r2, r2, #1
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 800198a:	4b25      	ldr	r3, [pc, #148]	; (8001a20 <main+0x2b0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	7e1a      	ldrb	r2, [r3, #24]
 8001990:	3201      	adds	r2, #1
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	761a      	strb	r2, [r3, #24]
 8001996:	e01e      	b.n	80019d6 <main+0x266>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001998:	4b29      	ldr	r3, [pc, #164]	; (8001a40 <main+0x2d0>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b29a      	uxth	r2, r3
 800199e:	4b20      	ldr	r3, [pc, #128]	; (8001a20 <main+0x2b0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	891b      	ldrh	r3, [r3, #8]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d916      	bls.n	80019d6 <main+0x266>
						  if(ptrdev->keybits_8bit < 8){
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <main+0x2b0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	7e1b      	ldrb	r3, [r3, #24]
 80019ae:	2b07      	cmp	r3, #7
 80019b0:	d811      	bhi.n	80019d6 <main+0x266>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 80019b2:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <main+0x2b0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	7e5b      	ldrb	r3, [r3, #25]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	b25b      	sxtb	r3, r3
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	b25a      	sxtb	r2, r3
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <main+0x2b0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <main+0x2b0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	7e1a      	ldrb	r2, [r3, #24]
 80019d0:	3201      	adds	r2, #1
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 80019d6:	220f      	movs	r2, #15
 80019d8:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <main+0x2cc>)
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	e135      	b.n	8001c4a <main+0x4da>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <main+0x2dc>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	22ab      	movs	r2, #171	; 0xab
 80019e4:	4293      	cmp	r3, r2
 80019e6:	f040 8084 	bne.w	8001af2 <main+0x382>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <main+0x2d0>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <main+0x2b0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	891b      	ldrh	r3, [r3, #8]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d82a      	bhi.n	8001a50 <main+0x2e0>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 80019fa:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <main+0x2b0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	7e5a      	ldrb	r2, [r3, #25]
 8001a00:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <main+0x2b0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	0052      	lsls	r2, r2, #1
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	765a      	strb	r2, [r3, #25]
 8001a0a:	e035      	b.n	8001a78 <main+0x308>
 8001a0c:	20000a6c 	.word	0x20000a6c
 8001a10:	20000914 	.word	0x20000914
 8001a14:	200007a0 	.word	0x200007a0
 8001a18:	20000039 	.word	0x20000039
 8001a1c:	20000954 	.word	0x20000954
 8001a20:	2000075c 	.word	0x2000075c
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000038 	.word	0x20000038
 8001a2c:	20000758 	.word	0x20000758
 8001a30:	20000284 	.word	0x20000284
 8001a34:	2000026f 	.word	0x2000026f
 8001a38:	20000a68 	.word	0x20000a68
 8001a3c:	2000026e 	.word	0x2000026e
 8001a40:	20000a67 	.word	0x20000a67
 8001a44:	20000040 	.word	0x20000040
 8001a48:	3ff00000 	.word	0x3ff00000
 8001a4c:	200008c1 	.word	0x200008c1
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001a50:	4b99      	ldr	r3, [pc, #612]	; (8001cb8 <main+0x548>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	4b99      	ldr	r3, [pc, #612]	; (8001cbc <main+0x54c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	891b      	ldrh	r3, [r3, #8]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d90b      	bls.n	8001a78 <main+0x308>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001a60:	4b96      	ldr	r3, [pc, #600]	; (8001cbc <main+0x54c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	7e5b      	ldrb	r3, [r3, #25]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	b25a      	sxtb	r2, r3
 8001a70:	4b92      	ldr	r3, [pc, #584]	; (8001cbc <main+0x54c>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001a78:	4b91      	ldr	r3, [pc, #580]	; (8001cc0 <main+0x550>)
 8001a7a:	781a      	ldrb	r2, [r3, #0]
 8001a7c:	4b8f      	ldr	r3, [pc, #572]	; (8001cbc <main+0x54c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	7e59      	ldrb	r1, [r3, #25]
 8001a82:	4b8e      	ldr	r3, [pc, #568]	; (8001cbc <main+0x54c>)
 8001a84:	681c      	ldr	r4, [r3, #0]
 8001a86:	4610      	mov	r0, r2
 8001a88:	f001 fe7e 	bl	8003788 <Hamming_correct>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001a90:	4b8a      	ldr	r3, [pc, #552]	; (8001cbc <main+0x54c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	021a      	lsls	r2, r3, #8
 8001a98:	4b88      	ldr	r3, [pc, #544]	; (8001cbc <main+0x54c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	7e5b      	ldrb	r3, [r3, #25]
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4b86      	ldr	r3, [pc, #536]	; (8001cbc <main+0x54c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001aa8:	4b84      	ldr	r3, [pc, #528]	; (8001cbc <main+0x54c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2200      	movs	r2, #0
 8001aae:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001ab0:	4b82      	ldr	r3, [pc, #520]	; (8001cbc <main+0x54c>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001ab8:	4b80      	ldr	r3, [pc, #512]	; (8001cbc <main+0x54c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	7e9a      	ldrb	r2, [r3, #26]
 8001abe:	3201      	adds	r2, #1
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 8001ac4:	220f      	movs	r2, #15
 8001ac6:	4b7f      	ldr	r3, [pc, #508]	; (8001cc4 <main+0x554>)
 8001ac8:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001aca:	4b7c      	ldr	r3, [pc, #496]	; (8001cbc <main+0x54c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	69da      	ldr	r2, [r3, #28]
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	497d      	ldr	r1, [pc, #500]	; (8001cc8 <main+0x558>)
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f010 fa4d 	bl	8011f74 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7fe fb77 	bl	80001d0 <strlen>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	4611      	mov	r1, r2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f00f f9f4 	bl	8010ed8 <CDC_Transmit_FS>
 8001af0:	e0ab      	b.n	8001c4a <main+0x4da>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001af2:	4b76      	ldr	r3, [pc, #472]	; (8001ccc <main+0x55c>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	22ac      	movs	r2, #172	; 0xac
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d15f      	bne.n	8001bbc <main+0x44c>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001afc:	4b6e      	ldr	r3, [pc, #440]	; (8001cb8 <main+0x548>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b6e      	ldr	r3, [pc, #440]	; (8001cbc <main+0x54c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	891b      	ldrh	r3, [r3, #8]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d808      	bhi.n	8001b1e <main+0x3ae>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001b0c:	4b6b      	ldr	r3, [pc, #428]	; (8001cbc <main+0x54c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	7e5a      	ldrb	r2, [r3, #25]
 8001b12:	4b6a      	ldr	r3, [pc, #424]	; (8001cbc <main+0x54c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	0052      	lsls	r2, r2, #1
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	765a      	strb	r2, [r3, #25]
 8001b1c:	e013      	b.n	8001b46 <main+0x3d6>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001b1e:	4b66      	ldr	r3, [pc, #408]	; (8001cb8 <main+0x548>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	4b65      	ldr	r3, [pc, #404]	; (8001cbc <main+0x54c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	891b      	ldrh	r3, [r3, #8]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d90b      	bls.n	8001b46 <main+0x3d6>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001b2e:	4b63      	ldr	r3, [pc, #396]	; (8001cbc <main+0x54c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	7e5b      	ldrb	r3, [r3, #25]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	b25b      	sxtb	r3, r3
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	b25a      	sxtb	r2, r3
 8001b3e:	4b5f      	ldr	r3, [pc, #380]	; (8001cbc <main+0x54c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001b46:	4b5e      	ldr	r3, [pc, #376]	; (8001cc0 <main+0x550>)
 8001b48:	781a      	ldrb	r2, [r3, #0]
 8001b4a:	4b5c      	ldr	r3, [pc, #368]	; (8001cbc <main+0x54c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	7e59      	ldrb	r1, [r3, #25]
 8001b50:	4b5a      	ldr	r3, [pc, #360]	; (8001cbc <main+0x54c>)
 8001b52:	681c      	ldr	r4, [r3, #0]
 8001b54:	4610      	mov	r0, r2
 8001b56:	f001 fe17 	bl	8003788 <Hamming_correct>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001b5e:	4b57      	ldr	r3, [pc, #348]	; (8001cbc <main+0x54c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	021a      	lsls	r2, r3, #8
 8001b66:	4b55      	ldr	r3, [pc, #340]	; (8001cbc <main+0x54c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	7e5b      	ldrb	r3, [r3, #25]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4b53      	ldr	r3, [pc, #332]	; (8001cbc <main+0x54c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001b76:	4b51      	ldr	r3, [pc, #324]	; (8001cbc <main+0x54c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001b7e:	4b4f      	ldr	r3, [pc, #316]	; (8001cbc <main+0x54c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2200      	movs	r2, #0
 8001b84:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit) = 0;
 8001b86:	4b4d      	ldr	r3, [pc, #308]	; (8001cbc <main+0x54c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	769a      	strb	r2, [r3, #26]

					  // Generate CRC of Rx-key + do CRC check with Tx CRC

					  // If CRC does match, set packet_type = CRC_OK & add 32bit key to 128bit key; if CRC doesn't match, set packet_type = CRC_BAD
					  encryption_byte = packet_type_keybit_CRC_ok;
 8001b8e:	22a0      	movs	r2, #160	; 0xa0
 8001b90:	4b4c      	ldr	r3, [pc, #304]	; (8001cc4 <main+0x554>)
 8001b92:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001b94:	4b49      	ldr	r3, [pc, #292]	; (8001cbc <main+0x54c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	69da      	ldr	r2, [r3, #28]
 8001b9a:	1d3b      	adds	r3, r7, #4
 8001b9c:	494a      	ldr	r1, [pc, #296]	; (8001cc8 <main+0x558>)
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f010 f9e8 	bl	8011f74 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fb12 	bl	80001d0 <strlen>
 8001bac:	4603      	mov	r3, r0
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f00f f98f 	bl	8010ed8 <CDC_Transmit_FS>
 8001bba:	e046      	b.n	8001c4a <main+0x4da>
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 8001bbc:	4b43      	ldr	r3, [pc, #268]	; (8001ccc <main+0x55c>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	22ff      	movs	r2, #255	; 0xff
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d122      	bne.n	8001c0c <main+0x49c>
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 8001bc6:	2332      	movs	r3, #50	; 0x32
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	4b41      	ldr	r3, [pc, #260]	; (8001cd0 <main+0x560>)
 8001bcc:	2230      	movs	r2, #48	; 0x30
 8001bce:	4941      	ldr	r1, [pc, #260]	; (8001cd4 <main+0x564>)
 8001bd0:	4841      	ldr	r0, [pc, #260]	; (8001cd8 <main+0x568>)
 8001bd2:	f003 fee1 	bl	8005998 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001bdc:	e00e      	b.n	8001bfc <main+0x48c>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 8001bde:	4b3f      	ldr	r3, [pc, #252]	; (8001cdc <main+0x56c>)
 8001be0:	6818      	ldr	r0, [r3, #0]
 8001be2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001be6:	4a3a      	ldr	r2, [pc, #232]	; (8001cd0 <main+0x560>)
 8001be8:	5cd3      	ldrb	r3, [r2, r3]
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	4619      	mov	r1, r3
 8001bee:	f7ff fbfb 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001bf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001bfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001c00:	2b2f      	cmp	r3, #47	; 0x2f
 8001c02:	d9ec      	bls.n	8001bde <main+0x46e>
					  }
					  encryption_byte = packet_type_reply;
 8001c04:	220f      	movs	r2, #15
 8001c06:	4b2f      	ldr	r3, [pc, #188]	; (8001cc4 <main+0x554>)
 8001c08:	701a      	strb	r2, [r3, #0]
 8001c0a:	e01e      	b.n	8001c4a <main+0x4da>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 8001c0c:	4b2f      	ldr	r3, [pc, #188]	; (8001ccc <main+0x55c>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	22fe      	movs	r2, #254	; 0xfe
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d119      	bne.n	8001c4a <main+0x4da>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001c16:	2300      	movs	r3, #0
 8001c18:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001c1c:	e00e      	b.n	8001c3c <main+0x4cc>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 8001c1e:	4b2f      	ldr	r3, [pc, #188]	; (8001cdc <main+0x56c>)
 8001c20:	6818      	ldr	r0, [r3, #0]
 8001c22:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c26:	4a2b      	ldr	r2, [pc, #172]	; (8001cd4 <main+0x564>)
 8001c28:	5cd3      	ldrb	r3, [r2, r3]
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f7ff fbdb 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001c32:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c36:	3301      	adds	r3, #1
 8001c38:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001c3c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c40:	2b2f      	cmp	r3, #47	; 0x2f
 8001c42:	d9ec      	bls.n	8001c1e <main+0x4ae>
					  }
					  encryption_byte = packet_type_reply; //hoeft eigenlijk geen packetten te sturen als reply
 8001c44:	220f      	movs	r2, #15
 8001c46:	4b1f      	ldr	r3, [pc, #124]	; (8001cc4 <main+0x554>)
 8001c48:	701a      	strb	r2, [r3, #0]
				  }

				  writeKeybitPacket(ptrdev, encryption_byte);
 8001c4a:	4b1c      	ldr	r3, [pc, #112]	; (8001cbc <main+0x54c>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	4b1d      	ldr	r3, [pc, #116]	; (8001cc4 <main+0x554>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	4619      	mov	r1, r3
 8001c54:	4610      	mov	r0, r2
 8001c56:	f001 fbf3 	bl	8003440 <writeKeybitPacket>
 8001c5a:	e15e      	b.n	8001f1a <main+0x7aa>
				  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
				  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
			  }
		  }

		  else if (settings_mode == 'T'){
 8001c5c:	4b20      	ldr	r3, [pc, #128]	; (8001ce0 <main+0x570>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b54      	cmp	r3, #84	; 0x54
 8001c62:	f040 815a 	bne.w	8001f1a <main+0x7aa>
			  readPacket();
 8001c66:	f001 fb35 	bl	80032d4 <readPacket>
			  if (!(ptrdev->RSSI_counter)){
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <main+0x54c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d137      	bne.n	8001ce4 <main+0x574>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001c74:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <main+0x548>)
 8001c76:	781a      	ldrb	r2, [r3, #0]
 8001c78:	4b10      	ldr	r3, [pc, #64]	; (8001cbc <main+0x54c>)
 8001c7a:	681d      	ldr	r5, [r3, #0]
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	f7fe fc41 	bl	8000504 <__aeabi_ui2d>
 8001c82:	4603      	mov	r3, r0
 8001c84:	460c      	mov	r4, r1
 8001c86:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <main+0x54c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	ed93 7b04 	vldr	d7, [r3, #16]
 8001c92:	eeb0 0a47 	vmov.f32	s0, s14
 8001c96:	eef0 0a67 	vmov.f32	s1, s15
 8001c9a:	f010 febd 	bl	8012a18 <round>
 8001c9e:	ec52 1b10 	vmov	r1, r2, d0
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <main+0x54c>)
 8001ca4:	681c      	ldr	r4, [r3, #0]
 8001ca6:	4608      	mov	r0, r1
 8001ca8:	4611      	mov	r1, r2
 8001caa:	f7fe feb7 	bl	8000a1c <__aeabi_d2uiz>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	8123      	strh	r3, [r4, #8]
 8001cb4:	e061      	b.n	8001d7a <main+0x60a>
 8001cb6:	bf00      	nop
 8001cb8:	20000a67 	.word	0x20000a67
 8001cbc:	2000075c 	.word	0x2000075c
 8001cc0:	20000a64 	.word	0x20000a64
 8001cc4:	2000026e 	.word	0x2000026e
 8001cc8:	08012bc0 	.word	0x08012bc0
 8001ccc:	200008c1 	.word	0x200008c1
 8001cd0:	2000099c 	.word	0x2000099c
 8001cd4:	200008e4 	.word	0x200008e4
 8001cd8:	20000aac 	.word	0x20000aac
 8001cdc:	20000758 	.word	0x20000758
 8001ce0:	20000038 	.word	0x20000038
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001ce4:	4b91      	ldr	r3, [pc, #580]	; (8001f2c <main+0x7bc>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc1b 	bl	8000524 <__aeabi_i2d>
 8001cee:	4b90      	ldr	r3, [pc, #576]	; (8001f30 <main+0x7c0>)
 8001cf0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4623      	mov	r3, r4
 8001cf8:	f7fe fc7e 	bl	80005f8 <__aeabi_dmul>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	460c      	mov	r4, r1
 8001d00:	4698      	mov	r8, r3
 8001d02:	46a1      	mov	r9, r4
 8001d04:	4b8a      	ldr	r3, [pc, #552]	; (8001f30 <main+0x7c0>)
 8001d06:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4623      	mov	r3, r4
 8001d0e:	f04f 0000 	mov.w	r0, #0
 8001d12:	4988      	ldr	r1, [pc, #544]	; (8001f34 <main+0x7c4>)
 8001d14:	f7fe fab8 	bl	8000288 <__aeabi_dsub>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	460c      	mov	r4, r1
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	4621      	mov	r1, r4
 8001d20:	4b85      	ldr	r3, [pc, #532]	; (8001f38 <main+0x7c8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4623      	mov	r3, r4
 8001d2c:	f7fe fc64 	bl	80005f8 <__aeabi_dmul>
 8001d30:	4603      	mov	r3, r0
 8001d32:	460c      	mov	r4, r1
 8001d34:	4619      	mov	r1, r3
 8001d36:	4622      	mov	r2, r4
 8001d38:	4b7f      	ldr	r3, [pc, #508]	; (8001f38 <main+0x7c8>)
 8001d3a:	681d      	ldr	r5, [r3, #0]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	460a      	mov	r2, r1
 8001d40:	4640      	mov	r0, r8
 8001d42:	4649      	mov	r1, r9
 8001d44:	f7fe faa2 	bl	800028c <__adddf3>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	460c      	mov	r4, r1
 8001d4c:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001d50:	4b79      	ldr	r3, [pc, #484]	; (8001f38 <main+0x7c8>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	ed93 7b04 	vldr	d7, [r3, #16]
 8001d58:	eeb0 0a47 	vmov.f32	s0, s14
 8001d5c:	eef0 0a67 	vmov.f32	s1, s15
 8001d60:	f010 fe5a 	bl	8012a18 <round>
 8001d64:	ec52 1b10 	vmov	r1, r2, d0
 8001d68:	4b73      	ldr	r3, [pc, #460]	; (8001f38 <main+0x7c8>)
 8001d6a:	681c      	ldr	r4, [r3, #0]
 8001d6c:	4608      	mov	r0, r1
 8001d6e:	4611      	mov	r1, r2
 8001d70:	f7fe fe54 	bl	8000a1c <__aeabi_d2uiz>
 8001d74:	4603      	mov	r3, r0
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	8123      	strh	r3, [r4, #8]
			  }
			  (ptrdev->RSSI_counter)++;
 8001d7a:	4b6f      	ldr	r3, [pc, #444]	; (8001f38 <main+0x7c8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	3201      	adds	r2, #1
 8001d82:	605a      	str	r2, [r3, #4]


			  // ---Key generation algorithm TX---
			  // Wait for 100 RSSI values
			  if(ptrdev->RSSI_counter > 100){
 8001d84:	4b6c      	ldr	r3, [pc, #432]	; (8001f38 <main+0x7c8>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b64      	cmp	r3, #100	; 0x64
 8001d8c:	f240 80b3 	bls.w	8001ef6 <main+0x786>
				  // Delay for new keybit is passed
				  if (ptrdev->key_chosen_wait_timer == 0){
 8001d90:	4b69      	ldr	r3, [pc, #420]	; (8001f38 <main+0x7c8>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d153      	bne.n	8001e44 <main+0x6d4>
					  // RSS below threshold -> keybit = 0
					  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8001d9c:	4b63      	ldr	r3, [pc, #396]	; (8001f2c <main+0x7bc>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b65      	ldr	r3, [pc, #404]	; (8001f38 <main+0x7c8>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	891b      	ldrh	r3, [r3, #8]
 8001da8:	4619      	mov	r1, r3
 8001daa:	4b64      	ldr	r3, [pc, #400]	; (8001f3c <main+0x7cc>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	1acb      	subs	r3, r1, r3
 8001db0:	429a      	cmp	r2, r3
 8001db2:	da1b      	bge.n	8001dec <main+0x67c>
						  if ((ptrdev->keybits_8bit) < 8){
 8001db4:	4b60      	ldr	r3, [pc, #384]	; (8001f38 <main+0x7c8>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	7e1b      	ldrb	r3, [r3, #24]
 8001dba:	2b07      	cmp	r3, #7
 8001dbc:	d84a      	bhi.n	8001e54 <main+0x6e4>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 8001dbe:	4b5e      	ldr	r3, [pc, #376]	; (8001f38 <main+0x7c8>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	7e5a      	ldrb	r2, [r3, #25]
 8001dc4:	4b5c      	ldr	r3, [pc, #368]	; (8001f38 <main+0x7c8>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	0052      	lsls	r2, r2, #1
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001dce:	4b5a      	ldr	r3, [pc, #360]	; (8001f38 <main+0x7c8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	7e1a      	ldrb	r2, [r3, #24]
 8001dd4:	3201      	adds	r2, #1
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001dda:	22aa      	movs	r2, #170	; 0xaa
 8001ddc:	4b58      	ldr	r3, [pc, #352]	; (8001f40 <main+0x7d0>)
 8001dde:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8001de0:	4b55      	ldr	r3, [pc, #340]	; (8001f38 <main+0x7c8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2208      	movs	r2, #8
 8001de6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001dea:	e033      	b.n	8001e54 <main+0x6e4>
						  }
					  }
					  // RSS above threshold -> keybit = 1
					  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8001dec:	4b4f      	ldr	r3, [pc, #316]	; (8001f2c <main+0x7bc>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b51      	ldr	r3, [pc, #324]	; (8001f38 <main+0x7c8>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	891b      	ldrh	r3, [r3, #8]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4b50      	ldr	r3, [pc, #320]	; (8001f3c <main+0x7cc>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	440b      	add	r3, r1
 8001e00:	429a      	cmp	r2, r3
 8001e02:	dd27      	ble.n	8001e54 <main+0x6e4>
						  if ((ptrdev->keybits_8bit) < 8){
 8001e04:	4b4c      	ldr	r3, [pc, #304]	; (8001f38 <main+0x7c8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	7e1b      	ldrb	r3, [r3, #24]
 8001e0a:	2b07      	cmp	r3, #7
 8001e0c:	d822      	bhi.n	8001e54 <main+0x6e4>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8001e0e:	4b4a      	ldr	r3, [pc, #296]	; (8001f38 <main+0x7c8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	7e5b      	ldrb	r3, [r3, #25]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	b25b      	sxtb	r3, r3
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	b25a      	sxtb	r2, r3
 8001e1e:	4b46      	ldr	r3, [pc, #280]	; (8001f38 <main+0x7c8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001e26:	4b44      	ldr	r3, [pc, #272]	; (8001f38 <main+0x7c8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	7e1a      	ldrb	r2, [r3, #24]
 8001e2c:	3201      	adds	r2, #1
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001e32:	22aa      	movs	r2, #170	; 0xaa
 8001e34:	4b42      	ldr	r3, [pc, #264]	; (8001f40 <main+0x7d0>)
 8001e36:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8001e38:	4b3f      	ldr	r3, [pc, #252]	; (8001f38 <main+0x7c8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2208      	movs	r2, #8
 8001e3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001e42:	e007      	b.n	8001e54 <main+0x6e4>
						  }
					  }
				  }
				  else{
					  (ptrdev->key_chosen_wait_timer)--;
 8001e44:	4b3c      	ldr	r3, [pc, #240]	; (8001f38 <main+0x7c8>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001e4c:	3a01      	subs	r2, #1
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				  }

				  // Hamming
				  if(ptrdev->keybits_8bit == 8){
 8001e54:	4b38      	ldr	r3, [pc, #224]	; (8001f38 <main+0x7c8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	7e1b      	ldrb	r3, [r3, #24]
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d139      	bne.n	8001ed2 <main+0x762>
					  // Prepare Hamming-code
					  Hamming = Hamming_create(ptrdev->key_8bit);
 8001e5e:	4b36      	ldr	r3, [pc, #216]	; (8001f38 <main+0x7c8>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	7e5b      	ldrb	r3, [r3, #25]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f001 fc19 	bl	800369c <Hamming_create>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b35      	ldr	r3, [pc, #212]	; (8001f44 <main+0x7d4>)
 8001e70:	701a      	strb	r2, [r3, #0]

					  // Shift 8-bit key in 32-bit key
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001e72:	4b31      	ldr	r3, [pc, #196]	; (8001f38 <main+0x7c8>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	69db      	ldr	r3, [r3, #28]
 8001e78:	021a      	lsls	r2, r3, #8
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <main+0x7c8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	7e5b      	ldrb	r3, [r3, #25]
 8001e80:	4619      	mov	r1, r3
 8001e82:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <main+0x7c8>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	61da      	str	r2, [r3, #28]
					  // Reset 8-bit key
					  ptrdev->key_8bit = 0;
 8001e8a:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <main+0x7c8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001e92:	4b29      	ldr	r3, [pc, #164]	; (8001f38 <main+0x7c8>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2200      	movs	r2, #0
 8001e98:	761a      	strb	r2, [r3, #24]
					  // Update number of 8-bit keys in 32-bit key
					  (ptrdev->keybytes_32bit)++;
 8001e9a:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <main+0x7c8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	7e9a      	ldrb	r2, [r3, #26]
 8001ea0:	3201      	adds	r2, #1
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_Hamming;
 8001ea6:	22ab      	movs	r2, #171	; 0xab
 8001ea8:	4b25      	ldr	r3, [pc, #148]	; (8001f40 <main+0x7d0>)
 8001eaa:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001eac:	4b22      	ldr	r3, [pc, #136]	; (8001f38 <main+0x7c8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	69da      	ldr	r2, [r3, #28]
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	4924      	ldr	r1, [pc, #144]	; (8001f48 <main+0x7d8>)
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f010 f85c 	bl	8011f74 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001ebc:	1d3b      	adds	r3, r7, #4
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe f986 	bl	80001d0 <strlen>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	4611      	mov	r1, r2
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f00f f803 	bl	8010ed8 <CDC_Transmit_FS>
				  }

				  // CRC
				  if(ptrdev->keybytes_32bit == 4){
 8001ed2:	4b19      	ldr	r3, [pc, #100]	; (8001f38 <main+0x7c8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	7e9b      	ldrb	r3, [r3, #26]
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d10c      	bne.n	8001ef6 <main+0x786>

					  // calculate CRC

					  // Update number of "new" 32-bit keys
					  (ptrdev->key_counter_32bit)++;
 8001edc:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <main+0x7c8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	8c1a      	ldrh	r2, [r3, #32]
 8001ee2:	3201      	adds	r2, #1
 8001ee4:	b292      	uxth	r2, r2
 8001ee6:	841a      	strh	r2, [r3, #32]
					  (ptrdev->keybytes_32bit) = 0;
 8001ee8:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <main+0x7c8>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2200      	movs	r2, #0
 8001eee:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_CRC;
 8001ef0:	22ac      	movs	r2, #172	; 0xac
 8001ef2:	4b13      	ldr	r3, [pc, #76]	; (8001f40 <main+0x7d0>)
 8001ef4:	701a      	strb	r2, [r3, #0]

				  }
			  }
			  if(encryption_byte !=0){
 8001ef6:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <main+0x7d0>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00d      	beq.n	8001f1a <main+0x7aa>
				  HAL_Delay(1); //Delay om RX niet t flooden met packets ( was 1)
 8001efe:	2001      	movs	r0, #1
 8001f00:	f002 fdd0 	bl	8004aa4 <HAL_Delay>
				  writeKeybitPacket(ptrdev, encryption_byte);
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <main+0x7c8>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <main+0x7d0>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4610      	mov	r0, r2
 8001f10:	f001 fa96 	bl	8003440 <writeKeybitPacket>
				  encryption_byte = 0;
 8001f14:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <main+0x7d0>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]
			  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
			  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
		  }
	  }

	  if (INT_PACKET_SENT){
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <main+0x7dc>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f43f ac71 	beq.w	8001806 <main+0x96>
		  INT_PACKET_SENT = 0;
 8001f24:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <main+0x7dc>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	701a      	strb	r2, [r3, #0]
	  if (settings_mode == 'T') {
 8001f2a:	e46c      	b.n	8001806 <main+0x96>
 8001f2c:	20000a67 	.word	0x20000a67
 8001f30:	20000040 	.word	0x20000040
 8001f34:	3ff00000 	.word	0x3ff00000
 8001f38:	2000075c 	.word	0x2000075c
 8001f3c:	2000003b 	.word	0x2000003b
 8001f40:	2000026e 	.word	0x2000026e
 8001f44:	20000a64 	.word	0x20000a64
 8001f48:	08012bc0 	.word	0x08012bc0
 8001f4c:	20000270 	.word	0x20000270

08001f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b098      	sub	sp, #96	; 0x60
 8001f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f5a:	2230      	movs	r2, #48	; 0x30
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f00f fc7f 	bl	8011862 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f74:	f107 030c 	add.w	r3, r7, #12
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	4b32      	ldr	r3, [pc, #200]	; (8002050 <SystemClock_Config+0x100>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	4a31      	ldr	r2, [pc, #196]	; (8002050 <SystemClock_Config+0x100>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f90:	6413      	str	r3, [r2, #64]	; 0x40
 8001f92:	4b2f      	ldr	r3, [pc, #188]	; (8002050 <SystemClock_Config+0x100>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	4b2c      	ldr	r3, [pc, #176]	; (8002054 <SystemClock_Config+0x104>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a2b      	ldr	r2, [pc, #172]	; (8002054 <SystemClock_Config+0x104>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fac:	6013      	str	r3, [r2, #0]
 8001fae:	4b29      	ldr	r3, [pc, #164]	; (8002054 <SystemClock_Config+0x104>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001fba:	2305      	movs	r3, #5
 8001fbc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fc2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fcc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001fd2:	2319      	movs	r3, #25
 8001fd4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001fd6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001fda:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001fe0:	2307      	movs	r3, #7
 8001fe2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fe4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f008 f801 	bl	8009ff0 <HAL_RCC_OscConfig>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001ff4:	f001 fcc0 	bl	8003978 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ff8:	230f      	movs	r3, #15
 8001ffa:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002000:	2300      	movs	r3, #0
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002004:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002008:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800200a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800200e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	2105      	movs	r1, #5
 8002016:	4618      	mov	r0, r3
 8002018:	f008 fa5a 	bl	800a4d0 <HAL_RCC_ClockConfig>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8002022:	f001 fca9 	bl	8003978 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002026:	2302      	movs	r3, #2
 8002028:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800202a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800202e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002030:	f107 030c 	add.w	r3, r7, #12
 8002034:	4618      	mov	r0, r3
 8002036:	f008 fc3f 	bl	800a8b8 <HAL_RCCEx_PeriphCLKConfig>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002040:	f001 fc9a 	bl	8003978 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002044:	f008 fb2a 	bl	800a69c <HAL_RCC_EnableCSS>
}
 8002048:	bf00      	nop
 800204a:	3760      	adds	r7, #96	; 0x60
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40023800 	.word	0x40023800
 8002054:	40007000 	.word	0x40007000

08002058 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800205e:	463b      	mov	r3, r7
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800206a:	4b23      	ldr	r3, [pc, #140]	; (80020f8 <MX_ADC1_Init+0xa0>)
 800206c:	4a23      	ldr	r2, [pc, #140]	; (80020fc <MX_ADC1_Init+0xa4>)
 800206e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002070:	4b21      	ldr	r3, [pc, #132]	; (80020f8 <MX_ADC1_Init+0xa0>)
 8002072:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002076:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8002078:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <MX_ADC1_Init+0xa0>)
 800207a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800207e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002080:	4b1d      	ldr	r3, [pc, #116]	; (80020f8 <MX_ADC1_Init+0xa0>)
 8002082:	2200      	movs	r2, #0
 8002084:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002086:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <MX_ADC1_Init+0xa0>)
 8002088:	2200      	movs	r2, #0
 800208a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800208c:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <MX_ADC1_Init+0xa0>)
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002094:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <MX_ADC1_Init+0xa0>)
 8002096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800209a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 800209c:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <MX_ADC1_Init+0xa0>)
 800209e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80020a2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <MX_ADC1_Init+0xa0>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80020aa:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <MX_ADC1_Init+0xa0>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <MX_ADC1_Init+0xa0>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020b8:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <MX_ADC1_Init+0xa0>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020be:	480e      	ldr	r0, [pc, #56]	; (80020f8 <MX_ADC1_Init+0xa0>)
 80020c0:	f002 fd12 	bl	8004ae8 <HAL_ADC_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 80020ca:	f001 fc55 	bl	8003978 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80020ce:	2303      	movs	r3, #3
 80020d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80020d2:	2301      	movs	r3, #1
 80020d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020da:	463b      	mov	r3, r7
 80020dc:	4619      	mov	r1, r3
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <MX_ADC1_Init+0xa0>)
 80020e0:	f002 ffb6 	bl	8005050 <HAL_ADC_ConfigChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80020ea:	f001 fc45 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000820 	.word	0x20000820
 80020fc:	40012000 	.word	0x40012000

08002100 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8002104:	4b0d      	ldr	r3, [pc, #52]	; (800213c <MX_CRYP_Init+0x3c>)
 8002106:	4a0e      	ldr	r2, [pc, #56]	; (8002140 <MX_CRYP_Init+0x40>)
 8002108:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 800210a:	4b0c      	ldr	r3, [pc, #48]	; (800213c <MX_CRYP_Init+0x3c>)
 800210c:	2280      	movs	r2, #128	; 0x80
 800210e:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8002110:	4b0a      	ldr	r3, [pc, #40]	; (800213c <MX_CRYP_Init+0x3c>)
 8002112:	2200      	movs	r2, #0
 8002114:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <MX_CRYP_Init+0x3c>)
 8002118:	4a0a      	ldr	r2, [pc, #40]	; (8002144 <MX_CRYP_Init+0x44>)
 800211a:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <MX_CRYP_Init+0x3c>)
 800211e:	2220      	movs	r2, #32
 8002120:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8002122:	4b06      	ldr	r3, [pc, #24]	; (800213c <MX_CRYP_Init+0x3c>)
 8002124:	2201      	movs	r2, #1
 8002126:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8002128:	4804      	ldr	r0, [pc, #16]	; (800213c <MX_CRYP_Init+0x3c>)
 800212a:	f003 faca 	bl	80056c2 <HAL_CRYP_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8002134:	f001 fc20 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000aac 	.word	0x20000aac
 8002140:	50060000 	.word	0x50060000
 8002144:	08012cfc 	.word	0x08012cfc

08002148 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800214e:	463b      	mov	r3, r7
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002156:	4b0f      	ldr	r3, [pc, #60]	; (8002194 <MX_DAC_Init+0x4c>)
 8002158:	4a0f      	ldr	r2, [pc, #60]	; (8002198 <MX_DAC_Init+0x50>)
 800215a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800215c:	480d      	ldr	r0, [pc, #52]	; (8002194 <MX_DAC_Init+0x4c>)
 800215e:	f004 f8f9 	bl	8006354 <HAL_DAC_Init>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002168:	f001 fc06 	bl	8003978 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800216c:	2300      	movs	r3, #0
 800216e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002170:	2300      	movs	r3, #0
 8002172:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002174:	463b      	mov	r3, r7
 8002176:	2200      	movs	r2, #0
 8002178:	4619      	mov	r1, r3
 800217a:	4806      	ldr	r0, [pc, #24]	; (8002194 <MX_DAC_Init+0x4c>)
 800217c:	f004 f9e1 	bl	8006542 <HAL_DAC_ConfigChannel>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002186:	f001 fbf7 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200008ac 	.word	0x200008ac
 8002198:	40007400 	.word	0x40007400

0800219c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <MX_I2C1_Init+0x50>)
 80021a2:	4a13      	ldr	r2, [pc, #76]	; (80021f0 <MX_I2C1_Init+0x54>)
 80021a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <MX_I2C1_Init+0x50>)
 80021a8:	4a12      	ldr	r2, [pc, #72]	; (80021f4 <MX_I2C1_Init+0x58>)
 80021aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021ac:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <MX_I2C1_Init+0x50>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <MX_I2C1_Init+0x50>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <MX_I2C1_Init+0x50>)
 80021ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <MX_I2C1_Init+0x50>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <MX_I2C1_Init+0x50>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021cc:	4b07      	ldr	r3, [pc, #28]	; (80021ec <MX_I2C1_Init+0x50>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <MX_I2C1_Init+0x50>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <MX_I2C1_Init+0x50>)
 80021da:	f004 fc43 	bl	8006a64 <HAL_I2C_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021e4:	f001 fbc8 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000700 	.word	0x20000700
 80021f0:	40005400 	.word	0x40005400
 80021f4:	00061a80 	.word	0x00061a80

080021f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800220c:	2300      	movs	r3, #0
 800220e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <MX_RTC_Init+0xac>)
 8002212:	4a25      	ldr	r2, [pc, #148]	; (80022a8 <MX_RTC_Init+0xb0>)
 8002214:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002216:	4b23      	ldr	r3, [pc, #140]	; (80022a4 <MX_RTC_Init+0xac>)
 8002218:	2200      	movs	r2, #0
 800221a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800221c:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <MX_RTC_Init+0xac>)
 800221e:	227f      	movs	r2, #127	; 0x7f
 8002220:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002222:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <MX_RTC_Init+0xac>)
 8002224:	22ff      	movs	r2, #255	; 0xff
 8002226:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002228:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <MX_RTC_Init+0xac>)
 800222a:	2200      	movs	r2, #0
 800222c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800222e:	4b1d      	ldr	r3, [pc, #116]	; (80022a4 <MX_RTC_Init+0xac>)
 8002230:	2200      	movs	r2, #0
 8002232:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002234:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <MX_RTC_Init+0xac>)
 8002236:	2200      	movs	r2, #0
 8002238:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800223a:	481a      	ldr	r0, [pc, #104]	; (80022a4 <MX_RTC_Init+0xac>)
 800223c:	f008 fc1e 	bl	800aa7c <HAL_RTC_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002246:	f001 fb97 	bl	8003978 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800224a:	230c      	movs	r3, #12
 800224c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 800224e:	233b      	movs	r3, #59	; 0x3b
 8002250:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8002252:	2300      	movs	r3, #0
 8002254:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800225e:	1d3b      	adds	r3, r7, #4
 8002260:	2200      	movs	r2, #0
 8002262:	4619      	mov	r1, r3
 8002264:	480f      	ldr	r0, [pc, #60]	; (80022a4 <MX_RTC_Init+0xac>)
 8002266:	f008 fc9a 	bl	800ab9e <HAL_RTC_SetTime>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002270:	f001 fb82 	bl	8003978 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002274:	2301      	movs	r3, #1
 8002276:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8002278:	2305      	movs	r3, #5
 800227a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 800227c:	231f      	movs	r3, #31
 800227e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002284:	463b      	mov	r3, r7
 8002286:	2200      	movs	r2, #0
 8002288:	4619      	mov	r1, r3
 800228a:	4806      	ldr	r0, [pc, #24]	; (80022a4 <MX_RTC_Init+0xac>)
 800228c:	f008 fd44 	bl	800ad18 <HAL_RTC_SetDate>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002296:	f001 fb6f 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800229a:	bf00      	nop
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200008c4 	.word	0x200008c4
 80022a8:	40002800 	.word	0x40002800

080022ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80022b0:	4b17      	ldr	r3, [pc, #92]	; (8002310 <MX_SPI1_Init+0x64>)
 80022b2:	4a18      	ldr	r2, [pc, #96]	; (8002314 <MX_SPI1_Init+0x68>)
 80022b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022b6:	4b16      	ldr	r3, [pc, #88]	; (8002310 <MX_SPI1_Init+0x64>)
 80022b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022be:	4b14      	ldr	r3, [pc, #80]	; (8002310 <MX_SPI1_Init+0x64>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <MX_SPI1_Init+0x64>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022ca:	4b11      	ldr	r3, [pc, #68]	; (8002310 <MX_SPI1_Init+0x64>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022d0:	4b0f      	ldr	r3, [pc, #60]	; (8002310 <MX_SPI1_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022d6:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <MX_SPI1_Init+0x64>)
 80022d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022de:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <MX_SPI1_Init+0x64>)
 80022e0:	2210      	movs	r2, #16
 80022e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022e4:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <MX_SPI1_Init+0x64>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ea:	4b09      	ldr	r3, [pc, #36]	; (8002310 <MX_SPI1_Init+0x64>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022f0:	4b07      	ldr	r3, [pc, #28]	; (8002310 <MX_SPI1_Init+0x64>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <MX_SPI1_Init+0x64>)
 80022f8:	220a      	movs	r2, #10
 80022fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022fc:	4804      	ldr	r0, [pc, #16]	; (8002310 <MX_SPI1_Init+0x64>)
 80022fe:	f008 fe24 	bl	800af4a <HAL_SPI_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002308:	f001 fb36 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}
 8002310:	200009cc 	.word	0x200009cc
 8002314:	40013000 	.word	0x40013000

08002318 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800231c:	4b17      	ldr	r3, [pc, #92]	; (800237c <MX_SPI2_Init+0x64>)
 800231e:	4a18      	ldr	r2, [pc, #96]	; (8002380 <MX_SPI2_Init+0x68>)
 8002320:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002322:	4b16      	ldr	r3, [pc, #88]	; (800237c <MX_SPI2_Init+0x64>)
 8002324:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002328:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800232a:	4b14      	ldr	r3, [pc, #80]	; (800237c <MX_SPI2_Init+0x64>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <MX_SPI2_Init+0x64>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002336:	4b11      	ldr	r3, [pc, #68]	; (800237c <MX_SPI2_Init+0x64>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800233c:	4b0f      	ldr	r3, [pc, #60]	; (800237c <MX_SPI2_Init+0x64>)
 800233e:	2200      	movs	r2, #0
 8002340:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002342:	4b0e      	ldr	r3, [pc, #56]	; (800237c <MX_SPI2_Init+0x64>)
 8002344:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002348:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800234a:	4b0c      	ldr	r3, [pc, #48]	; (800237c <MX_SPI2_Init+0x64>)
 800234c:	2210      	movs	r2, #16
 800234e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002350:	4b0a      	ldr	r3, [pc, #40]	; (800237c <MX_SPI2_Init+0x64>)
 8002352:	2200      	movs	r2, #0
 8002354:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <MX_SPI2_Init+0x64>)
 8002358:	2200      	movs	r2, #0
 800235a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800235c:	4b07      	ldr	r3, [pc, #28]	; (800237c <MX_SPI2_Init+0x64>)
 800235e:	2200      	movs	r2, #0
 8002360:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002362:	4b06      	ldr	r3, [pc, #24]	; (800237c <MX_SPI2_Init+0x64>)
 8002364:	220a      	movs	r2, #10
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002368:	4804      	ldr	r0, [pc, #16]	; (800237c <MX_SPI2_Init+0x64>)
 800236a:	f008 fdee 	bl	800af4a <HAL_SPI_Init>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002374:	f001 fb00 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002378:	bf00      	nop
 800237a:	bd80      	pop	{r7, pc}
 800237c:	200006a8 	.word	0x200006a8
 8002380:	40003800 	.word	0x40003800

08002384 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b096      	sub	sp, #88	; 0x58
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800238a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	605a      	str	r2, [r3, #4]
 8002394:	609a      	str	r2, [r3, #8]
 8002396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002398:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	605a      	str	r2, [r3, #4]
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	60da      	str	r2, [r3, #12]
 80023b0:	611a      	str	r2, [r3, #16]
 80023b2:	615a      	str	r2, [r3, #20]
 80023b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	2220      	movs	r2, #32
 80023ba:	2100      	movs	r1, #0
 80023bc:	4618      	mov	r0, r3
 80023be:	f00f fa50 	bl	8011862 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023c2:	4b3e      	ldr	r3, [pc, #248]	; (80024bc <MX_TIM1_Init+0x138>)
 80023c4:	4a3e      	ldr	r2, [pc, #248]	; (80024c0 <MX_TIM1_Init+0x13c>)
 80023c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 80023c8:	4b3c      	ldr	r3, [pc, #240]	; (80024bc <MX_TIM1_Init+0x138>)
 80023ca:	f244 129f 	movw	r2, #16799	; 0x419f
 80023ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d0:	4b3a      	ldr	r3, [pc, #232]	; (80024bc <MX_TIM1_Init+0x138>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80023d6:	4b39      	ldr	r3, [pc, #228]	; (80024bc <MX_TIM1_Init+0x138>)
 80023d8:	2263      	movs	r2, #99	; 0x63
 80023da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023dc:	4b37      	ldr	r3, [pc, #220]	; (80024bc <MX_TIM1_Init+0x138>)
 80023de:	2200      	movs	r2, #0
 80023e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023e2:	4b36      	ldr	r3, [pc, #216]	; (80024bc <MX_TIM1_Init+0x138>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023e8:	4b34      	ldr	r3, [pc, #208]	; (80024bc <MX_TIM1_Init+0x138>)
 80023ea:	2280      	movs	r2, #128	; 0x80
 80023ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023ee:	4833      	ldr	r0, [pc, #204]	; (80024bc <MX_TIM1_Init+0x138>)
 80023f0:	f00a f84c 	bl	800c48c <HAL_TIM_Base_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80023fa:	f001 fabd 	bl	8003978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002402:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002404:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002408:	4619      	mov	r1, r3
 800240a:	482c      	ldr	r0, [pc, #176]	; (80024bc <MX_TIM1_Init+0x138>)
 800240c:	f00a fc46 	bl	800cc9c <HAL_TIM_ConfigClockSource>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002416:	f001 faaf 	bl	8003978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800241a:	4828      	ldr	r0, [pc, #160]	; (80024bc <MX_TIM1_Init+0x138>)
 800241c:	f00a f99c 	bl	800c758 <HAL_TIM_PWM_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002426:	f001 faa7 	bl	8003978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002432:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002436:	4619      	mov	r1, r3
 8002438:	4820      	ldr	r0, [pc, #128]	; (80024bc <MX_TIM1_Init+0x138>)
 800243a:	f00b f81f 	bl	800d47c <HAL_TIMEx_MasterConfigSynchronization>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002444:	f001 fa98 	bl	8003978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002448:	2360      	movs	r3, #96	; 0x60
 800244a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002450:	2300      	movs	r3, #0
 8002452:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002454:	2300      	movs	r3, #0
 8002456:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800245c:	2300      	movs	r3, #0
 800245e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002460:	2300      	movs	r3, #0
 8002462:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002468:	2200      	movs	r2, #0
 800246a:	4619      	mov	r1, r3
 800246c:	4813      	ldr	r0, [pc, #76]	; (80024bc <MX_TIM1_Init+0x138>)
 800246e:	f00a fb4f 	bl	800cb10 <HAL_TIM_PWM_ConfigChannel>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002478:	f001 fa7e 	bl	8003978 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800247c:	2300      	movs	r3, #0
 800247e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002480:	2300      	movs	r3, #0
 8002482:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002490:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002494:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002496:	2300      	movs	r3, #0
 8002498:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800249a:	1d3b      	adds	r3, r7, #4
 800249c:	4619      	mov	r1, r3
 800249e:	4807      	ldr	r0, [pc, #28]	; (80024bc <MX_TIM1_Init+0x138>)
 80024a0:	f00b f868 	bl	800d574 <HAL_TIMEx_ConfigBreakDeadTime>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80024aa:	f001 fa65 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80024ae:	4803      	ldr	r0, [pc, #12]	; (80024bc <MX_TIM1_Init+0x138>)
 80024b0:	f001 ffe6 	bl	8004480 <HAL_TIM_MspPostInit>

}
 80024b4:	bf00      	nop
 80024b6:	3758      	adds	r7, #88	; 0x58
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20000914 	.word	0x20000914
 80024c0:	40010000 	.word	0x40010000

080024c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ca:	f107 0308 	add.w	r3, r7, #8
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d8:	463b      	mov	r3, r7
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024e0:	4b1d      	ldr	r3, [pc, #116]	; (8002558 <MX_TIM2_Init+0x94>)
 80024e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024e8:	4b1b      	ldr	r3, [pc, #108]	; (8002558 <MX_TIM2_Init+0x94>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ee:	4b1a      	ldr	r3, [pc, #104]	; (8002558 <MX_TIM2_Init+0x94>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 80024f4:	4b18      	ldr	r3, [pc, #96]	; (8002558 <MX_TIM2_Init+0x94>)
 80024f6:	f642 1203 	movw	r2, #10499	; 0x2903
 80024fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024fc:	4b16      	ldr	r3, [pc, #88]	; (8002558 <MX_TIM2_Init+0x94>)
 80024fe:	2200      	movs	r2, #0
 8002500:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002502:	4b15      	ldr	r3, [pc, #84]	; (8002558 <MX_TIM2_Init+0x94>)
 8002504:	2200      	movs	r2, #0
 8002506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002508:	4813      	ldr	r0, [pc, #76]	; (8002558 <MX_TIM2_Init+0x94>)
 800250a:	f009 ffbf 	bl	800c48c <HAL_TIM_Base_Init>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002514:	f001 fa30 	bl	8003978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002518:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800251c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800251e:	f107 0308 	add.w	r3, r7, #8
 8002522:	4619      	mov	r1, r3
 8002524:	480c      	ldr	r0, [pc, #48]	; (8002558 <MX_TIM2_Init+0x94>)
 8002526:	f00a fbb9 	bl	800cc9c <HAL_TIM_ConfigClockSource>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002530:	f001 fa22 	bl	8003978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002534:	2320      	movs	r3, #32
 8002536:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800253c:	463b      	mov	r3, r7
 800253e:	4619      	mov	r1, r3
 8002540:	4805      	ldr	r0, [pc, #20]	; (8002558 <MX_TIM2_Init+0x94>)
 8002542:	f00a ff9b 	bl	800d47c <HAL_TIMEx_MasterConfigSynchronization>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800254c:	f001 fa14 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002550:	bf00      	nop
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000a24 	.word	0x20000a24

0800255c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b08e      	sub	sp, #56	; 0x38
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002562:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	605a      	str	r2, [r3, #4]
 800256c:	609a      	str	r2, [r3, #8]
 800256e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002570:	f107 0320 	add.w	r3, r7, #32
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
 8002588:	615a      	str	r2, [r3, #20]
 800258a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800258c:	4b32      	ldr	r3, [pc, #200]	; (8002658 <MX_TIM3_Init+0xfc>)
 800258e:	4a33      	ldr	r2, [pc, #204]	; (800265c <MX_TIM3_Init+0x100>)
 8002590:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8002592:	4b31      	ldr	r3, [pc, #196]	; (8002658 <MX_TIM3_Init+0xfc>)
 8002594:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002598:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259a:	4b2f      	ldr	r3, [pc, #188]	; (8002658 <MX_TIM3_Init+0xfc>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80025a0:	4b2d      	ldr	r3, [pc, #180]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025a2:	2263      	movs	r2, #99	; 0x63
 80025a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a6:	4b2c      	ldr	r3, [pc, #176]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025ac:	4b2a      	ldr	r3, [pc, #168]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025ae:	2280      	movs	r2, #128	; 0x80
 80025b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025b2:	4829      	ldr	r0, [pc, #164]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025b4:	f009 ff6a 	bl	800c48c <HAL_TIM_Base_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80025be:	f001 f9db 	bl	8003978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025cc:	4619      	mov	r1, r3
 80025ce:	4822      	ldr	r0, [pc, #136]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025d0:	f00a fb64 	bl	800cc9c <HAL_TIM_ConfigClockSource>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80025da:	f001 f9cd 	bl	8003978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80025de:	481e      	ldr	r0, [pc, #120]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025e0:	f00a f8ba 	bl	800c758 <HAL_TIM_PWM_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80025ea:	f001 f9c5 	bl	8003978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ee:	2300      	movs	r3, #0
 80025f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f2:	2300      	movs	r3, #0
 80025f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025f6:	f107 0320 	add.w	r3, r7, #32
 80025fa:	4619      	mov	r1, r3
 80025fc:	4816      	ldr	r0, [pc, #88]	; (8002658 <MX_TIM3_Init+0xfc>)
 80025fe:	f00a ff3d 	bl	800d47c <HAL_TIMEx_MasterConfigSynchronization>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002608:	f001 f9b6 	bl	8003978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800260c:	2360      	movs	r3, #96	; 0x60
 800260e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002610:	2300      	movs	r3, #0
 8002612:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800261c:	1d3b      	adds	r3, r7, #4
 800261e:	2208      	movs	r2, #8
 8002620:	4619      	mov	r1, r3
 8002622:	480d      	ldr	r0, [pc, #52]	; (8002658 <MX_TIM3_Init+0xfc>)
 8002624:	f00a fa74 	bl	800cb10 <HAL_TIM_PWM_ConfigChannel>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800262e:	f001 f9a3 	bl	8003978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002632:	1d3b      	adds	r3, r7, #4
 8002634:	220c      	movs	r2, #12
 8002636:	4619      	mov	r1, r3
 8002638:	4807      	ldr	r0, [pc, #28]	; (8002658 <MX_TIM3_Init+0xfc>)
 800263a:	f00a fa69 	bl	800cb10 <HAL_TIM_PWM_ConfigChannel>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002644:	f001 f998 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002648:	4803      	ldr	r0, [pc, #12]	; (8002658 <MX_TIM3_Init+0xfc>)
 800264a:	f001 ff19 	bl	8004480 <HAL_TIM_MspPostInit>

}
 800264e:	bf00      	nop
 8002650:	3738      	adds	r7, #56	; 0x38
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200007a0 	.word	0x200007a0
 800265c:	40000400 	.word	0x40000400

08002660 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08e      	sub	sp, #56	; 0x38
 8002664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002666:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	605a      	str	r2, [r3, #4]
 8002670:	609a      	str	r2, [r3, #8]
 8002672:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002674:	f107 0320 	add.w	r3, r7, #32
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800267e:	1d3b      	adds	r3, r7, #4
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	605a      	str	r2, [r3, #4]
 8002686:	609a      	str	r2, [r3, #8]
 8002688:	60da      	str	r2, [r3, #12]
 800268a:	611a      	str	r2, [r3, #16]
 800268c:	615a      	str	r2, [r3, #20]
 800268e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002690:	4b2b      	ldr	r3, [pc, #172]	; (8002740 <MX_TIM5_Init+0xe0>)
 8002692:	4a2c      	ldr	r2, [pc, #176]	; (8002744 <MX_TIM5_Init+0xe4>)
 8002694:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002696:	4b2a      	ldr	r3, [pc, #168]	; (8002740 <MX_TIM5_Init+0xe0>)
 8002698:	2200      	movs	r2, #0
 800269a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800269c:	4b28      	ldr	r3, [pc, #160]	; (8002740 <MX_TIM5_Init+0xe0>)
 800269e:	2200      	movs	r2, #0
 80026a0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 80026a2:	4b27      	ldr	r3, [pc, #156]	; (8002740 <MX_TIM5_Init+0xe0>)
 80026a4:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 80026a8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026aa:	4b25      	ldr	r3, [pc, #148]	; (8002740 <MX_TIM5_Init+0xe0>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b0:	4b23      	ldr	r3, [pc, #140]	; (8002740 <MX_TIM5_Init+0xe0>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80026b6:	4822      	ldr	r0, [pc, #136]	; (8002740 <MX_TIM5_Init+0xe0>)
 80026b8:	f009 fee8 	bl	800c48c <HAL_TIM_Base_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80026c2:	f001 f959 	bl	8003978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80026cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026d0:	4619      	mov	r1, r3
 80026d2:	481b      	ldr	r0, [pc, #108]	; (8002740 <MX_TIM5_Init+0xe0>)
 80026d4:	f00a fae2 	bl	800cc9c <HAL_TIM_ConfigClockSource>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80026de:	f001 f94b 	bl	8003978 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80026e2:	4817      	ldr	r0, [pc, #92]	; (8002740 <MX_TIM5_Init+0xe0>)
 80026e4:	f009 ff70 	bl	800c5c8 <HAL_TIM_OC_Init>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80026ee:	f001 f943 	bl	8003978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80026f2:	2340      	movs	r3, #64	; 0x40
 80026f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026f6:	2300      	movs	r3, #0
 80026f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80026fa:	f107 0320 	add.w	r3, r7, #32
 80026fe:	4619      	mov	r1, r3
 8002700:	480f      	ldr	r0, [pc, #60]	; (8002740 <MX_TIM5_Init+0xe0>)
 8002702:	f00a febb 	bl	800d47c <HAL_TIMEx_MasterConfigSynchronization>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800270c:	f001 f934 	bl	8003978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002710:	2330      	movs	r3, #48	; 0x30
 8002712:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8002714:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8002718:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002722:	1d3b      	adds	r3, r7, #4
 8002724:	2200      	movs	r2, #0
 8002726:	4619      	mov	r1, r3
 8002728:	4805      	ldr	r0, [pc, #20]	; (8002740 <MX_TIM5_Init+0xe0>)
 800272a:	f00a f991 	bl	800ca50 <HAL_TIM_OC_ConfigChannel>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002734:	f001 f920 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002738:	bf00      	nop
 800273a:	3738      	adds	r7, #56	; 0x38
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000760 	.word	0x20000760
 8002744:	40000c00 	.word	0x40000c00

08002748 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800274e:	463b      	mov	r3, r7
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002756:	4b15      	ldr	r3, [pc, #84]	; (80027ac <MX_TIM7_Init+0x64>)
 8002758:	4a15      	ldr	r2, [pc, #84]	; (80027b0 <MX_TIM7_Init+0x68>)
 800275a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 800275c:	4b13      	ldr	r3, [pc, #76]	; (80027ac <MX_TIM7_Init+0x64>)
 800275e:	2253      	movs	r2, #83	; 0x53
 8002760:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002762:	4b12      	ldr	r3, [pc, #72]	; (80027ac <MX_TIM7_Init+0x64>)
 8002764:	2200      	movs	r2, #0
 8002766:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002768:	4b10      	ldr	r3, [pc, #64]	; (80027ac <MX_TIM7_Init+0x64>)
 800276a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800276e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002770:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <MX_TIM7_Init+0x64>)
 8002772:	2200      	movs	r2, #0
 8002774:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002776:	480d      	ldr	r0, [pc, #52]	; (80027ac <MX_TIM7_Init+0x64>)
 8002778:	f009 fe88 	bl	800c48c <HAL_TIM_Base_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002782:	f001 f8f9 	bl	8003978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002786:	2300      	movs	r3, #0
 8002788:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278a:	2300      	movs	r3, #0
 800278c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800278e:	463b      	mov	r3, r7
 8002790:	4619      	mov	r1, r3
 8002792:	4806      	ldr	r0, [pc, #24]	; (80027ac <MX_TIM7_Init+0x64>)
 8002794:	f00a fe72 	bl	800d47c <HAL_TIMEx_MasterConfigSynchronization>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800279e:	f001 f8eb 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000a6c 	.word	0x20000a6c
 80027b0:	40001400 	.word	0x40001400

080027b4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ba:	463b      	mov	r3, r7
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80027c6:	4b16      	ldr	r3, [pc, #88]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027c8:	4a16      	ldr	r2, [pc, #88]	; (8002824 <MX_TIM9_Init+0x70>)
 80027ca:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 80027cc:	4b14      	ldr	r3, [pc, #80]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027ce:	f640 729f 	movw	r2, #3999	; 0xf9f
 80027d2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d4:	4b12      	ldr	r3, [pc, #72]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 80027da:	4b11      	ldr	r3, [pc, #68]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027dc:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80027e0:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e2:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027e8:	4b0d      	ldr	r3, [pc, #52]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80027ee:	480c      	ldr	r0, [pc, #48]	; (8002820 <MX_TIM9_Init+0x6c>)
 80027f0:	f009 fe4c 	bl	800c48c <HAL_TIM_Base_Init>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80027fa:	f001 f8bd 	bl	8003978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002802:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002804:	463b      	mov	r3, r7
 8002806:	4619      	mov	r1, r3
 8002808:	4805      	ldr	r0, [pc, #20]	; (8002820 <MX_TIM9_Init+0x6c>)
 800280a:	f00a fa47 	bl	800cc9c <HAL_TIM_ConfigClockSource>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8002814:	f001 f8b0 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002818:	bf00      	nop
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20000954 	.word	0x20000954
 8002824:	40014000 	.word	0x40014000

08002828 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800282c:	4b0e      	ldr	r3, [pc, #56]	; (8002868 <MX_TIM11_Init+0x40>)
 800282e:	4a0f      	ldr	r2, [pc, #60]	; (800286c <MX_TIM11_Init+0x44>)
 8002830:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 8002832:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <MX_TIM11_Init+0x40>)
 8002834:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002838:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <MX_TIM11_Init+0x40>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002840:	4b09      	ldr	r3, [pc, #36]	; (8002868 <MX_TIM11_Init+0x40>)
 8002842:	22ae      	movs	r2, #174	; 0xae
 8002844:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002846:	4b08      	ldr	r3, [pc, #32]	; (8002868 <MX_TIM11_Init+0x40>)
 8002848:	2200      	movs	r2, #0
 800284a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <MX_TIM11_Init+0x40>)
 800284e:	2200      	movs	r2, #0
 8002850:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002852:	4805      	ldr	r0, [pc, #20]	; (8002868 <MX_TIM11_Init+0x40>)
 8002854:	f009 fe1a 	bl	800c48c <HAL_TIM_Base_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800285e:	f001 f88b 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	2000086c 	.word	0x2000086c
 800286c:	40014800 	.word	0x40014800

08002870 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002874:	4b11      	ldr	r3, [pc, #68]	; (80028bc <MX_UART5_Init+0x4c>)
 8002876:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <MX_UART5_Init+0x50>)
 8002878:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800287a:	4b10      	ldr	r3, [pc, #64]	; (80028bc <MX_UART5_Init+0x4c>)
 800287c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002880:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002882:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <MX_UART5_Init+0x4c>)
 8002884:	2200      	movs	r2, #0
 8002886:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002888:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <MX_UART5_Init+0x4c>)
 800288a:	2200      	movs	r2, #0
 800288c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800288e:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <MX_UART5_Init+0x4c>)
 8002890:	2200      	movs	r2, #0
 8002892:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002894:	4b09      	ldr	r3, [pc, #36]	; (80028bc <MX_UART5_Init+0x4c>)
 8002896:	220c      	movs	r2, #12
 8002898:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800289a:	4b08      	ldr	r3, [pc, #32]	; (80028bc <MX_UART5_Init+0x4c>)
 800289c:	2200      	movs	r2, #0
 800289e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <MX_UART5_Init+0x4c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80028a6:	4805      	ldr	r0, [pc, #20]	; (80028bc <MX_UART5_Init+0x4c>)
 80028a8:	f00a feca 	bl	800d640 <HAL_UART_Init>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80028b2:	f001 f861 	bl	8003978 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	200007e0 	.word	0x200007e0
 80028c0:	40005000 	.word	0x40005000

080028c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08a      	sub	sp, #40	; 0x28
 80028c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	4b6c      	ldr	r3, [pc, #432]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a6b      	ldr	r2, [pc, #428]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b69      	ldr	r3, [pc, #420]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	613b      	str	r3, [r7, #16]
 80028f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	4b65      	ldr	r3, [pc, #404]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a64      	ldr	r2, [pc, #400]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b62      	ldr	r3, [pc, #392]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	4b5e      	ldr	r3, [pc, #376]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	4a5d      	ldr	r2, [pc, #372]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	6313      	str	r3, [r2, #48]	; 0x30
 8002922:	4b5b      	ldr	r3, [pc, #364]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	60bb      	str	r3, [r7, #8]
 800292c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	607b      	str	r3, [r7, #4]
 8002932:	4b57      	ldr	r3, [pc, #348]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	4a56      	ldr	r2, [pc, #344]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6313      	str	r3, [r2, #48]	; 0x30
 800293e:	4b54      	ldr	r3, [pc, #336]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	607b      	str	r3, [r7, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	603b      	str	r3, [r7, #0]
 800294e:	4b50      	ldr	r3, [pc, #320]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	4a4f      	ldr	r2, [pc, #316]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 8002954:	f043 0308 	orr.w	r3, r3, #8
 8002958:	6313      	str	r3, [r2, #48]	; 0x30
 800295a:	4b4d      	ldr	r3, [pc, #308]	; (8002a90 <MX_GPIO_Init+0x1cc>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	f003 0308 	and.w	r3, r3, #8
 8002962:	603b      	str	r3, [r7, #0]
 8002964:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8002966:	2200      	movs	r2, #0
 8002968:	2127      	movs	r1, #39	; 0x27
 800296a:	484a      	ldr	r0, [pc, #296]	; (8002a94 <MX_GPIO_Init+0x1d0>)
 800296c:	f004 f848 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002970:	2200      	movs	r2, #0
 8002972:	2106      	movs	r1, #6
 8002974:	4848      	ldr	r0, [pc, #288]	; (8002a98 <MX_GPIO_Init+0x1d4>)
 8002976:	f004 f843 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	f640 0101 	movw	r1, #2049	; 0x801
 8002980:	4846      	ldr	r0, [pc, #280]	; (8002a9c <MX_GPIO_Init+0x1d8>)
 8002982:	f004 f83d 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 8002986:	2327      	movs	r3, #39	; 0x27
 8002988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800298a:	2301      	movs	r3, #1
 800298c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002992:	2300      	movs	r3, #0
 8002994:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002996:	f107 0314 	add.w	r3, r7, #20
 800299a:	4619      	mov	r1, r3
 800299c:	483d      	ldr	r0, [pc, #244]	; (8002a94 <MX_GPIO_Init+0x1d0>)
 800299e:	f003 fe7d 	bl	800669c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 80029a2:	2306      	movs	r3, #6
 80029a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a6:	2301      	movs	r3, #1
 80029a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ae:	2300      	movs	r3, #0
 80029b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4619      	mov	r1, r3
 80029b8:	4837      	ldr	r0, [pc, #220]	; (8002a98 <MX_GPIO_Init+0x1d4>)
 80029ba:	f003 fe6f 	bl	800669c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 80029be:	23d0      	movs	r3, #208	; 0xd0
 80029c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029c2:	4b37      	ldr	r3, [pc, #220]	; (8002aa0 <MX_GPIO_Init+0x1dc>)
 80029c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ca:	f107 0314 	add.w	r3, r7, #20
 80029ce:	4619      	mov	r1, r3
 80029d0:	4830      	ldr	r0, [pc, #192]	; (8002a94 <MX_GPIO_Init+0x1d0>)
 80029d2:	f003 fe63 	bl	800669c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 80029d6:	f640 0301 	movw	r3, #2049	; 0x801
 80029da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029dc:	2301      	movs	r3, #1
 80029de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	4619      	mov	r1, r3
 80029ee:	482b      	ldr	r0, [pc, #172]	; (8002a9c <MX_GPIO_Init+0x1d8>)
 80029f0:	f003 fe54 	bl	800669c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 80029f4:	f24f 0302 	movw	r3, #61442	; 0xf002
 80029f8:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029fa:	4b29      	ldr	r3, [pc, #164]	; (8002aa0 <MX_GPIO_Init+0x1dc>)
 80029fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a02:	f107 0314 	add.w	r3, r7, #20
 8002a06:	4619      	mov	r1, r3
 8002a08:	4824      	ldr	r0, [pc, #144]	; (8002a9c <MX_GPIO_Init+0x1d8>)
 8002a0a:	f003 fe47 	bl	800669c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002a0e:	2304      	movs	r3, #4
 8002a10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a12:	2302      	movs	r3, #2
 8002a14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8002a1e:	230f      	movs	r3, #15
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002a22:	f107 0314 	add.w	r3, r7, #20
 8002a26:	4619      	mov	r1, r3
 8002a28:	481c      	ldr	r0, [pc, #112]	; (8002a9c <MX_GPIO_Init+0x1d8>)
 8002a2a:	f003 fe37 	bl	800669c <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 8002a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	4619      	mov	r1, r3
 8002a42:	4815      	ldr	r0, [pc, #84]	; (8002a98 <MX_GPIO_Init+0x1d4>)
 8002a44:	f003 fe2a 	bl	800669c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002a48:	2200      	movs	r2, #0
 8002a4a:	210f      	movs	r1, #15
 8002a4c:	2007      	movs	r0, #7
 8002a4e:	f002 fe02 	bl	8005656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002a52:	2007      	movs	r0, #7
 8002a54:	f002 fe1b 	bl	800568e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	210f      	movs	r1, #15
 8002a5c:	200a      	movs	r0, #10
 8002a5e:	f002 fdfa 	bl	8005656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a62:	200a      	movs	r0, #10
 8002a64:	f002 fe13 	bl	800568e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	2017      	movs	r0, #23
 8002a6e:	f002 fdf2 	bl	8005656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a72:	2017      	movs	r0, #23
 8002a74:	f002 fe0b 	bl	800568e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	2028      	movs	r0, #40	; 0x28
 8002a7e:	f002 fdea 	bl	8005656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a82:	2028      	movs	r0, #40	; 0x28
 8002a84:	f002 fe03 	bl	800568e <HAL_NVIC_EnableIRQ>

}
 8002a88:	bf00      	nop
 8002a8a:	3728      	adds	r7, #40	; 0x28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40020800 	.word	0x40020800
 8002a98:	40020000 	.word	0x40020000
 8002a9c:	40020400 	.word	0x40020400
 8002aa0:	10110000 	.word	0x10110000

08002aa4 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8002aae:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <delay_us+0x2c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002ab6:	bf00      	nop
 8002ab8:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <delay_us+0x2c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002abe:	88fb      	ldrh	r3, [r7, #6]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d3f9      	bcc.n	8002ab8 <delay_us+0x14>
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	20000a6c 	.word	0x20000a6c

08002ad4 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 8002ade:	88fb      	ldrh	r3, [r7, #6]
 8002ae0:	2b80      	cmp	r3, #128	; 0x80
 8002ae2:	d060      	beq.n	8002ba6 <HAL_GPIO_EXTI_Callback+0xd2>
 8002ae4:	2b80      	cmp	r3, #128	; 0x80
 8002ae6:	dc06      	bgt.n	8002af6 <HAL_GPIO_EXTI_Callback+0x22>
 8002ae8:	2b10      	cmp	r3, #16
 8002aea:	d015      	beq.n	8002b18 <HAL_GPIO_EXTI_Callback+0x44>
 8002aec:	2b40      	cmp	r3, #64	; 0x40
 8002aee:	d02e      	beq.n	8002b4e <HAL_GPIO_EXTI_Callback+0x7a>
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d01d      	beq.n	8002b30 <HAL_GPIO_EXTI_Callback+0x5c>
		case LBO_Pin:
			LED_RGB_status(15,0,0);
			break;

	}
}
 8002af4:	e071      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002afa:	d033      	beq.n	8002b64 <HAL_GPIO_EXTI_Callback+0x90>
 8002afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b00:	dc03      	bgt.n	8002b0a <HAL_GPIO_EXTI_Callback+0x36>
 8002b02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b06:	d059      	beq.n	8002bbc <HAL_GPIO_EXTI_Callback+0xe8>
}
 8002b08:	e067      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002b0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b0e:	d034      	beq.n	8002b7a <HAL_GPIO_EXTI_Callback+0xa6>
 8002b10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b14:	d03c      	beq.n	8002b90 <HAL_GPIO_EXTI_Callback+0xbc>
}
 8002b16:	e060      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_SENT = 1;
 8002b18:	4b32      	ldr	r3, [pc, #200]	; (8002be4 <HAL_GPIO_EXTI_Callback+0x110>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8002b1e:	4b32      	ldr	r3, [pc, #200]	; (8002be8 <HAL_GPIO_EXTI_Callback+0x114>)
 8002b20:	881b      	ldrh	r3, [r3, #0]
 8002b22:	3301      	adds	r3, #1
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	4b30      	ldr	r3, [pc, #192]	; (8002be8 <HAL_GPIO_EXTI_Callback+0x114>)
 8002b28:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8002b2a:	f7fe fb54 	bl	80011d6 <ADF_clear_Tx_flag>
			break;
 8002b2e:	e054      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_RECEIVED = 1;
 8002b30:	4b2e      	ldr	r3, [pc, #184]	; (8002bec <HAL_GPIO_EXTI_Callback+0x118>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002b36:	4b2e      	ldr	r3, [pc, #184]	; (8002bf0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	4b2c      	ldr	r3, [pc, #176]	; (8002bf0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b40:	801a      	strh	r2, [r3, #0]
			delay_us(10);//6
 8002b42:	200a      	movs	r0, #10
 8002b44:	f7ff ffae 	bl	8002aa4 <delay_us>
			ADF_clear_Rx_flag();
 8002b48:	f7fe fb3c 	bl	80011c4 <ADF_clear_Rx_flag>
			break;
 8002b4c:	e045      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			if(TALK_state){
 8002b4e:	4b29      	ldr	r3, [pc, #164]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x120>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d038      	beq.n	8002bc8 <HAL_GPIO_EXTI_Callback+0xf4>
				TALK_state = 0;
 8002b56:	4b27      	ldr	r3, [pc, #156]	; (8002bf4 <HAL_GPIO_EXTI_Callback+0x120>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b5c:	4826      	ldr	r0, [pc, #152]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b5e:	f009 fce4 	bl	800c52a <HAL_TIM_Base_Start_IT>
			break;
 8002b62:	e031      	b.n	8002bc8 <HAL_GPIO_EXTI_Callback+0xf4>
			if(UP_state){
 8002b64:	4b25      	ldr	r3, [pc, #148]	; (8002bfc <HAL_GPIO_EXTI_Callback+0x128>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d02f      	beq.n	8002bcc <HAL_GPIO_EXTI_Callback+0xf8>
				UP_state = 0;
 8002b6c:	4b23      	ldr	r3, [pc, #140]	; (8002bfc <HAL_GPIO_EXTI_Callback+0x128>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b72:	4821      	ldr	r0, [pc, #132]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b74:	f009 fcd9 	bl	800c52a <HAL_TIM_Base_Start_IT>
			break;
 8002b78:	e028      	b.n	8002bcc <HAL_GPIO_EXTI_Callback+0xf8>
			if(LEFT_state){
 8002b7a:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d026      	beq.n	8002bd0 <HAL_GPIO_EXTI_Callback+0xfc>
				LEFT_state = 0;
 8002b82:	4b1f      	ldr	r3, [pc, #124]	; (8002c00 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b88:	481b      	ldr	r0, [pc, #108]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b8a:	f009 fcce 	bl	800c52a <HAL_TIM_Base_Start_IT>
			break;
 8002b8e:	e01f      	b.n	8002bd0 <HAL_GPIO_EXTI_Callback+0xfc>
			if(DOWN_state){
 8002b90:	4b1c      	ldr	r3, [pc, #112]	; (8002c04 <HAL_GPIO_EXTI_Callback+0x130>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d01d      	beq.n	8002bd4 <HAL_GPIO_EXTI_Callback+0x100>
				DOWN_state = 0;
 8002b98:	4b1a      	ldr	r3, [pc, #104]	; (8002c04 <HAL_GPIO_EXTI_Callback+0x130>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b9e:	4816      	ldr	r0, [pc, #88]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x124>)
 8002ba0:	f009 fcc3 	bl	800c52a <HAL_TIM_Base_Start_IT>
			break;
 8002ba4:	e016      	b.n	8002bd4 <HAL_GPIO_EXTI_Callback+0x100>
			if(POWER_state){
 8002ba6:	4b18      	ldr	r3, [pc, #96]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x134>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d014      	beq.n	8002bd8 <HAL_GPIO_EXTI_Callback+0x104>
				POWER_state = 0;
 8002bae:	4b16      	ldr	r3, [pc, #88]	; (8002c08 <HAL_GPIO_EXTI_Callback+0x134>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002bb4:	4810      	ldr	r0, [pc, #64]	; (8002bf8 <HAL_GPIO_EXTI_Callback+0x124>)
 8002bb6:	f009 fcb8 	bl	800c52a <HAL_TIM_Base_Start_IT>
			break;
 8002bba:	e00d      	b.n	8002bd8 <HAL_GPIO_EXTI_Callback+0x104>
			LED_RGB_status(15,0,0);
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	200f      	movs	r0, #15
 8002bc2:	f000 facf 	bl	8003164 <LED_RGB_status>
			break;
 8002bc6:	e008      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bc8:	bf00      	nop
 8002bca:	e006      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bcc:	bf00      	nop
 8002bce:	e004      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bd0:	bf00      	nop
 8002bd2:	e002      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bd4:	bf00      	nop
 8002bd6:	e000      	b.n	8002bda <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bd8:	bf00      	nop
}
 8002bda:	bf00      	nop
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000270 	.word	0x20000270
 8002be8:	20000276 	.word	0x20000276
 8002bec:	2000026f 	.word	0x2000026f
 8002bf0:	20000272 	.word	0x20000272
 8002bf4:	20000050 	.word	0x20000050
 8002bf8:	2000086c 	.word	0x2000086c
 8002bfc:	20000054 	.word	0x20000054
 8002c00:	2000005c 	.word	0x2000005c
 8002c04:	20000058 	.word	0x20000058
 8002c08:	2000004c 	.word	0x2000004c

08002c0c <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c1c:	d101      	bne.n	8002c22 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 8002c1e:	f000 fd11 	bl	8003644 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a9e      	ldr	r2, [pc, #632]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	f040 80d1 	bne.w	8002dd0 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8002c2e:	2180      	movs	r1, #128	; 0x80
 8002c30:	489c      	ldr	r0, [pc, #624]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c32:	f003 fecd 	bl	80069d0 <HAL_GPIO_ReadPin>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d030      	beq.n	8002c9e <HAL_TIM_PeriodElapsedCallback+0x92>
			POWER_state = 1;
 8002c3c:	4b9a      	ldr	r3, [pc, #616]	; (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	601a      	str	r2, [r3, #0]

			ADF_sleep();
 8002c42:	f7fe f91f 	bl	8000e84 <ADF_sleep>

			OLED_shutdown();
 8002c46:	f7fe fc6e 	bl	8001526 <OLED_shutdown>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	4895      	ldr	r0, [pc, #596]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c50:	f003 fed6 	bl	8006a00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8002c54:	2200      	movs	r2, #0
 8002c56:	2102      	movs	r1, #2
 8002c58:	4892      	ldr	r0, [pc, #584]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c5a:	f003 fed1 	bl	8006a00 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002c5e:	4893      	ldr	r0, [pc, #588]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002c60:	f009 fc87 	bl	800c572 <HAL_TIM_Base_Stop_IT>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002c64:	2100      	movs	r1, #0
 8002c66:	4892      	ldr	r0, [pc, #584]	; (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002c68:	f003 fbfc 	bl	8006464 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002c6c:	4891      	ldr	r0, [pc, #580]	; (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002c6e:	f009 fc80 	bl	800c572 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002c72:	4891      	ldr	r0, [pc, #580]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002c74:	f009 fc7d 	bl	800c572 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8002c78:	2100      	movs	r1, #0
 8002c7a:	4890      	ldr	r0, [pc, #576]	; (8002ebc <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002c7c:	f009 fd18 	bl	800c6b0 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8002c80:	488f      	ldr	r0, [pc, #572]	; (8002ec0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002c82:	f002 f845 	bl	8004d10 <HAL_ADC_Stop_IT>

			HAL_Delay(250);
 8002c86:	20fa      	movs	r0, #250	; 0xfa
 8002c88:	f001 ff0c 	bl	8004aa4 <HAL_Delay>

			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002c8c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c90:	f007 f970 	bl	8009f74 <HAL_PWR_EnableWakeUpPin>
			HAL_PWR_EnterSTANDBYMode();
 8002c94:	f007 f994 	bl	8009fc0 <HAL_PWR_EnterSTANDBYMode>

			HAL_TIM_Base_Stop_IT(&htim11);
 8002c98:	488a      	ldr	r0, [pc, #552]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002c9a:	f009 fc6a 	bl	800c572 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8002c9e:	2140      	movs	r1, #64	; 0x40
 8002ca0:	4880      	ldr	r0, [pc, #512]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002ca2:	f003 fe95 	bl	80069d0 <HAL_GPIO_ReadPin>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d019      	beq.n	8002ce0 <HAL_TIM_PeriodElapsedCallback+0xd4>
			// Change mode
			if (settings_mode == 'R'){
 8002cac:	4b86      	ldr	r3, [pc, #536]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b52      	cmp	r3, #82	; 0x52
 8002cb2:	d103      	bne.n	8002cbc <HAL_TIM_PeriodElapsedCallback+0xb0>
				settings_mode = 'T';
 8002cb4:	4b84      	ldr	r3, [pc, #528]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002cb6:	2254      	movs	r2, #84	; 0x54
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	e006      	b.n	8002cca <HAL_TIM_PeriodElapsedCallback+0xbe>
			}
			else if (settings_mode == 'T'){
 8002cbc:	4b82      	ldr	r3, [pc, #520]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b54      	cmp	r3, #84	; 0x54
 8002cc2:	d102      	bne.n	8002cca <HAL_TIM_PeriodElapsedCallback+0xbe>
				settings_mode = 'R';
 8002cc4:	4b80      	ldr	r3, [pc, #512]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002cc6:	2252      	movs	r2, #82	; 0x52
 8002cc8:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8002cca:	4b80      	ldr	r3, [pc, #512]	; (8002ecc <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002cd0:	487c      	ldr	r0, [pc, #496]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002cd2:	f009 fc4e 	bl	800c572 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			HAL_Delay(1);//added later, not sure if needed
 8002cd6:	2001      	movs	r0, #1
 8002cd8:	f001 fee4 	bl	8004aa4 <HAL_Delay>
			setup();
 8002cdc:	f000 f9b0 	bl	8003040 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8002ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ce4:	487a      	ldr	r0, [pc, #488]	; (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002ce6:	f003 fe73 	bl	80069d0 <HAL_GPIO_ReadPin>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d028      	beq.n	8002d42 <HAL_TIM_PeriodElapsedCallback+0x136>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8002cf0:	4b75      	ldr	r3, [pc, #468]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b52      	cmp	r3, #82	; 0x52
 8002cf6:	d11e      	bne.n	8002d36 <HAL_TIM_PeriodElapsedCallback+0x12a>
				if (HGM){
 8002cf8:	4b76      	ldr	r3, [pc, #472]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00d      	beq.n	8002d1c <HAL_TIM_PeriodElapsedCallback+0x110>
					LED_RGB_status(15, 0, 20);
 8002d00:	2214      	movs	r2, #20
 8002d02:	2100      	movs	r1, #0
 8002d04:	200f      	movs	r0, #15
 8002d06:	f000 fa2d 	bl	8003164 <LED_RGB_status>
					HGM =0;
 8002d0a:	4b72      	ldr	r3, [pc, #456]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8002d10:	2201      	movs	r2, #1
 8002d12:	2102      	movs	r1, #2
 8002d14:	4870      	ldr	r0, [pc, #448]	; (8002ed8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002d16:	f003 fe73 	bl	8006a00 <HAL_GPIO_WritePin>
 8002d1a:	e00c      	b.n	8002d36 <HAL_TIM_PeriodElapsedCallback+0x12a>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8002d1c:	220a      	movs	r2, #10
 8002d1e:	2100      	movs	r1, #0
 8002d20:	2000      	movs	r0, #0
 8002d22:	f000 fa1f 	bl	8003164 <LED_RGB_status>
					HGM =1;
 8002d26:	4b6b      	ldr	r3, [pc, #428]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2102      	movs	r1, #2
 8002d30:	4869      	ldr	r0, [pc, #420]	; (8002ed8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002d32:	f003 fe65 	bl	8006a00 <HAL_GPIO_WritePin>
				}
			}

			//ADD FUNCTIONALITY (function up capped)

			UP_state = 1;
 8002d36:	4b69      	ldr	r3, [pc, #420]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002d3c:	4861      	ldr	r0, [pc, #388]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d3e:	f009 fc18 	bl	800c572 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8002d42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d46:	4862      	ldr	r0, [pc, #392]	; (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002d48:	f003 fe42 	bl	80069d0 <HAL_GPIO_ReadPin>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d022      	beq.n	8002d98 <HAL_TIM_PeriodElapsedCallback+0x18c>

			//ADD FUNCTIONALITY (function down capped)
			if(setting_debugscreen==0){
 8002d52:	4b63      	ldr	r3, [pc, #396]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10c      	bne.n	8002d74 <HAL_TIM_PeriodElapsedCallback+0x168>
				setting_debugscreen=1;
 8002d5a:	4b61      	ldr	r3, [pc, #388]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	701a      	strb	r2, [r3, #0]
				OLED_clear_screen();
 8002d60:	f7fe fbd4 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002d64:	4b58      	ldr	r3, [pc, #352]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fe fc9d 	bl	80016a8 <OLED_print_status>
				OLED_update();
 8002d6e:	f7fe fbd4 	bl	800151a <OLED_update>
 8002d72:	e00b      	b.n	8002d8c <HAL_TIM_PeriodElapsedCallback+0x180>
			}
			else{
				setting_debugscreen=0;
 8002d74:	4b5a      	ldr	r3, [pc, #360]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	701a      	strb	r2, [r3, #0]
				OLED_clear_screen();
 8002d7a:	f7fe fbc7 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002d7e:	4b52      	ldr	r3, [pc, #328]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe fc90 	bl	80016a8 <OLED_print_status>
				OLED_update();
 8002d88:	f7fe fbc7 	bl	800151a <OLED_update>
			}

			DOWN_state = 1;
 8002d8c:	4b55      	ldr	r3, [pc, #340]	; (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002d92:	484c      	ldr	r0, [pc, #304]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d94:	f009 fbed 	bl	800c572 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8002d98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d9c:	484c      	ldr	r0, [pc, #304]	; (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002d9e:	f003 fe17 	bl	80069d0 <HAL_GPIO_ReadPin>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d005      	beq.n	8002db4 <HAL_TIM_PeriodElapsedCallback+0x1a8>

			//ADD FUNCTIONALITY (menu left cyclic)

			LEFT_state = 1;
 8002da8:	4b4f      	ldr	r3, [pc, #316]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002dae:	4845      	ldr	r0, [pc, #276]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002db0:	f009 fbdf 	bl	800c572 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8002db4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002db8:	4845      	ldr	r0, [pc, #276]	; (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002dba:	f003 fe09 	bl	80069d0 <HAL_GPIO_ReadPin>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <HAL_TIM_PeriodElapsedCallback+0x1c4>

			//ADD FUNCTIONALITY (menu right cyclic)

			RIGHT_state = 1;
 8002dc4:	4b49      	ldr	r3, [pc, #292]	; (8002eec <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002dca:	483e      	ldr	r0, [pc, #248]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002dcc:	f009 fbd1 	bl	800c572 <HAL_TIM_Base_Stop_IT>


	}

	// Audio has vibrato :( [comment out TIM9 'T']
	if(setting_debugscreen){
 8002dd0:	4b43      	ldr	r3, [pc, #268]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d05f      	beq.n	8002e98 <HAL_TIM_PeriodElapsedCallback+0x28c>
		if(htim->Instance == TIM9){
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a44      	ldr	r2, [pc, #272]	; (8002ef0 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d15a      	bne.n	8002e98 <HAL_TIM_PeriodElapsedCallback+0x28c>
			if(settings_mode == 'R'){
 8002de2:	4b39      	ldr	r3, [pc, #228]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b52      	cmp	r3, #82	; 0x52
 8002de8:	d129      	bne.n	8002e3e <HAL_TIM_PeriodElapsedCallback+0x232>
				OLED_clear_screen();
 8002dea:	f7fe fb8f 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002dee:	4b36      	ldr	r3, [pc, #216]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fe fc58 	bl	80016a8 <OLED_print_status>
				OLED_print_variable("Packets T:  ", packets_sent, 5, 20);
 8002df8:	4b3e      	ldr	r3, [pc, #248]	; (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	2314      	movs	r3, #20
 8002e00:	2205      	movs	r2, #5
 8002e02:	483d      	ldr	r0, [pc, #244]	; (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002e04:	f7fe fbb6 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packets R:  ", packets_received, 5, 30);
 8002e08:	4b3c      	ldr	r3, [pc, #240]	; (8002efc <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	231e      	movs	r3, #30
 8002e10:	2205      	movs	r2, #5
 8002e12:	483b      	ldr	r0, [pc, #236]	; (8002f00 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002e14:	f7fe fbae 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packet/s R: ", packets_received-packets_received_prev, 5, 40);
 8002e18:	4b38      	ldr	r3, [pc, #224]	; (8002efc <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002e1a:	881b      	ldrh	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b39      	ldr	r3, [pc, #228]	; (8002f04 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	4619      	mov	r1, r3
 8002e26:	2328      	movs	r3, #40	; 0x28
 8002e28:	2205      	movs	r2, #5
 8002e2a:	4837      	ldr	r0, [pc, #220]	; (8002f08 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8002e2c:	f7fe fba2 	bl	8001574 <OLED_print_variable>
				OLED_update();
 8002e30:	f7fe fb73 	bl	800151a <OLED_update>
				packets_received_prev = packets_received;
 8002e34:	4b31      	ldr	r3, [pc, #196]	; (8002efc <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002e36:	881a      	ldrh	r2, [r3, #0]
 8002e38:	4b32      	ldr	r3, [pc, #200]	; (8002f04 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002e3a:	801a      	strh	r2, [r3, #0]
				packets_sent_prev = packets_sent;
			}
		}
	}

}
 8002e3c:	e02c      	b.n	8002e98 <HAL_TIM_PeriodElapsedCallback+0x28c>
			else if(settings_mode == 'T'){
 8002e3e:	4b22      	ldr	r3, [pc, #136]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b54      	cmp	r3, #84	; 0x54
 8002e44:	d128      	bne.n	8002e98 <HAL_TIM_PeriodElapsedCallback+0x28c>
				OLED_clear_screen();
 8002e46:	f7fe fb61 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002e4a:	4b1f      	ldr	r3, [pc, #124]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe fc2a 	bl	80016a8 <OLED_print_status>
				OLED_print_variable("Packets T:  ", packets_sent, 5, 20);
 8002e54:	4b27      	ldr	r3, [pc, #156]	; (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	4619      	mov	r1, r3
 8002e5a:	2314      	movs	r3, #20
 8002e5c:	2205      	movs	r2, #5
 8002e5e:	4826      	ldr	r0, [pc, #152]	; (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002e60:	f7fe fb88 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packets R:  ", packets_received, 5, 30);
 8002e64:	4b25      	ldr	r3, [pc, #148]	; (8002efc <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	4619      	mov	r1, r3
 8002e6a:	231e      	movs	r3, #30
 8002e6c:	2205      	movs	r2, #5
 8002e6e:	4824      	ldr	r0, [pc, #144]	; (8002f00 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002e70:	f7fe fb80 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packet/s T: ", packets_sent-packets_sent_prev, 5, 40);
 8002e74:	4b1f      	ldr	r3, [pc, #124]	; (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002e76:	881b      	ldrh	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b24      	ldr	r3, [pc, #144]	; (8002f0c <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002e7c:	881b      	ldrh	r3, [r3, #0]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	4619      	mov	r1, r3
 8002e82:	2328      	movs	r3, #40	; 0x28
 8002e84:	2205      	movs	r2, #5
 8002e86:	4822      	ldr	r0, [pc, #136]	; (8002f10 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8002e88:	f7fe fb74 	bl	8001574 <OLED_print_variable>
				OLED_update();
 8002e8c:	f7fe fb45 	bl	800151a <OLED_update>
				packets_sent_prev = packets_sent;
 8002e90:	4b18      	ldr	r3, [pc, #96]	; (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002e92:	881a      	ldrh	r2, [r3, #0]
 8002e94:	4b1d      	ldr	r3, [pc, #116]	; (8002f0c <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002e96:	801a      	strh	r2, [r3, #0]
}
 8002e98:	bf00      	nop
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40014800 	.word	0x40014800
 8002ea4:	40020800 	.word	0x40020800
 8002ea8:	2000004c 	.word	0x2000004c
 8002eac:	20000a24 	.word	0x20000a24
 8002eb0:	200008ac 	.word	0x200008ac
 8002eb4:	20000914 	.word	0x20000914
 8002eb8:	200007a0 	.word	0x200007a0
 8002ebc:	20000760 	.word	0x20000760
 8002ec0:	20000820 	.word	0x20000820
 8002ec4:	2000086c 	.word	0x2000086c
 8002ec8:	20000038 	.word	0x20000038
 8002ecc:	20000050 	.word	0x20000050
 8002ed0:	40020400 	.word	0x40020400
 8002ed4:	2000026c 	.word	0x2000026c
 8002ed8:	40020000 	.word	0x40020000
 8002edc:	20000054 	.word	0x20000054
 8002ee0:	2000026d 	.word	0x2000026d
 8002ee4:	20000058 	.word	0x20000058
 8002ee8:	2000005c 	.word	0x2000005c
 8002eec:	20000060 	.word	0x20000060
 8002ef0:	40014000 	.word	0x40014000
 8002ef4:	20000276 	.word	0x20000276
 8002ef8:	08012bc8 	.word	0x08012bc8
 8002efc:	20000272 	.word	0x20000272
 8002f00:	08012bd8 	.word	0x08012bd8
 8002f04:	20000274 	.word	0x20000274
 8002f08:	08012be8 	.word	0x08012be8
 8002f0c:	20000278 	.word	0x20000278
 8002f10:	08012bf8 	.word	0x08012bf8

08002f14 <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 8002f1c:	4b1c      	ldr	r3, [pc, #112]	; (8002f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00c      	beq.n	8002f42 <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8002f28:	481a      	ldr	r0, [pc, #104]	; (8002f94 <HAL_ADC_ConvCpltCallback+0x80>)
 8002f2a:	f002 f86f 	bl	800500c <HAL_ADC_GetValue>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <HAL_ADC_ConvCpltCallback+0x84>)
 8002f34:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 8002f36:	4b16      	ldr	r3, [pc, #88]	; (8002f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	4a14      	ldr	r2, [pc, #80]	; (8002f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f3e:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8002f40:	e022      	b.n	8002f88 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 8002f42:	4814      	ldr	r0, [pc, #80]	; (8002f94 <HAL_ADC_ConvCpltCallback+0x80>)
 8002f44:	f002 f862 	bl	800500c <HAL_ADC_GetValue>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	4b13      	ldr	r3, [pc, #76]	; (8002f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8002f4e:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8002f50:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <HAL_ADC_ConvCpltCallback+0x84>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	4b0f      	ldr	r3, [pc, #60]	; (8002f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8002f60:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	085b      	lsrs	r3, r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8002f6c:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <HAL_ADC_ConvCpltCallback+0x8c>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8002f74:	881b      	ldrh	r3, [r3, #0]
 8002f76:	4619      	mov	r1, r3
 8002f78:	4610      	mov	r0, r2
 8002f7a:	f7fe fa35 	bl	80013e8 <circular_buf_put_overwrite>
		adc_counter++;
 8002f7e:	4b04      	ldr	r3, [pc, #16]	; (8002f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	4a02      	ldr	r2, [pc, #8]	; (8002f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f86:	6013      	str	r3, [r2, #0]
}
 8002f88:	bf00      	nop
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	20000280 	.word	0x20000280
 8002f94:	20000820 	.word	0x20000820
 8002f98:	2000027a 	.word	0x2000027a
 8002f9c:	2000027c 	.word	0x2000027c
 8002fa0:	20000758 	.word	0x20000758

08002fa4 <startup>:


void startup(void){
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002faa:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002fae:	f006 fff3 	bl	8009f98 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002fb2:	4b1f      	ldr	r3, [pc, #124]	; (8003030 <startup+0x8c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a1e      	ldr	r2, [pc, #120]	; (8003030 <startup+0x8c>)
 8002fb8:	f043 0304 	orr.w	r3, r3, #4
 8002fbc:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002fbe:	4b1c      	ldr	r3, [pc, #112]	; (8003030 <startup+0x8c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1b      	ldr	r2, [pc, #108]	; (8003030 <startup+0x8c>)
 8002fc4:	f043 0308 	orr.w	r3, r3, #8
 8002fc8:	6013      	str	r3, [r2, #0]

	OLED_init();
 8002fca:	f7fe fa99 	bl	8001500 <OLED_init>
	OLED_print_credits();
 8002fce:	f7fe fb11 	bl	80015f4 <OLED_print_credits>
	OLED_print_status(settings_mode);
 8002fd2:	4b18      	ldr	r3, [pc, #96]	; (8003034 <startup+0x90>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fe fb66 	bl	80016a8 <OLED_print_status>
	OLED_update();
 8002fdc:	f7fe fa9d 	bl	800151a <OLED_update>
	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8002fe0:	4b15      	ldr	r3, [pc, #84]	; (8003038 <startup+0x94>)
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fd feba 	bl	8000d5c <ADF_Init>


	HAL_Delay(1000);
 8002fe8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fec:	f001 fd5a 	bl	8004aa4 <HAL_Delay>
	//OLED_clear_screen();
	ssh1106_Fill(Black);
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	f000 fd69 	bl	8003ac8 <ssh1106_Fill>
	ssh1106_UpdateScreen();
 8002ff6:	f000 fd89 	bl	8003b0c <ssh1106_UpdateScreen>

	ADF_set_turnaround_Tx_Rx();
 8002ffa:	f7fe f831 	bl	8001060 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002ffe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003002:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8003004:	88fb      	ldrh	r3, [r7, #6]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	4618      	mov	r0, r3
 800300a:	f00e fc0f 	bl	801182c <malloc>
 800300e:	4603      	mov	r3, r0
 8003010:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8003012:	88fb      	ldrh	r3, [r7, #6]
 8003014:	4619      	mov	r1, r3
 8003016:	6838      	ldr	r0, [r7, #0]
 8003018:	f7fe f94a 	bl	80012b0 <circular_buf_init>
 800301c:	4602      	mov	r2, r0
 800301e:	4b07      	ldr	r3, [pc, #28]	; (800303c <startup+0x98>)
 8003020:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 8003022:	f000 f80d 	bl	8003040 <setup>

}
 8003026:	bf00      	nop
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40007000 	.word	0x40007000
 8003034:	20000038 	.word	0x20000038
 8003038:	0003bd08 	.word	0x0003bd08
 800303c:	20000758 	.word	0x20000758

08003040 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8003044:	4b30      	ldr	r3, [pc, #192]	; (8003108 <setup+0xc8>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe f975 	bl	8001338 <circular_buf_reset>

	switch(settings_mode){
 800304e:	4b2f      	ldr	r3, [pc, #188]	; (800310c <setup+0xcc>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	2b52      	cmp	r3, #82	; 0x52
 8003054:	d02b      	beq.n	80030ae <setup+0x6e>
 8003056:	2b54      	cmp	r3, #84	; 0x54
 8003058:	d000      	beq.n	800305c <setup+0x1c>
			//while(ADF_RC_READY()==0); //blijft soms hangen als RC niet ready komt
			ADF_set_Rx_mode(); //werkte 21/03
			break;
	}

}
 800305a:	e053      	b.n	8003104 <setup+0xc4>
			LED_RGB_status(0, 10, 0);
 800305c:	2200      	movs	r2, #0
 800305e:	210a      	movs	r1, #10
 8003060:	2000      	movs	r0, #0
 8003062:	f000 f87f 	bl	8003164 <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 8003066:	f7fe f8ad 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 800306a:	f7fe f8b4 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 800306e:	2100      	movs	r1, #0
 8003070:	4827      	ldr	r0, [pc, #156]	; (8003110 <setup+0xd0>)
 8003072:	f003 f9f7 	bl	8006464 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8003076:	4827      	ldr	r0, [pc, #156]	; (8003114 <setup+0xd4>)
 8003078:	f009 fa7b 	bl	800c572 <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 800307c:	2200      	movs	r2, #0
 800307e:	2101      	movs	r1, #1
 8003080:	4825      	ldr	r0, [pc, #148]	; (8003118 <setup+0xd8>)
 8003082:	f003 fcbd 	bl	8006a00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8003086:	2201      	movs	r2, #1
 8003088:	2102      	movs	r1, #2
 800308a:	4823      	ldr	r0, [pc, #140]	; (8003118 <setup+0xd8>)
 800308c:	f003 fcb8 	bl	8006a00 <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8003090:	2100      	movs	r1, #0
 8003092:	4822      	ldr	r0, [pc, #136]	; (800311c <setup+0xdc>)
 8003094:	f009 face 	bl	800c634 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8003098:	4821      	ldr	r0, [pc, #132]	; (8003120 <setup+0xe0>)
 800309a:	f001 fd69 	bl	8004b70 <HAL_ADC_Start_IT>
			OLED_print_status(settings_mode);
 800309e:	4b1b      	ldr	r3, [pc, #108]	; (800310c <setup+0xcc>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fb00 	bl	80016a8 <OLED_print_status>
			OLED_update();
 80030a8:	f7fe fa37 	bl	800151a <OLED_update>
			break;
 80030ac:	e02a      	b.n	8003104 <setup+0xc4>
			LED_RGB_status(0, 0, 10);
 80030ae:	220a      	movs	r2, #10
 80030b0:	2100      	movs	r1, #0
 80030b2:	2000      	movs	r0, #0
 80030b4:	f000 f856 	bl	8003164 <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 80030b8:	f7fe f884 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 80030bc:	f7fe f88b 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 80030c0:	2100      	movs	r1, #0
 80030c2:	4816      	ldr	r0, [pc, #88]	; (800311c <setup+0xdc>)
 80030c4:	f009 faf4 	bl	800c6b0 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 80030c8:	4815      	ldr	r0, [pc, #84]	; (8003120 <setup+0xe0>)
 80030ca:	f001 fe21 	bl	8004d10 <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 80030ce:	2200      	movs	r2, #0
 80030d0:	2102      	movs	r1, #2
 80030d2:	4811      	ldr	r0, [pc, #68]	; (8003118 <setup+0xd8>)
 80030d4:	f003 fc94 	bl	8006a00 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 80030d8:	2201      	movs	r2, #1
 80030da:	2101      	movs	r1, #1
 80030dc:	480e      	ldr	r0, [pc, #56]	; (8003118 <setup+0xd8>)
 80030de:	f003 fc8f 	bl	8006a00 <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80030e2:	2100      	movs	r1, #0
 80030e4:	480a      	ldr	r0, [pc, #40]	; (8003110 <setup+0xd0>)
 80030e6:	f003 f957 	bl	8006398 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 80030ea:	480a      	ldr	r0, [pc, #40]	; (8003114 <setup+0xd4>)
 80030ec:	f009 fa1d 	bl	800c52a <HAL_TIM_Base_Start_IT>
			OLED_print_status(settings_mode);
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <setup+0xcc>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7fe fad7 	bl	80016a8 <OLED_print_status>
			OLED_update();
 80030fa:	f7fe fa0e 	bl	800151a <OLED_update>
			ADF_set_Rx_mode(); //werkte 21/03
 80030fe:	f7fe f813 	bl	8001128 <ADF_set_Rx_mode>
			break;
 8003102:	bf00      	nop
}
 8003104:	bf00      	nop
 8003106:	bd80      	pop	{r7, pc}
 8003108:	20000758 	.word	0x20000758
 800310c:	20000038 	.word	0x20000038
 8003110:	200008ac 	.word	0x200008ac
 8003114:	20000a24 	.word	0x20000a24
 8003118:	40020800 	.word	0x40020800
 800311c:	20000760 	.word	0x20000760
 8003120:	20000820 	.word	0x20000820

08003124 <digipotInit>:

void digipotInit(uint8_t volume){
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 8003132:	2200      	movs	r2, #0
 8003134:	2104      	movs	r1, #4
 8003136:	4809      	ldr	r0, [pc, #36]	; (800315c <digipotInit+0x38>)
 8003138:	f003 fc62 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 800313c:	f107 010c 	add.w	r1, r7, #12
 8003140:	2332      	movs	r3, #50	; 0x32
 8003142:	2201      	movs	r2, #1
 8003144:	4806      	ldr	r0, [pc, #24]	; (8003160 <digipotInit+0x3c>)
 8003146:	f007 ff64 	bl	800b012 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 800314a:	2201      	movs	r2, #1
 800314c:	2104      	movs	r1, #4
 800314e:	4803      	ldr	r0, [pc, #12]	; (800315c <digipotInit+0x38>)
 8003150:	f003 fc56 	bl	8006a00 <HAL_GPIO_WritePin>
}
 8003154:	bf00      	nop
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	40020800 	.word	0x40020800
 8003160:	200006a8 	.word	0x200006a8

08003164 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	80fb      	strh	r3, [r7, #6]
 800316e:	460b      	mov	r3, r1
 8003170:	80bb      	strh	r3, [r7, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8003176:	88fb      	ldrh	r3, [r7, #6]
 8003178:	2b14      	cmp	r3, #20
 800317a:	d901      	bls.n	8003180 <LED_RGB_status+0x1c>
		red = 20;
 800317c:	2314      	movs	r3, #20
 800317e:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8003180:	88bb      	ldrh	r3, [r7, #4]
 8003182:	2b1e      	cmp	r3, #30
 8003184:	d901      	bls.n	800318a <LED_RGB_status+0x26>
		green = 30;
 8003186:	231e      	movs	r3, #30
 8003188:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 800318a:	887b      	ldrh	r3, [r7, #2]
 800318c:	2b23      	cmp	r3, #35	; 0x23
 800318e:	d901      	bls.n	8003194 <LED_RGB_status+0x30>
		blue = 35;
 8003190:	2323      	movs	r3, #35	; 0x23
 8003192:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8003194:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <LED_RGB_status+0x54>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	88fa      	ldrh	r2, [r7, #6]
 800319a:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 800319c:	4b07      	ldr	r3, [pc, #28]	; (80031bc <LED_RGB_status+0x58>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	88ba      	ldrh	r2, [r7, #4]
 80031a2:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 80031a4:	4b05      	ldr	r3, [pc, #20]	; (80031bc <LED_RGB_status+0x58>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	887a      	ldrh	r2, [r7, #2]
 80031aa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr
 80031b8:	20000914 	.word	0x20000914
 80031bc:	200007a0 	.word	0x200007a0

080031c0 <transmitAudioPacket>:

	// Wait for SPI to finish
	while (ADF_SPI_READY() == 0);
}

void transmitAudioPacket(void){
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 80031c6:	2300      	movs	r3, #0
 80031c8:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 80031ca:	2335      	movs	r3, #53	; 0x35
 80031cc:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 80031ce:	4b39      	ldr	r3, [pc, #228]	; (80032b4 <transmitAudioPacket+0xf4>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 80031d6:	23ff      	movs	r3, #255	; 0xff
 80031d8:	73fb      	strb	r3, [r7, #15]
 80031da:	e001      	b.n	80031e0 <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 80031dc:	23fe      	movs	r3, #254	; 0xfe
 80031de:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 80031e0:	2310      	movs	r3, #16
 80031e2:	713b      	strb	r3, [r7, #4]
 80031e4:	7abb      	ldrb	r3, [r7, #10]
 80031e6:	717b      	strb	r3, [r7, #5]
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	71bb      	strb	r3, [r7, #6]
 80031ec:	4b32      	ldr	r3, [pc, #200]	; (80032b8 <transmitAudioPacket+0xf8>)
 80031ee:	22ff      	movs	r2, #255	; 0xff
 80031f0:	701a      	strb	r2, [r3, #0]
 80031f2:	4b31      	ldr	r3, [pc, #196]	; (80032b8 <transmitAudioPacket+0xf8>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	71fb      	strb	r3, [r7, #7]
 80031f8:	2301      	movs	r3, #1
 80031fa:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80031fc:	2300      	movs	r3, #0
 80031fe:	73bb      	strb	r3, [r7, #14]
 8003200:	e00c      	b.n	800321c <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 8003202:	4b2e      	ldr	r3, [pc, #184]	; (80032bc <transmitAudioPacket+0xfc>)
 8003204:	6818      	ldr	r0, [r3, #0]
 8003206:	7bbb      	ldrb	r3, [r7, #14]
 8003208:	4a2d      	ldr	r2, [pc, #180]	; (80032c0 <transmitAudioPacket+0x100>)
 800320a:	4413      	add	r3, r2
 800320c:	4619      	mov	r1, r3
 800320e:	f7fe f913 	bl	8001438 <circular_buf_get>
 8003212:	4603      	mov	r3, r0
 8003214:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003216:	7bbb      	ldrb	r3, [r7, #14]
 8003218:	3301      	adds	r3, #1
 800321a:	73bb      	strb	r3, [r7, #14]
 800321c:	7bbb      	ldrb	r3, [r7, #14]
 800321e:	2b2f      	cmp	r3, #47	; 0x2f
 8003220:	d9ef      	bls.n	8003202 <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 8003222:	4b24      	ldr	r3, [pc, #144]	; (80032b4 <transmitAudioPacket+0xf4>)
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d007      	beq.n	800323a <transmitAudioPacket+0x7a>
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 800322a:	2332      	movs	r3, #50	; 0x32
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	4b25      	ldr	r3, [pc, #148]	; (80032c4 <transmitAudioPacket+0x104>)
 8003230:	2230      	movs	r2, #48	; 0x30
 8003232:	4923      	ldr	r1, [pc, #140]	; (80032c0 <transmitAudioPacket+0x100>)
 8003234:	4824      	ldr	r0, [pc, #144]	; (80032c8 <transmitAudioPacket+0x108>)
 8003236:	f002 fa7d 	bl	8005734 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800323a:	2200      	movs	r2, #0
 800323c:	2104      	movs	r1, #4
 800323e:	4823      	ldr	r0, [pc, #140]	; (80032cc <transmitAudioPacket+0x10c>)
 8003240:	f003 fbde 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8003244:	1d3b      	adds	r3, r7, #4
 8003246:	2205      	movs	r2, #5
 8003248:	4619      	mov	r1, r3
 800324a:	4821      	ldr	r0, [pc, #132]	; (80032d0 <transmitAudioPacket+0x110>)
 800324c:	f008 fac0 	bl	800b7d0 <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8003250:	4b18      	ldr	r3, [pc, #96]	; (80032b4 <transmitAudioPacket+0xf4>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d011      	beq.n	800327c <transmitAudioPacket+0xbc>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003258:	2300      	movs	r3, #0
 800325a:	737b      	strb	r3, [r7, #13]
 800325c:	e00a      	b.n	8003274 <transmitAudioPacket+0xb4>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 800325e:	7b7b      	ldrb	r3, [r7, #13]
 8003260:	4a18      	ldr	r2, [pc, #96]	; (80032c4 <transmitAudioPacket+0x104>)
 8003262:	4413      	add	r3, r2
 8003264:	2201      	movs	r2, #1
 8003266:	4619      	mov	r1, r3
 8003268:	4819      	ldr	r0, [pc, #100]	; (80032d0 <transmitAudioPacket+0x110>)
 800326a:	f008 fab1 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800326e:	7b7b      	ldrb	r3, [r7, #13]
 8003270:	3301      	adds	r3, #1
 8003272:	737b      	strb	r3, [r7, #13]
 8003274:	7b7b      	ldrb	r3, [r7, #13]
 8003276:	2b2f      	cmp	r3, #47	; 0x2f
 8003278:	d9f1      	bls.n	800325e <transmitAudioPacket+0x9e>
 800327a:	e010      	b.n	800329e <transmitAudioPacket+0xde>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800327c:	2300      	movs	r3, #0
 800327e:	733b      	strb	r3, [r7, #12]
 8003280:	e00a      	b.n	8003298 <transmitAudioPacket+0xd8>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 8003282:	7b3b      	ldrb	r3, [r7, #12]
 8003284:	4a0e      	ldr	r2, [pc, #56]	; (80032c0 <transmitAudioPacket+0x100>)
 8003286:	4413      	add	r3, r2
 8003288:	2201      	movs	r2, #1
 800328a:	4619      	mov	r1, r3
 800328c:	4810      	ldr	r0, [pc, #64]	; (80032d0 <transmitAudioPacket+0x110>)
 800328e:	f008 fa9f 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003292:	7b3b      	ldrb	r3, [r7, #12]
 8003294:	3301      	adds	r3, #1
 8003296:	733b      	strb	r3, [r7, #12]
 8003298:	7b3b      	ldrb	r3, [r7, #12]
 800329a:	2b2f      	cmp	r3, #47	; 0x2f
 800329c:	d9f1      	bls.n	8003282 <transmitAudioPacket+0xc2>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800329e:	2201      	movs	r2, #1
 80032a0:	2104      	movs	r1, #4
 80032a2:	480a      	ldr	r0, [pc, #40]	; (80032cc <transmitAudioPacket+0x10c>)
 80032a4:	f003 fbac 	bl	8006a00 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 80032a8:	f7fd ff20 	bl	80010ec <ADF_set_Tx_mode>

}
 80032ac:	bf00      	nop
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	2000003a 	.word	0x2000003a
 80032b8:	20000048 	.word	0x20000048
 80032bc:	20000758 	.word	0x20000758
 80032c0:	2000099c 	.word	0x2000099c
 80032c4:	200008e4 	.word	0x200008e4
 80032c8:	20000aac 	.word	0x20000aac
 80032cc:	40020000 	.word	0x40020000
 80032d0:	200009cc 	.word	0x200009cc

080032d4 <readPacket>:

void readPacket(void){
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 80032da:	4b4f      	ldr	r3, [pc, #316]	; (8003418 <readPacket+0x144>)
 80032dc:	881b      	ldrh	r3, [r3, #0]
 80032de:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 80032e0:	bf00      	nop
 80032e2:	f7fd ff47 	bl	8001174 <ADF_SPI_READY>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0fa      	beq.n	80032e2 <readPacket+0xe>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80032ec:	2200      	movs	r2, #0
 80032ee:	2104      	movs	r1, #4
 80032f0:	484a      	ldr	r0, [pc, #296]	; (800341c <readPacket+0x148>)
 80032f2:	f003 fb85 	bl	8006a00 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 80032f6:	1d3b      	adds	r3, r7, #4
 80032f8:	2202      	movs	r2, #2
 80032fa:	4619      	mov	r1, r3
 80032fc:	4848      	ldr	r0, [pc, #288]	; (8003420 <readPacket+0x14c>)
 80032fe:	f008 fa67 	bl	800b7d0 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 8003302:	2201      	movs	r2, #1
 8003304:	4947      	ldr	r1, [pc, #284]	; (8003424 <readPacket+0x150>)
 8003306:	4846      	ldr	r0, [pc, #280]	; (8003420 <readPacket+0x14c>)
 8003308:	f008 fae4 	bl	800b8d4 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 800330c:	2201      	movs	r2, #1
 800330e:	4946      	ldr	r1, [pc, #280]	; (8003428 <readPacket+0x154>)
 8003310:	4843      	ldr	r0, [pc, #268]	; (8003420 <readPacket+0x14c>)
 8003312:	f008 fadf 	bl	800b8d4 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 8003316:	2201      	movs	r2, #1
 8003318:	4944      	ldr	r1, [pc, #272]	; (800342c <readPacket+0x158>)
 800331a:	4841      	ldr	r0, [pc, #260]	; (8003420 <readPacket+0x14c>)
 800331c:	f008 fada 	bl	800b8d4 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 8003320:	2201      	movs	r2, #1
 8003322:	4943      	ldr	r1, [pc, #268]	; (8003430 <readPacket+0x15c>)
 8003324:	483e      	ldr	r0, [pc, #248]	; (8003420 <readPacket+0x14c>)
 8003326:	f008 fad5 	bl	800b8d4 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 800332a:	4b40      	ldr	r3, [pc, #256]	; (800342c <readPacket+0x158>)
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	22ff      	movs	r2, #255	; 0xff
 8003330:	4293      	cmp	r3, r2
 8003332:	d125      	bne.n	8003380 <readPacket+0xac>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 8003334:	4b3c      	ldr	r3, [pc, #240]	; (8003428 <readPacket+0x154>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	22ff      	movs	r2, #255	; 0xff
 800333a:	4293      	cmp	r3, r2
 800333c:	d004      	beq.n	8003348 <readPacket+0x74>
 800333e:	4b3a      	ldr	r3, [pc, #232]	; (8003428 <readPacket+0x154>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	22fe      	movs	r2, #254	; 0xfe
 8003344:	4293      	cmp	r3, r2
 8003346:	d15d      	bne.n	8003404 <readPacket+0x130>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003348:	2300      	movs	r3, #0
 800334a:	71fb      	strb	r3, [r7, #7]
 800334c:	e00a      	b.n	8003364 <readPacket+0x90>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 800334e:	79fb      	ldrb	r3, [r7, #7]
 8003350:	4a38      	ldr	r2, [pc, #224]	; (8003434 <readPacket+0x160>)
 8003352:	4413      	add	r3, r2
 8003354:	2201      	movs	r2, #1
 8003356:	4619      	mov	r1, r3
 8003358:	4831      	ldr	r0, [pc, #196]	; (8003420 <readPacket+0x14c>)
 800335a:	f008 fabb 	bl	800b8d4 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800335e:	79fb      	ldrb	r3, [r7, #7]
 8003360:	3301      	adds	r3, #1
 8003362:	71fb      	strb	r3, [r7, #7]
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	2b2f      	cmp	r3, #47	; 0x2f
 8003368:	d9f1      	bls.n	800334e <readPacket+0x7a>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 800336a:	2201      	movs	r2, #1
 800336c:	4932      	ldr	r1, [pc, #200]	; (8003438 <readPacket+0x164>)
 800336e:	482c      	ldr	r0, [pc, #176]	; (8003420 <readPacket+0x14c>)
 8003370:	f008 fab0 	bl	800b8d4 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003374:	2201      	movs	r2, #1
 8003376:	2104      	movs	r1, #4
 8003378:	4828      	ldr	r0, [pc, #160]	; (800341c <readPacket+0x148>)
 800337a:	f003 fb41 	bl	8006a00 <HAL_GPIO_WritePin>
 800337e:	e041      	b.n	8003404 <readPacket+0x130>
		}
	}
	else if (Rx_to_ID == source_ID){
 8003380:	4b2a      	ldr	r3, [pc, #168]	; (800342c <readPacket+0x158>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	2201      	movs	r2, #1
 8003386:	4293      	cmp	r3, r2
 8003388:	d13b      	bne.n	8003402 <readPacket+0x12e>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 800338a:	4b27      	ldr	r3, [pc, #156]	; (8003428 <readPacket+0x154>)
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	220f      	movs	r2, #15
 8003390:	4293      	cmp	r3, r2
 8003392:	d101      	bne.n	8003398 <readPacket+0xc4>
			asm("nop");;
 8003394:	bf00      	nop
 8003396:	e029      	b.n	80033ec <readPacket+0x118>
			//for(uint8_t i = 0; i < settings_audiosamples_length; i++){
			//	HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
			//}
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 8003398:	4b23      	ldr	r3, [pc, #140]	; (8003428 <readPacket+0x154>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	22aa      	movs	r2, #170	; 0xaa
 800339e:	4293      	cmp	r3, r2
 80033a0:	d101      	bne.n	80033a6 <readPacket+0xd2>
			asm("nop");;
 80033a2:	bf00      	nop
 80033a4:	e022      	b.n	80033ec <readPacket+0x118>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 80033a6:	4b20      	ldr	r3, [pc, #128]	; (8003428 <readPacket+0x154>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	22ab      	movs	r2, #171	; 0xab
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d105      	bne.n	80033bc <readPacket+0xe8>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 80033b0:	2201      	movs	r2, #1
 80033b2:	4922      	ldr	r1, [pc, #136]	; (800343c <readPacket+0x168>)
 80033b4:	481a      	ldr	r0, [pc, #104]	; (8003420 <readPacket+0x14c>)
 80033b6:	f008 fa8d 	bl	800b8d4 <HAL_SPI_Receive_IT>
 80033ba:	e017      	b.n	80033ec <readPacket+0x118>
		}
		else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 80033bc:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <readPacket+0x154>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	22ac      	movs	r2, #172	; 0xac
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d105      	bne.n	80033d2 <readPacket+0xfe>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 80033c6:	2201      	movs	r2, #1
 80033c8:	491c      	ldr	r1, [pc, #112]	; (800343c <readPacket+0x168>)
 80033ca:	4815      	ldr	r0, [pc, #84]	; (8003420 <readPacket+0x14c>)
 80033cc:	f008 fa82 	bl	800b8d4 <HAL_SPI_Receive_IT>
 80033d0:	e00c      	b.n	80033ec <readPacket+0x118>
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_ok){
 80033d2:	4b15      	ldr	r3, [pc, #84]	; (8003428 <readPacket+0x154>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	22a0      	movs	r2, #160	; 0xa0
 80033d8:	4293      	cmp	r3, r2
 80033da:	d101      	bne.n	80033e0 <readPacket+0x10c>
			asm("nop");;
 80033dc:	bf00      	nop
 80033de:	e005      	b.n	80033ec <readPacket+0x118>
			// Update 128-bit key with new 32-bit key ==> niet hierin doen, maar enkel eens CRC response ok
			// (ptrdev->keywords_128bit)++; //enkel als response CRC ok is
			// (ptrdev->key_32bit) = 0;
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_bad){
 80033e0:	4b11      	ldr	r3, [pc, #68]	; (8003428 <readPacket+0x154>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	22b0      	movs	r2, #176	; 0xb0
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d100      	bne.n	80033ec <readPacket+0x118>
			asm("nop");;
 80033ea:	bf00      	nop
			// (ptrdev->key_32bit) = 0;
			// Remove 32-bit key and DONT shift it in 128-bit key
		}
		HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 80033ec:	2201      	movs	r2, #1
 80033ee:	4912      	ldr	r1, [pc, #72]	; (8003438 <readPacket+0x164>)
 80033f0:	480b      	ldr	r0, [pc, #44]	; (8003420 <readPacket+0x14c>)
 80033f2:	f008 fa6f 	bl	800b8d4 <HAL_SPI_Receive_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80033f6:	2201      	movs	r2, #1
 80033f8:	2104      	movs	r1, #4
 80033fa:	4808      	ldr	r0, [pc, #32]	; (800341c <readPacket+0x148>)
 80033fc:	f003 fb00 	bl	8006a00 <HAL_GPIO_WritePin>
 8003400:	e000      	b.n	8003404 <readPacket+0x130>
	}
	else{
		asm("nop");
 8003402:	bf00      	nop
		// Ignore packet
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003404:	2201      	movs	r2, #1
 8003406:	2104      	movs	r1, #4
 8003408:	4804      	ldr	r0, [pc, #16]	; (800341c <readPacket+0x148>)
 800340a:	f003 faf9 	bl	8006a00 <HAL_GPIO_WritePin>

}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	08012c08 	.word	0x08012c08
 800341c:	40020000 	.word	0x40020000
 8003420:	200009cc 	.word	0x200009cc
 8003424:	200008c0 	.word	0x200008c0
 8003428:	200008c1 	.word	0x200008c1
 800342c:	20000a68 	.word	0x20000a68
 8003430:	20000a65 	.word	0x20000a65
 8003434:	200008e4 	.word	0x200008e4
 8003438:	20000a67 	.word	0x20000a67
 800343c:	20000a64 	.word	0x20000a64

08003440 <writeKeybitPacket>:


void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003440:	b580      	push	{r7, lr}
 8003442:	b08e      	sub	sp, #56	; 0x38
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 800344c:	2305      	movs	r3, #5
 800344e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(keybit_type == packet_type_keybit_chosen){
 8003452:	22aa      	movs	r2, #170	; 0xaa
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	4293      	cmp	r3, r2
 8003458:	d129      	bne.n	80034ae <writeKeybitPacket+0x6e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = source_ID , source_ID};
 800345a:	2310      	movs	r3, #16
 800345c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003460:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003464:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8003468:	23aa      	movs	r3, #170	; 0xaa
 800346a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800346e:	2201      	movs	r2, #1
 8003470:	4b70      	ldr	r3, [pc, #448]	; (8003634 <writeKeybitPacket+0x1f4>)
 8003472:	701a      	strb	r2, [r3, #0]
 8003474:	4b6f      	ldr	r3, [pc, #444]	; (8003634 <writeKeybitPacket+0x1f4>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800347c:	2301      	movs	r3, #1
 800347e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003482:	2200      	movs	r2, #0
 8003484:	2104      	movs	r1, #4
 8003486:	486c      	ldr	r0, [pc, #432]	; (8003638 <writeKeybitPacket+0x1f8>)
 8003488:	f003 faba 	bl	8006a00 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 800348c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003490:	b29a      	uxth	r2, r3
 8003492:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003496:	4619      	mov	r1, r3
 8003498:	4868      	ldr	r0, [pc, #416]	; (800363c <writeKeybitPacket+0x1fc>)
 800349a:	f008 f999 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800349e:	2201      	movs	r2, #1
 80034a0:	2104      	movs	r1, #4
 80034a2:	4865      	ldr	r0, [pc, #404]	; (8003638 <writeKeybitPacket+0x1f8>)
 80034a4:	f003 faac 	bl	8006a00 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80034a8:	f7fd fe20 	bl	80010ec <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 80034ac:	e0be      	b.n	800362c <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 80034ae:	22ab      	movs	r2, #171	; 0xab
 80034b0:	78fb      	ldrb	r3, [r7, #3]
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d133      	bne.n	800351e <writeKeybitPacket+0xde>
		packet_total_length+=1;
 80034b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034ba:	3301      	adds	r3, #1
 80034bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming};
 80034c0:	2310      	movs	r3, #16
 80034c2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80034c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034ca:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80034ce:	23ab      	movs	r3, #171	; 0xab
 80034d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	781a      	ldrb	r2, [r3, #0]
 80034d8:	4b56      	ldr	r3, [pc, #344]	; (8003634 <writeKeybitPacket+0x1f4>)
 80034da:	701a      	strb	r2, [r3, #0]
 80034dc:	4b55      	ldr	r3, [pc, #340]	; (8003634 <writeKeybitPacket+0x1f4>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034e4:	2301      	movs	r3, #1
 80034e6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80034ea:	4b55      	ldr	r3, [pc, #340]	; (8003640 <writeKeybitPacket+0x200>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80034f2:	2200      	movs	r2, #0
 80034f4:	2104      	movs	r1, #4
 80034f6:	4850      	ldr	r0, [pc, #320]	; (8003638 <writeKeybitPacket+0x1f8>)
 80034f8:	f003 fa82 	bl	8006a00 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80034fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003500:	b29a      	uxth	r2, r3
 8003502:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003506:	4619      	mov	r1, r3
 8003508:	484c      	ldr	r0, [pc, #304]	; (800363c <writeKeybitPacket+0x1fc>)
 800350a:	f008 f961 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800350e:	2201      	movs	r2, #1
 8003510:	2104      	movs	r1, #4
 8003512:	4849      	ldr	r0, [pc, #292]	; (8003638 <writeKeybitPacket+0x1f8>)
 8003514:	f003 fa74 	bl	8006a00 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003518:	f7fd fde8 	bl	80010ec <ADF_set_Tx_mode>
}
 800351c:	e086      	b.n	800362c <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 800351e:	22ac      	movs	r2, #172	; 0xac
 8003520:	78fb      	ldrb	r3, [r7, #3]
 8003522:	4293      	cmp	r3, r2
 8003524:	d12f      	bne.n	8003586 <writeKeybitPacket+0x146>
		packet_total_length+=1;
 8003526:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800352a:	3301      	adds	r3, #1
 800352c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID, Hamming};
 8003530:	2310      	movs	r3, #16
 8003532:	773b      	strb	r3, [r7, #28]
 8003534:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003538:	777b      	strb	r3, [r7, #29]
 800353a:	23ac      	movs	r3, #172	; 0xac
 800353c:	77bb      	strb	r3, [r7, #30]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	781a      	ldrb	r2, [r3, #0]
 8003542:	4b3c      	ldr	r3, [pc, #240]	; (8003634 <writeKeybitPacket+0x1f4>)
 8003544:	701a      	strb	r2, [r3, #0]
 8003546:	4b3b      	ldr	r3, [pc, #236]	; (8003634 <writeKeybitPacket+0x1f4>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	77fb      	strb	r3, [r7, #31]
 800354c:	2301      	movs	r3, #1
 800354e:	f887 3020 	strb.w	r3, [r7, #32]
 8003552:	4b3b      	ldr	r3, [pc, #236]	; (8003640 <writeKeybitPacket+0x200>)
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800355a:	2200      	movs	r2, #0
 800355c:	2104      	movs	r1, #4
 800355e:	4836      	ldr	r0, [pc, #216]	; (8003638 <writeKeybitPacket+0x1f8>)
 8003560:	f003 fa4e 	bl	8006a00 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003564:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003568:	b29a      	uxth	r2, r3
 800356a:	f107 031c 	add.w	r3, r7, #28
 800356e:	4619      	mov	r1, r3
 8003570:	4832      	ldr	r0, [pc, #200]	; (800363c <writeKeybitPacket+0x1fc>)
 8003572:	f008 f92d 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003576:	2201      	movs	r2, #1
 8003578:	2104      	movs	r1, #4
 800357a:	482f      	ldr	r0, [pc, #188]	; (8003638 <writeKeybitPacket+0x1f8>)
 800357c:	f003 fa40 	bl	8006a00 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003580:	f7fd fdb4 	bl	80010ec <ADF_set_Tx_mode>
}
 8003584:	e052      	b.n	800362c <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 8003586:	22a0      	movs	r2, #160	; 0xa0
 8003588:	78fb      	ldrb	r3, [r7, #3]
 800358a:	4293      	cmp	r3, r2
 800358c:	d125      	bne.n	80035da <writeKeybitPacket+0x19a>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 800358e:	2310      	movs	r3, #16
 8003590:	753b      	strb	r3, [r7, #20]
 8003592:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003596:	757b      	strb	r3, [r7, #21]
 8003598:	23a0      	movs	r3, #160	; 0xa0
 800359a:	75bb      	strb	r3, [r7, #22]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	781a      	ldrb	r2, [r3, #0]
 80035a0:	4b24      	ldr	r3, [pc, #144]	; (8003634 <writeKeybitPacket+0x1f4>)
 80035a2:	701a      	strb	r2, [r3, #0]
 80035a4:	4b23      	ldr	r3, [pc, #140]	; (8003634 <writeKeybitPacket+0x1f4>)
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	75fb      	strb	r3, [r7, #23]
 80035aa:	2301      	movs	r3, #1
 80035ac:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2104      	movs	r1, #4
 80035b2:	4821      	ldr	r0, [pc, #132]	; (8003638 <writeKeybitPacket+0x1f8>)
 80035b4:	f003 fa24 	bl	8006a00 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80035b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80035bc:	b29a      	uxth	r2, r3
 80035be:	f107 0314 	add.w	r3, r7, #20
 80035c2:	4619      	mov	r1, r3
 80035c4:	481d      	ldr	r0, [pc, #116]	; (800363c <writeKeybitPacket+0x1fc>)
 80035c6:	f008 f903 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80035ca:	2201      	movs	r2, #1
 80035cc:	2104      	movs	r1, #4
 80035ce:	481a      	ldr	r0, [pc, #104]	; (8003638 <writeKeybitPacket+0x1f8>)
 80035d0:	f003 fa16 	bl	8006a00 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80035d4:	f7fd fd8a 	bl	80010ec <ADF_set_Tx_mode>
}
 80035d8:	e028      	b.n	800362c <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_reply){
 80035da:	220f      	movs	r2, #15
 80035dc:	78fb      	ldrb	r3, [r7, #3]
 80035de:	4293      	cmp	r3, r2
 80035e0:	d124      	bne.n	800362c <writeKeybitPacket+0x1ec>
		uint8_t header[] = {0x10, packet_total_length, packet_type_reply, dest_ID = ptrdev->ID , source_ID};
 80035e2:	2310      	movs	r3, #16
 80035e4:	733b      	strb	r3, [r7, #12]
 80035e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80035ea:	737b      	strb	r3, [r7, #13]
 80035ec:	230f      	movs	r3, #15
 80035ee:	73bb      	strb	r3, [r7, #14]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	781a      	ldrb	r2, [r3, #0]
 80035f4:	4b0f      	ldr	r3, [pc, #60]	; (8003634 <writeKeybitPacket+0x1f4>)
 80035f6:	701a      	strb	r2, [r3, #0]
 80035f8:	4b0e      	ldr	r3, [pc, #56]	; (8003634 <writeKeybitPacket+0x1f4>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	73fb      	strb	r3, [r7, #15]
 80035fe:	2301      	movs	r3, #1
 8003600:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003602:	2200      	movs	r2, #0
 8003604:	2104      	movs	r1, #4
 8003606:	480c      	ldr	r0, [pc, #48]	; (8003638 <writeKeybitPacket+0x1f8>)
 8003608:	f003 f9fa 	bl	8006a00 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 800360c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003610:	b29a      	uxth	r2, r3
 8003612:	f107 030c 	add.w	r3, r7, #12
 8003616:	4619      	mov	r1, r3
 8003618:	4808      	ldr	r0, [pc, #32]	; (800363c <writeKeybitPacket+0x1fc>)
 800361a:	f008 f8d9 	bl	800b7d0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800361e:	2201      	movs	r2, #1
 8003620:	2104      	movs	r1, #4
 8003622:	4805      	ldr	r0, [pc, #20]	; (8003638 <writeKeybitPacket+0x1f8>)
 8003624:	f003 f9ec 	bl	8006a00 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003628:	f7fd fd60 	bl	80010ec <ADF_set_Tx_mode>
}
 800362c:	bf00      	nop
 800362e:	3738      	adds	r7, #56	; 0x38
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	20000048 	.word	0x20000048
 8003638:	40020000 	.word	0x40020000
 800363c:	200009cc 	.word	0x200009cc
 8003640:	20000a64 	.word	0x20000a64

08003644 <playAudio>:

void playAudio(){
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 800364a:	2300      	movs	r3, #0
 800364c:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800364e:	4b10      	ldr	r3, [pc, #64]	; (8003690 <playAudio+0x4c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f7fd fe90 	bl	8001378 <circular_buf_size>
 8003658:	4603      	mov	r3, r0
 800365a:	b29a      	uxth	r2, r3
 800365c:	4b0d      	ldr	r3, [pc, #52]	; (8003694 <playAudio+0x50>)
 800365e:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8003660:	4b0c      	ldr	r3, [pc, #48]	; (8003694 <playAudio+0x50>)
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00e      	beq.n	8003686 <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8003668:	4b09      	ldr	r3, [pc, #36]	; (8003690 <playAudio+0x4c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	1d3a      	adds	r2, r7, #4
 800366e:	4611      	mov	r1, r2
 8003670:	4618      	mov	r0, r3
 8003672:	f7fd fee1 	bl	8001438 <circular_buf_get>
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 800367a:	88bb      	ldrh	r3, [r7, #4]
 800367c:	2208      	movs	r2, #8
 800367e:	2100      	movs	r1, #0
 8003680:	4805      	ldr	r0, [pc, #20]	; (8003698 <playAudio+0x54>)
 8003682:	f002 ffab 	bl	80065dc <HAL_DAC_SetValue>
	}
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20000758 	.word	0x20000758
 8003694:	20000284 	.word	0x20000284
 8003698:	200008ac 	.word	0x200008ac

0800369c <Hamming_create>:

uint8_t Hamming_create(uint8_t key){
 800369c:	b480      	push	{r7}
 800369e:	b087      	sub	sp, #28
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
	uint8_t bit_0 = key & 0x01;
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_1 = (key>>1) & 0x01;
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	085b      	lsrs	r3, r3, #1
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_2 = (key>>2) & 0x01;
 80036ba:	79fb      	ldrb	r3, [r7, #7]
 80036bc:	089b      	lsrs	r3, r3, #2
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	757b      	strb	r3, [r7, #21]
	uint8_t bit_3 = (key>>3) & 0x01;
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	08db      	lsrs	r3, r3, #3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	753b      	strb	r3, [r7, #20]
	uint8_t bit_4 = (key>>4) & 0x01;
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	091b      	lsrs	r3, r3, #4
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	74fb      	strb	r3, [r7, #19]
	uint8_t bit_5 = (key>>5) & 0x01;
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	095b      	lsrs	r3, r3, #5
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	74bb      	strb	r3, [r7, #18]
	uint8_t bit_6 = (key>>6) & 0x01;
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	099b      	lsrs	r3, r3, #6
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	747b      	strb	r3, [r7, #17]
	uint8_t bit_7 = (key>>7) & 0x01;
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	09db      	lsrs	r3, r3, #7
 80036fa:	743b      	strb	r3, [r7, #16]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 80036fc:	7dfa      	ldrb	r2, [r7, #23]
 80036fe:	7dbb      	ldrb	r3, [r7, #22]
 8003700:	4053      	eors	r3, r2
 8003702:	b2da      	uxtb	r2, r3
 8003704:	7d3b      	ldrb	r3, [r7, #20]
 8003706:	4053      	eors	r3, r2
 8003708:	b2da      	uxtb	r2, r3
 800370a:	7cfb      	ldrb	r3, [r7, #19]
 800370c:	4053      	eors	r3, r2
 800370e:	b2da      	uxtb	r2, r3
 8003710:	7c7b      	ldrb	r3, [r7, #17]
 8003712:	4053      	eors	r3, r2
 8003714:	73fb      	strb	r3, [r7, #15]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8003716:	7dfa      	ldrb	r2, [r7, #23]
 8003718:	7d7b      	ldrb	r3, [r7, #21]
 800371a:	4053      	eors	r3, r2
 800371c:	b2da      	uxtb	r2, r3
 800371e:	7d3b      	ldrb	r3, [r7, #20]
 8003720:	4053      	eors	r3, r2
 8003722:	b2da      	uxtb	r2, r3
 8003724:	7cbb      	ldrb	r3, [r7, #18]
 8003726:	4053      	eors	r3, r2
 8003728:	b2da      	uxtb	r2, r3
 800372a:	7c7b      	ldrb	r3, [r7, #17]
 800372c:	4053      	eors	r3, r2
 800372e:	73bb      	strb	r3, [r7, #14]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003730:	7dba      	ldrb	r2, [r7, #22]
 8003732:	7d7b      	ldrb	r3, [r7, #21]
 8003734:	4053      	eors	r3, r2
 8003736:	b2da      	uxtb	r2, r3
 8003738:	7d3b      	ldrb	r3, [r7, #20]
 800373a:	4053      	eors	r3, r2
 800373c:	b2da      	uxtb	r2, r3
 800373e:	7c3b      	ldrb	r3, [r7, #16]
 8003740:	4053      	eors	r3, r2
 8003742:	737b      	strb	r3, [r7, #13]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003744:	7cfa      	ldrb	r2, [r7, #19]
 8003746:	7cbb      	ldrb	r3, [r7, #18]
 8003748:	4053      	eors	r3, r2
 800374a:	b2da      	uxtb	r2, r3
 800374c:	7c7b      	ldrb	r3, [r7, #17]
 800374e:	4053      	eors	r3, r2
 8003750:	b2da      	uxtb	r2, r3
 8003752:	7c3b      	ldrb	r3, [r7, #16]
 8003754:	4053      	eors	r3, r2
 8003756:	733b      	strb	r3, [r7, #12]

	uint8_t Tx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8003758:	7b3b      	ldrb	r3, [r7, #12]
 800375a:	005a      	lsls	r2, r3, #1
 800375c:	7b7b      	ldrb	r3, [r7, #13]
 800375e:	4413      	add	r3, r2
 8003760:	005a      	lsls	r2, r3, #1
 8003762:	7bbb      	ldrb	r3, [r7, #14]
 8003764:	4413      	add	r3, r2
 8003766:	b2db      	uxtb	r3, r3
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	b2da      	uxtb	r2, r3
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	4413      	add	r3, r2
 8003770:	72fb      	strb	r3, [r7, #11]
	Tx_code = 0x0F & Tx_code;
 8003772:	7afb      	ldrb	r3, [r7, #11]
 8003774:	f003 030f 	and.w	r3, r3, #15
 8003778:	72fb      	strb	r3, [r7, #11]
	return Tx_code;
 800377a:	7afb      	ldrb	r3, [r7, #11]
}
 800377c:	4618      	mov	r0, r3
 800377e:	371c      	adds	r7, #28
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <Hamming_correct>:

uint8_t Hamming_correct(uint8_t Tx_code, uint8_t key){
 8003788:	b480      	push	{r7}
 800378a:	b089      	sub	sp, #36	; 0x24
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	460a      	mov	r2, r1
 8003792:	71fb      	strb	r3, [r7, #7]
 8003794:	4613      	mov	r3, r2
 8003796:	71bb      	strb	r3, [r7, #6]
	uint8_t bit_0 = key & 0x01;
 8003798:	79bb      	ldrb	r3, [r7, #6]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	76fb      	strb	r3, [r7, #27]
	uint8_t bit_1 = (key>>1) & 0x01;
 80037a0:	79bb      	ldrb	r3, [r7, #6]
 80037a2:	085b      	lsrs	r3, r3, #1
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	76bb      	strb	r3, [r7, #26]
	uint8_t bit_2 = (key>>2) & 0x01;
 80037ac:	79bb      	ldrb	r3, [r7, #6]
 80037ae:	089b      	lsrs	r3, r3, #2
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	767b      	strb	r3, [r7, #25]
	uint8_t bit_3 = (key>>3) & 0x01;
 80037b8:	79bb      	ldrb	r3, [r7, #6]
 80037ba:	08db      	lsrs	r3, r3, #3
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	763b      	strb	r3, [r7, #24]
	uint8_t bit_4 = (key>>4) & 0x01;
 80037c4:	79bb      	ldrb	r3, [r7, #6]
 80037c6:	091b      	lsrs	r3, r3, #4
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_5 = (key>>5) & 0x01;
 80037d0:	79bb      	ldrb	r3, [r7, #6]
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_6 = (key>>6) & 0x01;
 80037dc:	79bb      	ldrb	r3, [r7, #6]
 80037de:	099b      	lsrs	r3, r3, #6
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	757b      	strb	r3, [r7, #21]
	uint8_t bit_7 = (key>>7) & 0x01;
 80037e8:	79bb      	ldrb	r3, [r7, #6]
 80037ea:	09db      	lsrs	r3, r3, #7
 80037ec:	753b      	strb	r3, [r7, #20]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 80037ee:	7efa      	ldrb	r2, [r7, #27]
 80037f0:	7ebb      	ldrb	r3, [r7, #26]
 80037f2:	4053      	eors	r3, r2
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	7e3b      	ldrb	r3, [r7, #24]
 80037f8:	4053      	eors	r3, r2
 80037fa:	b2da      	uxtb	r2, r3
 80037fc:	7dfb      	ldrb	r3, [r7, #23]
 80037fe:	4053      	eors	r3, r2
 8003800:	b2da      	uxtb	r2, r3
 8003802:	7d7b      	ldrb	r3, [r7, #21]
 8003804:	4053      	eors	r3, r2
 8003806:	74fb      	strb	r3, [r7, #19]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8003808:	7efa      	ldrb	r2, [r7, #27]
 800380a:	7e7b      	ldrb	r3, [r7, #25]
 800380c:	4053      	eors	r3, r2
 800380e:	b2da      	uxtb	r2, r3
 8003810:	7e3b      	ldrb	r3, [r7, #24]
 8003812:	4053      	eors	r3, r2
 8003814:	b2da      	uxtb	r2, r3
 8003816:	7dbb      	ldrb	r3, [r7, #22]
 8003818:	4053      	eors	r3, r2
 800381a:	b2da      	uxtb	r2, r3
 800381c:	7d7b      	ldrb	r3, [r7, #21]
 800381e:	4053      	eors	r3, r2
 8003820:	74bb      	strb	r3, [r7, #18]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003822:	7eba      	ldrb	r2, [r7, #26]
 8003824:	7e7b      	ldrb	r3, [r7, #25]
 8003826:	4053      	eors	r3, r2
 8003828:	b2da      	uxtb	r2, r3
 800382a:	7e3b      	ldrb	r3, [r7, #24]
 800382c:	4053      	eors	r3, r2
 800382e:	b2da      	uxtb	r2, r3
 8003830:	7d3b      	ldrb	r3, [r7, #20]
 8003832:	4053      	eors	r3, r2
 8003834:	747b      	strb	r3, [r7, #17]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003836:	7dfa      	ldrb	r2, [r7, #23]
 8003838:	7dbb      	ldrb	r3, [r7, #22]
 800383a:	4053      	eors	r3, r2
 800383c:	b2da      	uxtb	r2, r3
 800383e:	7d7b      	ldrb	r3, [r7, #21]
 8003840:	4053      	eors	r3, r2
 8003842:	b2da      	uxtb	r2, r3
 8003844:	7d3b      	ldrb	r3, [r7, #20]
 8003846:	4053      	eors	r3, r2
 8003848:	743b      	strb	r3, [r7, #16]

	uint8_t Rx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 800384a:	7c3b      	ldrb	r3, [r7, #16]
 800384c:	005a      	lsls	r2, r3, #1
 800384e:	7c7b      	ldrb	r3, [r7, #17]
 8003850:	4413      	add	r3, r2
 8003852:	005a      	lsls	r2, r3, #1
 8003854:	7cbb      	ldrb	r3, [r7, #18]
 8003856:	4413      	add	r3, r2
 8003858:	b2db      	uxtb	r3, r3
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	b2da      	uxtb	r2, r3
 800385e:	7cfb      	ldrb	r3, [r7, #19]
 8003860:	4413      	add	r3, r2
 8003862:	73fb      	strb	r3, [r7, #15]

	if (Rx_code != Tx_code){
 8003864:	7bfa      	ldrb	r2, [r7, #15]
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	429a      	cmp	r2, r3
 800386a:	d07e      	beq.n	800396a <Hamming_correct+0x1e2>
		uint8_t control_0 = 0;
 800386c:	2300      	movs	r3, #0
 800386e:	77fb      	strb	r3, [r7, #31]
		uint8_t control_1 = 0;
 8003870:	2300      	movs	r3, #0
 8003872:	77bb      	strb	r3, [r7, #30]
		uint8_t control_2 = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	777b      	strb	r3, [r7, #29]
		uint8_t control_3 = 0;
 8003878:	2300      	movs	r3, #0
 800387a:	773b      	strb	r3, [r7, #28]

		if (parity_0 != (Tx_code & 0x01))
 800387c:	7cfa      	ldrb	r2, [r7, #19]
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	429a      	cmp	r2, r3
 8003886:	d001      	beq.n	800388c <Hamming_correct+0x104>
			control_0 = 1;
 8003888:	2301      	movs	r3, #1
 800388a:	77fb      	strb	r3, [r7, #31]
		if (parity_1 != ((Tx_code>>1) & 0x01))
 800388c:	7cba      	ldrb	r2, [r7, #18]
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	085b      	lsrs	r3, r3, #1
 8003892:	b2db      	uxtb	r3, r3
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	429a      	cmp	r2, r3
 800389a:	d001      	beq.n	80038a0 <Hamming_correct+0x118>
			control_1 = 1;
 800389c:	2301      	movs	r3, #1
 800389e:	77bb      	strb	r3, [r7, #30]
		if (parity_2 != ((Tx_code>>2) & 0x01))
 80038a0:	7c7a      	ldrb	r2, [r7, #17]
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	089b      	lsrs	r3, r3, #2
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <Hamming_correct+0x12c>
			control_2 = 1;
 80038b0:	2301      	movs	r3, #1
 80038b2:	777b      	strb	r3, [r7, #29]
		if (parity_3 != ((Tx_code>>3) & 0x01))
 80038b4:	7c3a      	ldrb	r2, [r7, #16]
 80038b6:	79fb      	ldrb	r3, [r7, #7]
 80038b8:	08db      	lsrs	r3, r3, #3
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d001      	beq.n	80038c8 <Hamming_correct+0x140>
			control_3 = 1;
 80038c4:	2301      	movs	r3, #1
 80038c6:	773b      	strb	r3, [r7, #28]

		uint8_t control = (control_3 * 8) + (control_2 * 4) + (control_1 * 2) + control_0;
 80038c8:	7f3b      	ldrb	r3, [r7, #28]
 80038ca:	005a      	lsls	r2, r3, #1
 80038cc:	7f7b      	ldrb	r3, [r7, #29]
 80038ce:	4413      	add	r3, r2
 80038d0:	005a      	lsls	r2, r3, #1
 80038d2:	7fbb      	ldrb	r3, [r7, #30]
 80038d4:	4413      	add	r3, r2
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	7ffb      	ldrb	r3, [r7, #31]
 80038de:	4413      	add	r3, r2
 80038e0:	73bb      	strb	r3, [r7, #14]

		// Key correction
		switch(control)	{
 80038e2:	7bbb      	ldrb	r3, [r7, #14]
 80038e4:	3b03      	subs	r3, #3
 80038e6:	2b09      	cmp	r3, #9
 80038e8:	d83f      	bhi.n	800396a <Hamming_correct+0x1e2>
 80038ea:	a201      	add	r2, pc, #4	; (adr r2, 80038f0 <Hamming_correct+0x168>)
 80038ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f0:	08003919 	.word	0x08003919
 80038f4:	0800396b 	.word	0x0800396b
 80038f8:	08003923 	.word	0x08003923
 80038fc:	0800392d 	.word	0x0800392d
 8003900:	08003937 	.word	0x08003937
 8003904:	0800396b 	.word	0x0800396b
 8003908:	08003941 	.word	0x08003941
 800390c:	0800394b 	.word	0x0800394b
 8003910:	08003955 	.word	0x08003955
 8003914:	0800395f 	.word	0x0800395f
			case 3:
				key ^= 1UL << 0;
 8003918:	79bb      	ldrb	r3, [r7, #6]
 800391a:	f083 0301 	eor.w	r3, r3, #1
 800391e:	71bb      	strb	r3, [r7, #6]
				break;
 8003920:	e023      	b.n	800396a <Hamming_correct+0x1e2>
			case 5:
				key ^= 1UL << 1;
 8003922:	79bb      	ldrb	r3, [r7, #6]
 8003924:	f083 0302 	eor.w	r3, r3, #2
 8003928:	71bb      	strb	r3, [r7, #6]
				break;
 800392a:	e01e      	b.n	800396a <Hamming_correct+0x1e2>
			case 6:
				key ^= 1UL << 2;
 800392c:	79bb      	ldrb	r3, [r7, #6]
 800392e:	f083 0304 	eor.w	r3, r3, #4
 8003932:	71bb      	strb	r3, [r7, #6]
				break;
 8003934:	e019      	b.n	800396a <Hamming_correct+0x1e2>
			case 7:
				key ^= 1UL << 3;
 8003936:	79bb      	ldrb	r3, [r7, #6]
 8003938:	f083 0308 	eor.w	r3, r3, #8
 800393c:	71bb      	strb	r3, [r7, #6]
				break;
 800393e:	e014      	b.n	800396a <Hamming_correct+0x1e2>
			case 9:
				key ^= 1UL << 4;
 8003940:	79bb      	ldrb	r3, [r7, #6]
 8003942:	f083 0310 	eor.w	r3, r3, #16
 8003946:	71bb      	strb	r3, [r7, #6]
				break;
 8003948:	e00f      	b.n	800396a <Hamming_correct+0x1e2>
			case 10:
				key ^= 1UL << 5;
 800394a:	79bb      	ldrb	r3, [r7, #6]
 800394c:	f083 0320 	eor.w	r3, r3, #32
 8003950:	71bb      	strb	r3, [r7, #6]
				break;
 8003952:	e00a      	b.n	800396a <Hamming_correct+0x1e2>
			case 11:
				key ^= 1UL << 6;
 8003954:	79bb      	ldrb	r3, [r7, #6]
 8003956:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 800395a:	71bb      	strb	r3, [r7, #6]
				break;
 800395c:	e005      	b.n	800396a <Hamming_correct+0x1e2>
			case 12:
				key ^= 1UL << 7;
 800395e:	79bb      	ldrb	r3, [r7, #6]
 8003960:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8003964:	43db      	mvns	r3, r3
 8003966:	71bb      	strb	r3, [r7, #6]
				break;
 8003968:	bf00      	nop
		}
	}
	return key;
 800396a:	79bb      	ldrb	r3, [r7, #6]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3724      	adds	r7, #36	; 0x24
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800397c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800397e:	e7fe      	b.n	800397e <Error_Handler+0x6>

08003980 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003984:	bf00      	nop
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
	...

08003990 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af04      	add	r7, sp, #16
 8003996:	4603      	mov	r3, r0
 8003998:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800399a:	f04f 33ff 	mov.w	r3, #4294967295
 800399e:	9302      	str	r3, [sp, #8]
 80039a0:	2301      	movs	r3, #1
 80039a2:	9301      	str	r3, [sp, #4]
 80039a4:	1dfb      	adds	r3, r7, #7
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2301      	movs	r3, #1
 80039aa:	2200      	movs	r2, #0
 80039ac:	2178      	movs	r1, #120	; 0x78
 80039ae:	4803      	ldr	r0, [pc, #12]	; (80039bc <ssh1106_WriteCommand+0x2c>)
 80039b0:	f003 f990 	bl	8006cd4 <HAL_I2C_Mem_Write>
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	20000700 	.word	0x20000700

080039c0 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af04      	add	r7, sp, #16
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	f04f 32ff 	mov.w	r2, #4294967295
 80039d2:	9202      	str	r2, [sp, #8]
 80039d4:	9301      	str	r3, [sp, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	2301      	movs	r3, #1
 80039dc:	2240      	movs	r2, #64	; 0x40
 80039de:	2178      	movs	r1, #120	; 0x78
 80039e0:	4803      	ldr	r0, [pc, #12]	; (80039f0 <ssh1106_WriteData+0x30>)
 80039e2:	f003 f977 	bl	8006cd4 <HAL_I2C_Mem_Write>
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000700 	.word	0x20000700

080039f4 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 80039f8:	f7ff ffc2 	bl	8003980 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80039fc:	2064      	movs	r0, #100	; 0x64
 80039fe:	f001 f851 	bl	8004aa4 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 8003a02:	2000      	movs	r0, #0
 8003a04:	f000 fa4e 	bl	8003ea4 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 8003a08:	2020      	movs	r0, #32
 8003a0a:	f7ff ffc1 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003a0e:	2000      	movs	r0, #0
 8003a10:	f7ff ffbe 	bl	8003990 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003a14:	20b0      	movs	r0, #176	; 0xb0
 8003a16:	f7ff ffbb 	bl	8003990 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003a1a:	20c8      	movs	r0, #200	; 0xc8
 8003a1c:	f7ff ffb8 	bl	8003990 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 8003a20:	2000      	movs	r0, #0
 8003a22:	f7ff ffb5 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 8003a26:	2010      	movs	r0, #16
 8003a28:	f7ff ffb2 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 8003a2c:	2040      	movs	r0, #64	; 0x40
 8003a2e:	f7ff ffaf 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 8003a32:	20ff      	movs	r0, #255	; 0xff
 8003a34:	f000 fa22 	bl	8003e7c <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003a38:	20a1      	movs	r0, #161	; 0xa1
 8003a3a:	f7ff ffa9 	bl	8003990 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 8003a3e:	20a6      	movs	r0, #166	; 0xa6
 8003a40:	f7ff ffa6 	bl	8003990 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003a44:	20a8      	movs	r0, #168	; 0xa8
 8003a46:	f7ff ffa3 	bl	8003990 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 8003a4a:	203f      	movs	r0, #63	; 0x3f
 8003a4c:	f7ff ffa0 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003a50:	20a4      	movs	r0, #164	; 0xa4
 8003a52:	f7ff ff9d 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 8003a56:	20d3      	movs	r0, #211	; 0xd3
 8003a58:	f7ff ff9a 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	f7ff ff97 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003a62:	20d5      	movs	r0, #213	; 0xd5
 8003a64:	f7ff ff94 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 8003a68:	20f0      	movs	r0, #240	; 0xf0
 8003a6a:	f7ff ff91 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 8003a6e:	20d9      	movs	r0, #217	; 0xd9
 8003a70:	f7ff ff8e 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 8003a74:	2022      	movs	r0, #34	; 0x22
 8003a76:	f7ff ff8b 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003a7a:	20da      	movs	r0, #218	; 0xda
 8003a7c:	f7ff ff88 	bl	8003990 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 8003a80:	2012      	movs	r0, #18
 8003a82:	f7ff ff85 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 8003a86:	20db      	movs	r0, #219	; 0xdb
 8003a88:	f7ff ff82 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 8003a8c:	2020      	movs	r0, #32
 8003a8e:	f7ff ff7f 	bl	8003990 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 8003a92:	208d      	movs	r0, #141	; 0x8d
 8003a94:	f7ff ff7c 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 8003a98:	2014      	movs	r0, #20
 8003a9a:	f7ff ff79 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 8003a9e:	2001      	movs	r0, #1
 8003aa0:	f000 fa00 	bl	8003ea4 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f000 f80f 	bl	8003ac8 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 8003aaa:	f000 f82f 	bl	8003b0c <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 8003aae:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <ssh1106_Init+0xd0>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 8003ab4:	4b03      	ldr	r3, [pc, #12]	; (8003ac4 <ssh1106_Init+0xd0>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 8003aba:	4b02      	ldr	r3, [pc, #8]	; (8003ac4 <ssh1106_Init+0xd0>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	715a      	strb	r2, [r3, #5]
}
 8003ac0:	bf00      	nop
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	20000688 	.word	0x20000688

08003ac8 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	e00d      	b.n	8003af4 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8003ad8:	79fb      	ldrb	r3, [r7, #7]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <ssh1106_Fill+0x1a>
 8003ade:	2100      	movs	r1, #0
 8003ae0:	e000      	b.n	8003ae4 <ssh1106_Fill+0x1c>
 8003ae2:	21ff      	movs	r1, #255	; 0xff
 8003ae4:	4a08      	ldr	r2, [pc, #32]	; (8003b08 <ssh1106_Fill+0x40>)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4413      	add	r3, r2
 8003aea:	460a      	mov	r2, r1
 8003aec:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	3301      	adds	r3, #1
 8003af2:	60fb      	str	r3, [r7, #12]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003afa:	d3ed      	bcc.n	8003ad8 <ssh1106_Fill+0x10>
    }
}
 8003afc:	bf00      	nop
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	20000288 	.word	0x20000288

08003b0c <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8003b12:	2300      	movs	r3, #0
 8003b14:	71fb      	strb	r3, [r7, #7]
 8003b16:	e016      	b.n	8003b46 <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003b18:	79fb      	ldrb	r3, [r7, #7]
 8003b1a:	3b50      	subs	r3, #80	; 0x50
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff ff36 	bl	8003990 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8003b24:	2000      	movs	r0, #0
 8003b26:	f7ff ff33 	bl	8003990 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 8003b2a:	2010      	movs	r0, #16
 8003b2c:	f7ff ff30 	bl	8003990 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 8003b30:	79fb      	ldrb	r3, [r7, #7]
 8003b32:	01db      	lsls	r3, r3, #7
 8003b34:	4a07      	ldr	r2, [pc, #28]	; (8003b54 <ssh1106_UpdateScreen+0x48>)
 8003b36:	4413      	add	r3, r2
 8003b38:	2180      	movs	r1, #128	; 0x80
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff ff40 	bl	80039c0 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	3301      	adds	r3, #1
 8003b44:	71fb      	strb	r3, [r7, #7]
 8003b46:	79fb      	ldrb	r3, [r7, #7]
 8003b48:	2b07      	cmp	r3, #7
 8003b4a:	d9e5      	bls.n	8003b18 <ssh1106_UpdateScreen+0xc>
    }
}
 8003b4c:	bf00      	nop
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	20000288 	.word	0x20000288

08003b58 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4603      	mov	r3, r0
 8003b60:	71fb      	strb	r3, [r7, #7]
 8003b62:	460b      	mov	r3, r1
 8003b64:	71bb      	strb	r3, [r7, #6]
 8003b66:	4613      	mov	r3, r2
 8003b68:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 8003b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	db48      	blt.n	8003c04 <ssh1106_DrawPixel+0xac>
 8003b72:	79bb      	ldrb	r3, [r7, #6]
 8003b74:	2b3f      	cmp	r3, #63	; 0x3f
 8003b76:	d845      	bhi.n	8003c04 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8003b78:	4b25      	ldr	r3, [pc, #148]	; (8003c10 <ssh1106_DrawPixel+0xb8>)
 8003b7a:	791b      	ldrb	r3, [r3, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d006      	beq.n	8003b8e <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 8003b80:	797b      	ldrb	r3, [r7, #5]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	bf0c      	ite	eq
 8003b86:	2301      	moveq	r3, #1
 8003b88:	2300      	movne	r3, #0
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 8003b8e:	797b      	ldrb	r3, [r7, #5]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d11a      	bne.n	8003bca <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 8003b94:	79fa      	ldrb	r2, [r7, #7]
 8003b96:	79bb      	ldrb	r3, [r7, #6]
 8003b98:	08db      	lsrs	r3, r3, #3
 8003b9a:	b2d8      	uxtb	r0, r3
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	01db      	lsls	r3, r3, #7
 8003ba0:	4413      	add	r3, r2
 8003ba2:	4a1c      	ldr	r2, [pc, #112]	; (8003c14 <ssh1106_DrawPixel+0xbc>)
 8003ba4:	5cd3      	ldrb	r3, [r2, r3]
 8003ba6:	b25a      	sxtb	r2, r3
 8003ba8:	79bb      	ldrb	r3, [r7, #6]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	2101      	movs	r1, #1
 8003bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb4:	b25b      	sxtb	r3, r3
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	b259      	sxtb	r1, r3
 8003bba:	79fa      	ldrb	r2, [r7, #7]
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	01db      	lsls	r3, r3, #7
 8003bc0:	4413      	add	r3, r2
 8003bc2:	b2c9      	uxtb	r1, r1
 8003bc4:	4a13      	ldr	r2, [pc, #76]	; (8003c14 <ssh1106_DrawPixel+0xbc>)
 8003bc6:	54d1      	strb	r1, [r2, r3]
 8003bc8:	e01d      	b.n	8003c06 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 8003bca:	79fa      	ldrb	r2, [r7, #7]
 8003bcc:	79bb      	ldrb	r3, [r7, #6]
 8003bce:	08db      	lsrs	r3, r3, #3
 8003bd0:	b2d8      	uxtb	r0, r3
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	01db      	lsls	r3, r3, #7
 8003bd6:	4413      	add	r3, r2
 8003bd8:	4a0e      	ldr	r2, [pc, #56]	; (8003c14 <ssh1106_DrawPixel+0xbc>)
 8003bda:	5cd3      	ldrb	r3, [r2, r3]
 8003bdc:	b25a      	sxtb	r2, r3
 8003bde:	79bb      	ldrb	r3, [r7, #6]
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	2101      	movs	r1, #1
 8003be6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bea:	b25b      	sxtb	r3, r3
 8003bec:	43db      	mvns	r3, r3
 8003bee:	b25b      	sxtb	r3, r3
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	b259      	sxtb	r1, r3
 8003bf4:	79fa      	ldrb	r2, [r7, #7]
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	01db      	lsls	r3, r3, #7
 8003bfa:	4413      	add	r3, r2
 8003bfc:	b2c9      	uxtb	r1, r1
 8003bfe:	4a05      	ldr	r2, [pc, #20]	; (8003c14 <ssh1106_DrawPixel+0xbc>)
 8003c00:	54d1      	strb	r1, [r2, r3]
 8003c02:	e000      	b.n	8003c06 <ssh1106_DrawPixel+0xae>
        return;
 8003c04:	bf00      	nop
    }
}
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	20000688 	.word	0x20000688
 8003c14:	20000288 	.word	0x20000288

08003c18 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 8003c18:	b590      	push	{r4, r7, lr}
 8003c1a:	b089      	sub	sp, #36	; 0x24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4604      	mov	r4, r0
 8003c20:	1d38      	adds	r0, r7, #4
 8003c22:	e880 0006 	stmia.w	r0, {r1, r2}
 8003c26:	461a      	mov	r2, r3
 8003c28:	4623      	mov	r3, r4
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	2b1f      	cmp	r3, #31
 8003c34:	d902      	bls.n	8003c3c <ssh1106_WriteChar+0x24>
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
 8003c38:	2b7e      	cmp	r3, #126	; 0x7e
 8003c3a:	d901      	bls.n	8003c40 <ssh1106_WriteChar+0x28>
        return 0;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	e06d      	b.n	8003d1c <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8003c40:	4b38      	ldr	r3, [pc, #224]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	461a      	mov	r2, r3
 8003c46:	793b      	ldrb	r3, [r7, #4]
 8003c48:	4413      	add	r3, r2
 8003c4a:	2b80      	cmp	r3, #128	; 0x80
 8003c4c:	dc06      	bgt.n	8003c5c <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 8003c4e:	4b35      	ldr	r3, [pc, #212]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003c50:	885b      	ldrh	r3, [r3, #2]
 8003c52:	461a      	mov	r2, r3
 8003c54:	797b      	ldrb	r3, [r7, #5]
 8003c56:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8003c58:	2b40      	cmp	r3, #64	; 0x40
 8003c5a:	dd01      	ble.n	8003c60 <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	e05d      	b.n	8003d1c <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003c60:	2300      	movs	r3, #0
 8003c62:	61fb      	str	r3, [r7, #28]
 8003c64:	e04c      	b.n	8003d00 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	3b20      	subs	r3, #32
 8003c6c:	7979      	ldrb	r1, [r7, #5]
 8003c6e:	fb01 f303 	mul.w	r3, r1, r3
 8003c72:	4619      	mov	r1, r3
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	440b      	add	r3, r1
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	4413      	add	r3, r2
 8003c7c:	881b      	ldrh	r3, [r3, #0]
 8003c7e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003c80:	2300      	movs	r3, #0
 8003c82:	61bb      	str	r3, [r7, #24]
 8003c84:	e034      	b.n	8003cf0 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d012      	beq.n	8003cbc <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 8003c96:	4b23      	ldr	r3, [pc, #140]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003c98:	881b      	ldrh	r3, [r3, #0]
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	b2d8      	uxtb	r0, r3
 8003ca4:	4b1f      	ldr	r3, [pc, #124]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003ca6:	885b      	ldrh	r3, [r3, #2]
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	4413      	add	r3, r2
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	7bba      	ldrb	r2, [r7, #14]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	f7ff ff4f 	bl	8003b58 <ssh1106_DrawPixel>
 8003cba:	e016      	b.n	8003cea <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 8003cbc:	4b19      	ldr	r3, [pc, #100]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	4413      	add	r3, r2
 8003cc8:	b2d8      	uxtb	r0, r3
 8003cca:	4b16      	ldr	r3, [pc, #88]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003ccc:	885b      	ldrh	r3, [r3, #2]
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	b2d9      	uxtb	r1, r3
 8003cd8:	7bbb      	ldrb	r3, [r7, #14]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	bf0c      	ite	eq
 8003cde:	2301      	moveq	r3, #1
 8003ce0:	2300      	movne	r3, #0
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	f7ff ff37 	bl	8003b58 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	3301      	adds	r3, #1
 8003cee:	61bb      	str	r3, [r7, #24]
 8003cf0:	793b      	ldrb	r3, [r7, #4]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d3c5      	bcc.n	8003c86 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	61fb      	str	r3, [r7, #28]
 8003d00:	797b      	ldrb	r3, [r7, #5]
 8003d02:	461a      	mov	r2, r3
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d3ad      	bcc.n	8003c66 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 8003d0a:	4b06      	ldr	r3, [pc, #24]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003d0c:	881a      	ldrh	r2, [r3, #0]
 8003d0e:	793b      	ldrb	r3, [r7, #4]
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	4413      	add	r3, r2
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	4b03      	ldr	r3, [pc, #12]	; (8003d24 <ssh1106_WriteChar+0x10c>)
 8003d18:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8003d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3724      	adds	r7, #36	; 0x24
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd90      	pop	{r4, r7, pc}
 8003d24:	20000688 	.word	0x20000688

08003d28 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	1d38      	adds	r0, r7, #4
 8003d32:	e880 0006 	stmia.w	r0, {r1, r2}
 8003d36:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8003d38:	e012      	b.n	8003d60 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	7818      	ldrb	r0, [r3, #0]
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	1d3a      	adds	r2, r7, #4
 8003d42:	ca06      	ldmia	r2, {r1, r2}
 8003d44:	f7ff ff68 	bl	8003c18 <ssh1106_WriteChar>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d002      	beq.n	8003d5a <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	e008      	b.n	8003d6c <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1e8      	bne.n	8003d3a <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	781b      	ldrb	r3, [r3, #0]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	460a      	mov	r2, r1
 8003d7e:	71fb      	strb	r3, [r7, #7]
 8003d80:	4613      	mov	r3, r2
 8003d82:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 8003d84:	79fb      	ldrb	r3, [r7, #7]
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <ssh1106_SetCursor+0x2c>)
 8003d8a:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8003d8c:	79bb      	ldrb	r3, [r7, #6]
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <ssh1106_SetCursor+0x2c>)
 8003d92:	805a      	strh	r2, [r3, #2]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	20000688 	.word	0x20000688

08003da4 <ssh1106_Line>:

// Draw line by Bresenhem's algorithm
void ssh1106_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSH1106_COLOR color) {
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b089      	sub	sp, #36	; 0x24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4604      	mov	r4, r0
 8003dac:	4608      	mov	r0, r1
 8003dae:	4611      	mov	r1, r2
 8003db0:	461a      	mov	r2, r3
 8003db2:	4623      	mov	r3, r4
 8003db4:	71fb      	strb	r3, [r7, #7]
 8003db6:	4603      	mov	r3, r0
 8003db8:	71bb      	strb	r3, [r7, #6]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	717b      	strb	r3, [r7, #5]
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 8003dc2:	797a      	ldrb	r2, [r7, #5]
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bfb8      	it	lt
 8003dcc:	425b      	neglt	r3, r3
 8003dce:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 8003dd0:	793a      	ldrb	r2, [r7, #4]
 8003dd2:	79bb      	ldrb	r3, [r7, #6]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	bfb8      	it	lt
 8003dda:	425b      	neglt	r3, r3
 8003ddc:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8003dde:	79fa      	ldrb	r2, [r7, #7]
 8003de0:	797b      	ldrb	r3, [r7, #5]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d201      	bcs.n	8003dea <ssh1106_Line+0x46>
 8003de6:	2301      	movs	r3, #1
 8003de8:	e001      	b.n	8003dee <ssh1106_Line+0x4a>
 8003dea:	f04f 33ff 	mov.w	r3, #4294967295
 8003dee:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8003df0:	79ba      	ldrb	r2, [r7, #6]
 8003df2:	793b      	ldrb	r3, [r7, #4]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d201      	bcs.n	8003dfc <ssh1106_Line+0x58>
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e001      	b.n	8003e00 <ssh1106_Line+0x5c>
 8003dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003e00:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	61fb      	str	r3, [r7, #28]
  int32_t error2;

  ssh1106_DrawPixel(x2, y2, color);
 8003e0a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003e0e:	7939      	ldrb	r1, [r7, #4]
 8003e10:	797b      	ldrb	r3, [r7, #5]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff fea0 	bl	8003b58 <ssh1106_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8003e18:	e024      	b.n	8003e64 <ssh1106_Line+0xc0>
    {
    ssh1106_DrawPixel(x1, y1, color);
 8003e1a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003e1e:	79b9      	ldrb	r1, [r7, #6]
 8003e20:	79fb      	ldrb	r3, [r7, #7]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7ff fe98 	bl	8003b58 <ssh1106_DrawPixel>
    error2 = error * 2;
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	425b      	negs	r3, r3
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	dd08      	ble.n	8003e4a <ssh1106_Line+0xa6>
    {
      error -= deltaY;
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	4413      	add	r3, r2
 8003e48:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }

    if(error2 < deltaX)
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	da08      	bge.n	8003e64 <ssh1106_Line+0xc0>
    {
      error += deltaX;
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	4413      	add	r3, r2
 8003e58:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	79bb      	ldrb	r3, [r7, #6]
 8003e60:	4413      	add	r3, r2
 8003e62:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8003e64:	79fa      	ldrb	r2, [r7, #7]
 8003e66:	797b      	ldrb	r3, [r7, #5]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d1d6      	bne.n	8003e1a <ssh1106_Line+0x76>
 8003e6c:	79ba      	ldrb	r2, [r7, #6]
 8003e6e:	793b      	ldrb	r3, [r7, #4]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d1d2      	bne.n	8003e1a <ssh1106_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8003e74:	bf00      	nop
}
 8003e76:	3724      	adds	r7, #36	; 0x24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd90      	pop	{r4, r7, pc}

08003e7c <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003e86:	2381      	movs	r3, #129	; 0x81
 8003e88:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff fd7f 	bl	8003990 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff fd7b 	bl	8003990 <ssh1106_WriteCommand>
}
 8003e9a:	bf00      	nop
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
	...

08003ea4 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003eae:	79fb      	ldrb	r3, [r7, #7]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d005      	beq.n	8003ec0 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003eb4:	23af      	movs	r3, #175	; 0xaf
 8003eb6:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 8003eb8:	4b08      	ldr	r3, [pc, #32]	; (8003edc <ssh1106_SetDisplayOn+0x38>)
 8003eba:	2201      	movs	r2, #1
 8003ebc:	719a      	strb	r2, [r3, #6]
 8003ebe:	e004      	b.n	8003eca <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003ec0:	23ae      	movs	r3, #174	; 0xae
 8003ec2:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 8003ec4:	4b05      	ldr	r3, [pc, #20]	; (8003edc <ssh1106_SetDisplayOn+0x38>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff fd5f 	bl	8003990 <ssh1106_WriteCommand>
}
 8003ed2:	bf00      	nop
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000688 	.word	0x20000688

08003ee0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <HAL_MspInit+0x4c>)
 8003eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eee:	4a0f      	ldr	r2, [pc, #60]	; (8003f2c <HAL_MspInit+0x4c>)
 8003ef0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ef4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ef6:	4b0d      	ldr	r3, [pc, #52]	; (8003f2c <HAL_MspInit+0x4c>)
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003efe:	607b      	str	r3, [r7, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	603b      	str	r3, [r7, #0]
 8003f06:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	4a08      	ldr	r2, [pc, #32]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f10:	6413      	str	r3, [r2, #64]	; 0x40
 8003f12:	4b06      	ldr	r3, [pc, #24]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	603b      	str	r3, [r7, #0]
 8003f1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40023800 	.word	0x40023800

08003f30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08a      	sub	sp, #40	; 0x28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f38:	f107 0314 	add.w	r3, r7, #20
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	609a      	str	r2, [r3, #8]
 8003f44:	60da      	str	r2, [r3, #12]
 8003f46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a1b      	ldr	r2, [pc, #108]	; (8003fbc <HAL_ADC_MspInit+0x8c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d12f      	bne.n	8003fb2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f52:	2300      	movs	r3, #0
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	4b1a      	ldr	r3, [pc, #104]	; (8003fc0 <HAL_ADC_MspInit+0x90>)
 8003f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5a:	4a19      	ldr	r2, [pc, #100]	; (8003fc0 <HAL_ADC_MspInit+0x90>)
 8003f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f60:	6453      	str	r3, [r2, #68]	; 0x44
 8003f62:	4b17      	ldr	r3, [pc, #92]	; (8003fc0 <HAL_ADC_MspInit+0x90>)
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	4b13      	ldr	r3, [pc, #76]	; (8003fc0 <HAL_ADC_MspInit+0x90>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	4a12      	ldr	r2, [pc, #72]	; (8003fc0 <HAL_ADC_MspInit+0x90>)
 8003f78:	f043 0301 	orr.w	r3, r3, #1
 8003f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f7e:	4b10      	ldr	r3, [pc, #64]	; (8003fc0 <HAL_ADC_MspInit+0x90>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003f8a:	2308      	movs	r3, #8
 8003f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f92:	2300      	movs	r3, #0
 8003f94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f96:	f107 0314 	add.w	r3, r7, #20
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4809      	ldr	r0, [pc, #36]	; (8003fc4 <HAL_ADC_MspInit+0x94>)
 8003f9e:	f002 fb7d 	bl	800669c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	2012      	movs	r0, #18
 8003fa8:	f001 fb55 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003fac:	2012      	movs	r0, #18
 8003fae:	f001 fb6e 	bl	800568e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003fb2:	bf00      	nop
 8003fb4:	3728      	adds	r7, #40	; 0x28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40012000 	.word	0x40012000
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40020000 	.word	0x40020000

08003fc8 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a0b      	ldr	r2, [pc, #44]	; (8004004 <HAL_CRYP_MspInit+0x3c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d10d      	bne.n	8003ff6 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	4b0a      	ldr	r3, [pc, #40]	; (8004008 <HAL_CRYP_MspInit+0x40>)
 8003fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe2:	4a09      	ldr	r2, [pc, #36]	; (8004008 <HAL_CRYP_MspInit+0x40>)
 8003fe4:	f043 0310 	orr.w	r3, r3, #16
 8003fe8:	6353      	str	r3, [r2, #52]	; 0x34
 8003fea:	4b07      	ldr	r3, [pc, #28]	; (8004008 <HAL_CRYP_MspInit+0x40>)
 8003fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 8003ff6:	bf00      	nop
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	50060000 	.word	0x50060000
 8004008:	40023800 	.word	0x40023800

0800400c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b08a      	sub	sp, #40	; 0x28
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004014:	f107 0314 	add.w	r3, r7, #20
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	605a      	str	r2, [r3, #4]
 800401e:	609a      	str	r2, [r3, #8]
 8004020:	60da      	str	r2, [r3, #12]
 8004022:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1b      	ldr	r2, [pc, #108]	; (8004098 <HAL_DAC_MspInit+0x8c>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d12f      	bne.n	800408e <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800402e:	2300      	movs	r3, #0
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	4b1a      	ldr	r3, [pc, #104]	; (800409c <HAL_DAC_MspInit+0x90>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	4a19      	ldr	r2, [pc, #100]	; (800409c <HAL_DAC_MspInit+0x90>)
 8004038:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800403c:	6413      	str	r3, [r2, #64]	; 0x40
 800403e:	4b17      	ldr	r3, [pc, #92]	; (800409c <HAL_DAC_MspInit+0x90>)
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	4b13      	ldr	r3, [pc, #76]	; (800409c <HAL_DAC_MspInit+0x90>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004052:	4a12      	ldr	r2, [pc, #72]	; (800409c <HAL_DAC_MspInit+0x90>)
 8004054:	f043 0301 	orr.w	r3, r3, #1
 8004058:	6313      	str	r3, [r2, #48]	; 0x30
 800405a:	4b10      	ldr	r3, [pc, #64]	; (800409c <HAL_DAC_MspInit+0x90>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004066:	2310      	movs	r3, #16
 8004068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800406a:	2303      	movs	r3, #3
 800406c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406e:	2300      	movs	r3, #0
 8004070:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004072:	f107 0314 	add.w	r3, r7, #20
 8004076:	4619      	mov	r1, r3
 8004078:	4809      	ldr	r0, [pc, #36]	; (80040a0 <HAL_DAC_MspInit+0x94>)
 800407a:	f002 fb0f 	bl	800669c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800407e:	2200      	movs	r2, #0
 8004080:	2101      	movs	r1, #1
 8004082:	2036      	movs	r0, #54	; 0x36
 8004084:	f001 fae7 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004088:	2036      	movs	r0, #54	; 0x36
 800408a:	f001 fb00 	bl	800568e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800408e:	bf00      	nop
 8004090:	3728      	adds	r7, #40	; 0x28
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40007400 	.word	0x40007400
 800409c:	40023800 	.word	0x40023800
 80040a0:	40020000 	.word	0x40020000

080040a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08a      	sub	sp, #40	; 0x28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ac:	f107 0314 	add.w	r3, r7, #20
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	605a      	str	r2, [r3, #4]
 80040b6:	609a      	str	r2, [r3, #8]
 80040b8:	60da      	str	r2, [r3, #12]
 80040ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a21      	ldr	r2, [pc, #132]	; (8004148 <HAL_I2C_MspInit+0xa4>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d13b      	bne.n	800413e <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	613b      	str	r3, [r7, #16]
 80040ca:	4b20      	ldr	r3, [pc, #128]	; (800414c <HAL_I2C_MspInit+0xa8>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	4a1f      	ldr	r2, [pc, #124]	; (800414c <HAL_I2C_MspInit+0xa8>)
 80040d0:	f043 0302 	orr.w	r3, r3, #2
 80040d4:	6313      	str	r3, [r2, #48]	; 0x30
 80040d6:	4b1d      	ldr	r3, [pc, #116]	; (800414c <HAL_I2C_MspInit+0xa8>)
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80040e2:	23c0      	movs	r3, #192	; 0xc0
 80040e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040e6:	2312      	movs	r3, #18
 80040e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ea:	2301      	movs	r3, #1
 80040ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ee:	2303      	movs	r3, #3
 80040f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040f2:	2304      	movs	r3, #4
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040f6:	f107 0314 	add.w	r3, r7, #20
 80040fa:	4619      	mov	r1, r3
 80040fc:	4814      	ldr	r0, [pc, #80]	; (8004150 <HAL_I2C_MspInit+0xac>)
 80040fe:	f002 facd 	bl	800669c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004102:	2300      	movs	r3, #0
 8004104:	60fb      	str	r3, [r7, #12]
 8004106:	4b11      	ldr	r3, [pc, #68]	; (800414c <HAL_I2C_MspInit+0xa8>)
 8004108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410a:	4a10      	ldr	r2, [pc, #64]	; (800414c <HAL_I2C_MspInit+0xa8>)
 800410c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004110:	6413      	str	r3, [r2, #64]	; 0x40
 8004112:	4b0e      	ldr	r3, [pc, #56]	; (800414c <HAL_I2C_MspInit+0xa8>)
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800411a:	60fb      	str	r3, [r7, #12]
 800411c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800411e:	2200      	movs	r2, #0
 8004120:	2100      	movs	r1, #0
 8004122:	201f      	movs	r0, #31
 8004124:	f001 fa97 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004128:	201f      	movs	r0, #31
 800412a:	f001 fab0 	bl	800568e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800412e:	2200      	movs	r2, #0
 8004130:	2100      	movs	r1, #0
 8004132:	2020      	movs	r0, #32
 8004134:	f001 fa8f 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004138:	2020      	movs	r0, #32
 800413a:	f001 faa8 	bl	800568e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800413e:	bf00      	nop
 8004140:	3728      	adds	r7, #40	; 0x28
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	40005400 	.word	0x40005400
 800414c:	40023800 	.word	0x40023800
 8004150:	40020400 	.word	0x40020400

08004154 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a05      	ldr	r2, [pc, #20]	; (8004178 <HAL_RTC_MspInit+0x24>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d102      	bne.n	800416c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004166:	4b05      	ldr	r3, [pc, #20]	; (800417c <HAL_RTC_MspInit+0x28>)
 8004168:	2201      	movs	r2, #1
 800416a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	40002800 	.word	0x40002800
 800417c:	42470e3c 	.word	0x42470e3c

08004180 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08c      	sub	sp, #48	; 0x30
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004188:	f107 031c 	add.w	r3, r7, #28
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	605a      	str	r2, [r3, #4]
 8004192:	609a      	str	r2, [r3, #8]
 8004194:	60da      	str	r2, [r3, #12]
 8004196:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a45      	ldr	r2, [pc, #276]	; (80042b4 <HAL_SPI_MspInit+0x134>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d134      	bne.n	800420c <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80041a2:	2300      	movs	r3, #0
 80041a4:	61bb      	str	r3, [r7, #24]
 80041a6:	4b44      	ldr	r3, [pc, #272]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 80041a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041aa:	4a43      	ldr	r2, [pc, #268]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 80041ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041b0:	6453      	str	r3, [r2, #68]	; 0x44
 80041b2:	4b41      	ldr	r3, [pc, #260]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041ba:	61bb      	str	r3, [r7, #24]
 80041bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	4b3d      	ldr	r3, [pc, #244]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 80041c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c6:	4a3c      	ldr	r2, [pc, #240]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 80041c8:	f043 0301 	orr.w	r3, r3, #1
 80041cc:	6313      	str	r3, [r2, #48]	; 0x30
 80041ce:	4b3a      	ldr	r3, [pc, #232]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	617b      	str	r3, [r7, #20]
 80041d8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80041da:	23e0      	movs	r3, #224	; 0xe0
 80041dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041de:	2302      	movs	r3, #2
 80041e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e2:	2300      	movs	r3, #0
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e6:	2303      	movs	r3, #3
 80041e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041ea:	2305      	movs	r3, #5
 80041ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ee:	f107 031c 	add.w	r3, r7, #28
 80041f2:	4619      	mov	r1, r3
 80041f4:	4831      	ldr	r0, [pc, #196]	; (80042bc <HAL_SPI_MspInit+0x13c>)
 80041f6:	f002 fa51 	bl	800669c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80041fa:	2200      	movs	r2, #0
 80041fc:	2100      	movs	r1, #0
 80041fe:	2023      	movs	r0, #35	; 0x23
 8004200:	f001 fa29 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004204:	2023      	movs	r0, #35	; 0x23
 8004206:	f001 fa42 	bl	800568e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800420a:	e04f      	b.n	80042ac <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a2b      	ldr	r2, [pc, #172]	; (80042c0 <HAL_SPI_MspInit+0x140>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d14a      	bne.n	80042ac <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004216:	2300      	movs	r3, #0
 8004218:	613b      	str	r3, [r7, #16]
 800421a:	4b27      	ldr	r3, [pc, #156]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	4a26      	ldr	r2, [pc, #152]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004224:	6413      	str	r3, [r2, #64]	; 0x40
 8004226:	4b24      	ldr	r3, [pc, #144]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	4b20      	ldr	r3, [pc, #128]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423a:	4a1f      	ldr	r2, [pc, #124]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 800423c:	f043 0304 	orr.w	r3, r3, #4
 8004240:	6313      	str	r3, [r2, #48]	; 0x30
 8004242:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	f003 0304 	and.w	r3, r3, #4
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800424e:	2300      	movs	r3, #0
 8004250:	60bb      	str	r3, [r7, #8]
 8004252:	4b19      	ldr	r3, [pc, #100]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004256:	4a18      	ldr	r2, [pc, #96]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004258:	f043 0302 	orr.w	r3, r3, #2
 800425c:	6313      	str	r3, [r2, #48]	; 0x30
 800425e:	4b16      	ldr	r3, [pc, #88]	; (80042b8 <HAL_SPI_MspInit+0x138>)
 8004260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	60bb      	str	r3, [r7, #8]
 8004268:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 800426a:	2308      	movs	r3, #8
 800426c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426e:	2302      	movs	r3, #2
 8004270:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004272:	2300      	movs	r3, #0
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004276:	2303      	movs	r3, #3
 8004278:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800427a:	2305      	movs	r3, #5
 800427c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 800427e:	f107 031c 	add.w	r3, r7, #28
 8004282:	4619      	mov	r1, r3
 8004284:	480f      	ldr	r0, [pc, #60]	; (80042c4 <HAL_SPI_MspInit+0x144>)
 8004286:	f002 fa09 	bl	800669c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 800428a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800428e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004290:	2302      	movs	r3, #2
 8004292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004294:	2300      	movs	r3, #0
 8004296:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004298:	2303      	movs	r3, #3
 800429a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800429c:	2305      	movs	r3, #5
 800429e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 80042a0:	f107 031c 	add.w	r3, r7, #28
 80042a4:	4619      	mov	r1, r3
 80042a6:	4808      	ldr	r0, [pc, #32]	; (80042c8 <HAL_SPI_MspInit+0x148>)
 80042a8:	f002 f9f8 	bl	800669c <HAL_GPIO_Init>
}
 80042ac:	bf00      	nop
 80042ae:	3730      	adds	r7, #48	; 0x30
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40013000 	.word	0x40013000
 80042b8:	40023800 	.word	0x40023800
 80042bc:	40020000 	.word	0x40020000
 80042c0:	40003800 	.word	0x40003800
 80042c4:	40020800 	.word	0x40020800
 80042c8:	40020400 	.word	0x40020400

080042cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b08a      	sub	sp, #40	; 0x28
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a62      	ldr	r2, [pc, #392]	; (8004464 <HAL_TIM_Base_MspInit+0x198>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d126      	bne.n	800432c <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042de:	2300      	movs	r3, #0
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
 80042e2:	4b61      	ldr	r3, [pc, #388]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	4a60      	ldr	r2, [pc, #384]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	6453      	str	r3, [r2, #68]	; 0x44
 80042ee:	4b5e      	ldr	r3, [pc, #376]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80042f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	627b      	str	r3, [r7, #36]	; 0x24
 80042f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80042fa:	2200      	movs	r2, #0
 80042fc:	2100      	movs	r1, #0
 80042fe:	2018      	movs	r0, #24
 8004300:	f001 f9a9 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004304:	2018      	movs	r0, #24
 8004306:	f001 f9c2 	bl	800568e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800430a:	2200      	movs	r2, #0
 800430c:	2100      	movs	r1, #0
 800430e:	2019      	movs	r0, #25
 8004310:	f001 f9a1 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004314:	2019      	movs	r0, #25
 8004316:	f001 f9ba 	bl	800568e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 800431a:	2200      	movs	r2, #0
 800431c:	2101      	movs	r1, #1
 800431e:	201a      	movs	r0, #26
 8004320:	f001 f999 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004324:	201a      	movs	r0, #26
 8004326:	f001 f9b2 	bl	800568e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800432a:	e096      	b.n	800445a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004334:	d116      	bne.n	8004364 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004336:	2300      	movs	r3, #0
 8004338:	623b      	str	r3, [r7, #32]
 800433a:	4b4b      	ldr	r3, [pc, #300]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	4a4a      	ldr	r2, [pc, #296]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004340:	f043 0301 	orr.w	r3, r3, #1
 8004344:	6413      	str	r3, [r2, #64]	; 0x40
 8004346:	4b48      	ldr	r3, [pc, #288]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	623b      	str	r3, [r7, #32]
 8004350:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004352:	2200      	movs	r2, #0
 8004354:	2103      	movs	r1, #3
 8004356:	201c      	movs	r0, #28
 8004358:	f001 f97d 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800435c:	201c      	movs	r0, #28
 800435e:	f001 f996 	bl	800568e <HAL_NVIC_EnableIRQ>
}
 8004362:	e07a      	b.n	800445a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a40      	ldr	r2, [pc, #256]	; (800446c <HAL_TIM_Base_MspInit+0x1a0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d10e      	bne.n	800438c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800436e:	2300      	movs	r3, #0
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	4b3d      	ldr	r3, [pc, #244]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	4a3c      	ldr	r2, [pc, #240]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004378:	f043 0302 	orr.w	r3, r3, #2
 800437c:	6413      	str	r3, [r2, #64]	; 0x40
 800437e:	4b3a      	ldr	r3, [pc, #232]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	61fb      	str	r3, [r7, #28]
 8004388:	69fb      	ldr	r3, [r7, #28]
}
 800438a:	e066      	b.n	800445a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a37      	ldr	r2, [pc, #220]	; (8004470 <HAL_TIM_Base_MspInit+0x1a4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d116      	bne.n	80043c4 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004396:	2300      	movs	r3, #0
 8004398:	61bb      	str	r3, [r7, #24]
 800439a:	4b33      	ldr	r3, [pc, #204]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	4a32      	ldr	r2, [pc, #200]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80043a0:	f043 0308 	orr.w	r3, r3, #8
 80043a4:	6413      	str	r3, [r2, #64]	; 0x40
 80043a6:	4b30      	ldr	r3, [pc, #192]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	61bb      	str	r3, [r7, #24]
 80043b0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 80043b2:	2200      	movs	r2, #0
 80043b4:	2103      	movs	r1, #3
 80043b6:	2032      	movs	r0, #50	; 0x32
 80043b8:	f001 f94d 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80043bc:	2032      	movs	r0, #50	; 0x32
 80043be:	f001 f966 	bl	800568e <HAL_NVIC_EnableIRQ>
}
 80043c2:	e04a      	b.n	800445a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a2a      	ldr	r2, [pc, #168]	; (8004474 <HAL_TIM_Base_MspInit+0x1a8>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d10e      	bne.n	80043ec <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80043ce:	2300      	movs	r3, #0
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	4b25      	ldr	r3, [pc, #148]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	4a24      	ldr	r2, [pc, #144]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80043d8:	f043 0320 	orr.w	r3, r3, #32
 80043dc:	6413      	str	r3, [r2, #64]	; 0x40
 80043de:	4b22      	ldr	r3, [pc, #136]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	697b      	ldr	r3, [r7, #20]
}
 80043ea:	e036      	b.n	800445a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a21      	ldr	r2, [pc, #132]	; (8004478 <HAL_TIM_Base_MspInit+0x1ac>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d116      	bne.n	8004424 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	613b      	str	r3, [r7, #16]
 80043fa:	4b1b      	ldr	r3, [pc, #108]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 80043fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fe:	4a1a      	ldr	r2, [pc, #104]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004404:	6453      	str	r3, [r2, #68]	; 0x44
 8004406:	4b18      	ldr	r3, [pc, #96]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004412:	2200      	movs	r2, #0
 8004414:	2100      	movs	r1, #0
 8004416:	2018      	movs	r0, #24
 8004418:	f001 f91d 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800441c:	2018      	movs	r0, #24
 800441e:	f001 f936 	bl	800568e <HAL_NVIC_EnableIRQ>
}
 8004422:	e01a      	b.n	800445a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a14      	ldr	r2, [pc, #80]	; (800447c <HAL_TIM_Base_MspInit+0x1b0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d115      	bne.n	800445a <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800442e:	2300      	movs	r3, #0
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	4b0d      	ldr	r3, [pc, #52]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004436:	4a0c      	ldr	r2, [pc, #48]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800443c:	6453      	str	r3, [r2, #68]	; 0x44
 800443e:	4b0a      	ldr	r3, [pc, #40]	; (8004468 <HAL_TIM_Base_MspInit+0x19c>)
 8004440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004442:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 800444a:	2200      	movs	r2, #0
 800444c:	2101      	movs	r1, #1
 800444e:	201a      	movs	r0, #26
 8004450:	f001 f901 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004454:	201a      	movs	r0, #26
 8004456:	f001 f91a 	bl	800568e <HAL_NVIC_EnableIRQ>
}
 800445a:	bf00      	nop
 800445c:	3728      	adds	r7, #40	; 0x28
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40010000 	.word	0x40010000
 8004468:	40023800 	.word	0x40023800
 800446c:	40000400 	.word	0x40000400
 8004470:	40000c00 	.word	0x40000c00
 8004474:	40001400 	.word	0x40001400
 8004478:	40014000 	.word	0x40014000
 800447c:	40014800 	.word	0x40014800

08004480 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08a      	sub	sp, #40	; 0x28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	f107 0314 	add.w	r3, r7, #20
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	605a      	str	r2, [r3, #4]
 8004492:	609a      	str	r2, [r3, #8]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a25      	ldr	r2, [pc, #148]	; (8004534 <HAL_TIM_MspPostInit+0xb4>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d11f      	bne.n	80044e2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a2:	2300      	movs	r3, #0
 80044a4:	613b      	str	r3, [r7, #16]
 80044a6:	4b24      	ldr	r3, [pc, #144]	; (8004538 <HAL_TIM_MspPostInit+0xb8>)
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	4a23      	ldr	r2, [pc, #140]	; (8004538 <HAL_TIM_MspPostInit+0xb8>)
 80044ac:	f043 0301 	orr.w	r3, r3, #1
 80044b0:	6313      	str	r3, [r2, #48]	; 0x30
 80044b2:	4b21      	ldr	r3, [pc, #132]	; (8004538 <HAL_TIM_MspPostInit+0xb8>)
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	613b      	str	r3, [r7, #16]
 80044bc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 80044be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c4:	2302      	movs	r3, #2
 80044c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044cc:	2300      	movs	r3, #0
 80044ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044d0:	2301      	movs	r3, #1
 80044d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 80044d4:	f107 0314 	add.w	r3, r7, #20
 80044d8:	4619      	mov	r1, r3
 80044da:	4818      	ldr	r0, [pc, #96]	; (800453c <HAL_TIM_MspPostInit+0xbc>)
 80044dc:	f002 f8de 	bl	800669c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80044e0:	e023      	b.n	800452a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a16      	ldr	r2, [pc, #88]	; (8004540 <HAL_TIM_MspPostInit+0xc0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d11e      	bne.n	800452a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044ec:	2300      	movs	r3, #0
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	4b11      	ldr	r3, [pc, #68]	; (8004538 <HAL_TIM_MspPostInit+0xb8>)
 80044f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f4:	4a10      	ldr	r2, [pc, #64]	; (8004538 <HAL_TIM_MspPostInit+0xb8>)
 80044f6:	f043 0304 	orr.w	r3, r3, #4
 80044fa:	6313      	str	r3, [r2, #48]	; 0x30
 80044fc:	4b0e      	ldr	r3, [pc, #56]	; (8004538 <HAL_TIM_MspPostInit+0xb8>)
 80044fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004500:	f003 0304 	and.w	r3, r3, #4
 8004504:	60fb      	str	r3, [r7, #12]
 8004506:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8004508:	f44f 7340 	mov.w	r3, #768	; 0x300
 800450c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450e:	2302      	movs	r3, #2
 8004510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004512:	2300      	movs	r3, #0
 8004514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004516:	2300      	movs	r3, #0
 8004518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800451a:	2302      	movs	r3, #2
 800451c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800451e:	f107 0314 	add.w	r3, r7, #20
 8004522:	4619      	mov	r1, r3
 8004524:	4807      	ldr	r0, [pc, #28]	; (8004544 <HAL_TIM_MspPostInit+0xc4>)
 8004526:	f002 f8b9 	bl	800669c <HAL_GPIO_Init>
}
 800452a:	bf00      	nop
 800452c:	3728      	adds	r7, #40	; 0x28
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	40010000 	.word	0x40010000
 8004538:	40023800 	.word	0x40023800
 800453c:	40020000 	.word	0x40020000
 8004540:	40000400 	.word	0x40000400
 8004544:	40020800 	.word	0x40020800

08004548 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b08a      	sub	sp, #40	; 0x28
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004550:	f107 0314 	add.w	r3, r7, #20
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	609a      	str	r2, [r3, #8]
 800455c:	60da      	str	r2, [r3, #12]
 800455e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a28      	ldr	r2, [pc, #160]	; (8004608 <HAL_UART_MspInit+0xc0>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d14a      	bne.n	8004600 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800456a:	2300      	movs	r3, #0
 800456c:	613b      	str	r3, [r7, #16]
 800456e:	4b27      	ldr	r3, [pc, #156]	; (800460c <HAL_UART_MspInit+0xc4>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	4a26      	ldr	r2, [pc, #152]	; (800460c <HAL_UART_MspInit+0xc4>)
 8004574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004578:	6413      	str	r3, [r2, #64]	; 0x40
 800457a:	4b24      	ldr	r3, [pc, #144]	; (800460c <HAL_UART_MspInit+0xc4>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004582:	613b      	str	r3, [r7, #16]
 8004584:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	4b20      	ldr	r3, [pc, #128]	; (800460c <HAL_UART_MspInit+0xc4>)
 800458c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458e:	4a1f      	ldr	r2, [pc, #124]	; (800460c <HAL_UART_MspInit+0xc4>)
 8004590:	f043 0304 	orr.w	r3, r3, #4
 8004594:	6313      	str	r3, [r2, #48]	; 0x30
 8004596:	4b1d      	ldr	r3, [pc, #116]	; (800460c <HAL_UART_MspInit+0xc4>)
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	f003 0304 	and.w	r3, r3, #4
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80045a2:	2300      	movs	r3, #0
 80045a4:	60bb      	str	r3, [r7, #8]
 80045a6:	4b19      	ldr	r3, [pc, #100]	; (800460c <HAL_UART_MspInit+0xc4>)
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	4a18      	ldr	r2, [pc, #96]	; (800460c <HAL_UART_MspInit+0xc4>)
 80045ac:	f043 0308 	orr.w	r3, r3, #8
 80045b0:	6313      	str	r3, [r2, #48]	; 0x30
 80045b2:	4b16      	ldr	r3, [pc, #88]	; (800460c <HAL_UART_MspInit+0xc4>)
 80045b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b6:	f003 0308 	and.w	r3, r3, #8
 80045ba:	60bb      	str	r3, [r7, #8]
 80045bc:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80045be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c4:	2302      	movs	r3, #2
 80045c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045c8:	2301      	movs	r3, #1
 80045ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045cc:	2303      	movs	r3, #3
 80045ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80045d0:	2308      	movs	r3, #8
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d4:	f107 0314 	add.w	r3, r7, #20
 80045d8:	4619      	mov	r1, r3
 80045da:	480d      	ldr	r0, [pc, #52]	; (8004610 <HAL_UART_MspInit+0xc8>)
 80045dc:	f002 f85e 	bl	800669c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045e0:	2304      	movs	r3, #4
 80045e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e4:	2302      	movs	r3, #2
 80045e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045e8:	2301      	movs	r3, #1
 80045ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ec:	2303      	movs	r3, #3
 80045ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80045f0:	2308      	movs	r3, #8
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045f4:	f107 0314 	add.w	r3, r7, #20
 80045f8:	4619      	mov	r1, r3
 80045fa:	4806      	ldr	r0, [pc, #24]	; (8004614 <HAL_UART_MspInit+0xcc>)
 80045fc:	f002 f84e 	bl	800669c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8004600:	bf00      	nop
 8004602:	3728      	adds	r7, #40	; 0x28
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40005000 	.word	0x40005000
 800460c:	40023800 	.word	0x40023800
 8004610:	40020800 	.word	0x40020800
 8004614:	40020c00 	.word	0x40020c00

08004618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800461c:	f006 f930 	bl	800a880 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004620:	e7fe      	b.n	8004620 <NMI_Handler+0x8>

08004622 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004622:	b480      	push	{r7}
 8004624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004626:	e7fe      	b.n	8004626 <HardFault_Handler+0x4>

08004628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800462c:	e7fe      	b.n	800462c <MemManage_Handler+0x4>

0800462e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800462e:	b480      	push	{r7}
 8004630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004632:	e7fe      	b.n	8004632 <BusFault_Handler+0x4>

08004634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004638:	e7fe      	b.n	8004638 <UsageFault_Handler+0x4>

0800463a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800463a:	b480      	push	{r7}
 800463c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800463e:	bf00      	nop
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004648:	b480      	push	{r7}
 800464a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800464c:	bf00      	nop
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004656:	b480      	push	{r7}
 8004658:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800465a:	bf00      	nop
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004668:	f000 f9fc 	bl	8004a64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800466c:	bf00      	nop
 800466e:	bd80      	pop	{r7, pc}

08004670 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004674:	2002      	movs	r0, #2
 8004676:	f002 f9dd 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}

0800467e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004682:	2010      	movs	r0, #16
 8004684:	f002 f9d6 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004688:	bf00      	nop
 800468a:	bd80      	pop	{r7, pc}

0800468c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004690:	4802      	ldr	r0, [pc, #8]	; (800469c <ADC_IRQHandler+0x10>)
 8004692:	f000 fb7a 	bl	8004d8a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004696:	bf00      	nop
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20000820 	.word	0x20000820

080046a0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80046a4:	2040      	movs	r0, #64	; 0x40
 80046a6:	f002 f9c5 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80046aa:	2080      	movs	r0, #128	; 0x80
 80046ac:	f002 f9c2 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80046b0:	bf00      	nop
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046b8:	4803      	ldr	r0, [pc, #12]	; (80046c8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80046ba:	f008 f8c1 	bl	800c840 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80046be:	4803      	ldr	r0, [pc, #12]	; (80046cc <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80046c0:	f008 f8be 	bl	800c840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80046c4:	bf00      	nop
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	20000914 	.word	0x20000914
 80046cc:	20000954 	.word	0x20000954

080046d0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046d4:	4802      	ldr	r0, [pc, #8]	; (80046e0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80046d6:	f008 f8b3 	bl	800c840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000914 	.word	0x20000914

080046e4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046e8:	4803      	ldr	r0, [pc, #12]	; (80046f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80046ea:	f008 f8a9 	bl	800c840 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80046ee:	4803      	ldr	r0, [pc, #12]	; (80046fc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80046f0:	f008 f8a6 	bl	800c840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80046f4:	bf00      	nop
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	20000914 	.word	0x20000914
 80046fc:	2000086c 	.word	0x2000086c

08004700 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004704:	4802      	ldr	r0, [pc, #8]	; (8004710 <TIM2_IRQHandler+0x10>)
 8004706:	f008 f89b 	bl	800c840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800470a:	bf00      	nop
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	20000a24 	.word	0x20000a24

08004714 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004718:	4802      	ldr	r0, [pc, #8]	; (8004724 <I2C1_EV_IRQHandler+0x10>)
 800471a:	f002 fbd5 	bl	8006ec8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800471e:	bf00      	nop
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	20000700 	.word	0x20000700

08004728 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800472c:	4802      	ldr	r0, [pc, #8]	; (8004738 <I2C1_ER_IRQHandler+0x10>)
 800472e:	f002 fd38 	bl	80071a2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004732:	bf00      	nop
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20000700 	.word	0x20000700

0800473c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004740:	4802      	ldr	r0, [pc, #8]	; (800474c <SPI1_IRQHandler+0x10>)
 8004742:	f007 f9f1 	bl	800bb28 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004746:	bf00      	nop
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	200009cc 	.word	0x200009cc

08004750 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004754:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004758:	f002 f96c 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800475c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004760:	f002 f968 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004764:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004768:	f002 f964 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800476c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004770:	f002 f960 	bl	8006a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004774:	bf00      	nop
 8004776:	bd80      	pop	{r7, pc}

08004778 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800477c:	4802      	ldr	r0, [pc, #8]	; (8004788 <TIM5_IRQHandler+0x10>)
 800477e:	f008 f85f 	bl	800c840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004782:	bf00      	nop
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20000760 	.word	0x20000760

0800478c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004790:	4802      	ldr	r0, [pc, #8]	; (800479c <TIM6_DAC_IRQHandler+0x10>)
 8004792:	f001 fe82 	bl	800649a <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004796:	bf00      	nop
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	200008ac 	.word	0x200008ac

080047a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80047a4:	4802      	ldr	r0, [pc, #8]	; (80047b0 <OTG_FS_IRQHandler+0x10>)
 80047a6:	f004 fbb1 	bl	8008f0c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80047aa:	bf00      	nop
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	20001fe8 	.word	0x20001fe8

080047b4 <_getpid>:
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	2301      	movs	r3, #1
 80047ba:	4618      	mov	r0, r3
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <_kill>:
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
 80047ce:	f00c fff1 	bl	80117b4 <__errno>
 80047d2:	4602      	mov	r2, r0
 80047d4:	2316      	movs	r3, #22
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	f04f 33ff 	mov.w	r3, #4294967295
 80047dc:	4618      	mov	r0, r3
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <_exit>:
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	f04f 31ff 	mov.w	r1, #4294967295
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7ff ffe7 	bl	80047c4 <_kill>
 80047f6:	e7fe      	b.n	80047f6 <_exit+0x12>

080047f8 <_read>:
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
 8004804:	2300      	movs	r3, #0
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	e00a      	b.n	8004820 <_read+0x28>
 800480a:	f3af 8000 	nop.w
 800480e:	4601      	mov	r1, r0
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	1c5a      	adds	r2, r3, #1
 8004814:	60ba      	str	r2, [r7, #8]
 8004816:	b2ca      	uxtb	r2, r1
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	3301      	adds	r3, #1
 800481e:	617b      	str	r3, [r7, #20]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	429a      	cmp	r2, r3
 8004826:	dbf0      	blt.n	800480a <_read+0x12>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4618      	mov	r0, r3
 800482c:	3718      	adds	r7, #24
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <_write>:
 8004832:	b580      	push	{r7, lr}
 8004834:	b086      	sub	sp, #24
 8004836:	af00      	add	r7, sp, #0
 8004838:	60f8      	str	r0, [r7, #12]
 800483a:	60b9      	str	r1, [r7, #8]
 800483c:	607a      	str	r2, [r7, #4]
 800483e:	2300      	movs	r3, #0
 8004840:	617b      	str	r3, [r7, #20]
 8004842:	e009      	b.n	8004858 <_write+0x26>
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	60ba      	str	r2, [r7, #8]
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	4618      	mov	r0, r3
 800484e:	f3af 8000 	nop.w
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	3301      	adds	r3, #1
 8004856:	617b      	str	r3, [r7, #20]
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	429a      	cmp	r2, r3
 800485e:	dbf1      	blt.n	8004844 <_write+0x12>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4618      	mov	r0, r3
 8004864:	3718      	adds	r7, #24
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <_close>:
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
 8004872:	f04f 33ff 	mov.w	r3, #4294967295
 8004876:	4618      	mov	r0, r3
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <_fstat>:
 8004882:	b480      	push	{r7}
 8004884:	b083      	sub	sp, #12
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	6039      	str	r1, [r7, #0]
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004892:	605a      	str	r2, [r3, #4]
 8004894:	2300      	movs	r3, #0
 8004896:	4618      	mov	r0, r3
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <_isatty>:
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
 80048aa:	2301      	movs	r3, #1
 80048ac:	4618      	mov	r0, r3
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <_lseek>:
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	2300      	movs	r3, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
	...

080048d4 <_sbrk>:
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	4a14      	ldr	r2, [pc, #80]	; (8004930 <_sbrk+0x5c>)
 80048de:	4b15      	ldr	r3, [pc, #84]	; (8004934 <_sbrk+0x60>)
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	617b      	str	r3, [r7, #20]
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	613b      	str	r3, [r7, #16]
 80048e8:	4b13      	ldr	r3, [pc, #76]	; (8004938 <_sbrk+0x64>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d102      	bne.n	80048f6 <_sbrk+0x22>
 80048f0:	4b11      	ldr	r3, [pc, #68]	; (8004938 <_sbrk+0x64>)
 80048f2:	4a12      	ldr	r2, [pc, #72]	; (800493c <_sbrk+0x68>)
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	4b10      	ldr	r3, [pc, #64]	; (8004938 <_sbrk+0x64>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4413      	add	r3, r2
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	429a      	cmp	r2, r3
 8004902:	d207      	bcs.n	8004914 <_sbrk+0x40>
 8004904:	f00c ff56 	bl	80117b4 <__errno>
 8004908:	4602      	mov	r2, r0
 800490a:	230c      	movs	r3, #12
 800490c:	6013      	str	r3, [r2, #0]
 800490e:	f04f 33ff 	mov.w	r3, #4294967295
 8004912:	e009      	b.n	8004928 <_sbrk+0x54>
 8004914:	4b08      	ldr	r3, [pc, #32]	; (8004938 <_sbrk+0x64>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	4b07      	ldr	r3, [pc, #28]	; (8004938 <_sbrk+0x64>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4413      	add	r3, r2
 8004922:	4a05      	ldr	r2, [pc, #20]	; (8004938 <_sbrk+0x64>)
 8004924:	6013      	str	r3, [r2, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4618      	mov	r0, r3
 800492a:	3718      	adds	r7, #24
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	20020000 	.word	0x20020000
 8004934:	00000400 	.word	0x00000400
 8004938:	20000690 	.word	0x20000690
 800493c:	200023f8 	.word	0x200023f8

08004940 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004944:	4b08      	ldr	r3, [pc, #32]	; (8004968 <SystemInit+0x28>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494a:	4a07      	ldr	r2, [pc, #28]	; (8004968 <SystemInit+0x28>)
 800494c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004950:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004954:	4b04      	ldr	r3, [pc, #16]	; (8004968 <SystemInit+0x28>)
 8004956:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800495a:	609a      	str	r2, [r3, #8]
#endif
}
 800495c:	bf00      	nop
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	e000ed00 	.word	0xe000ed00

0800496c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800496c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004970:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004972:	e003      	b.n	800497c <LoopCopyDataInit>

08004974 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004974:	4b0c      	ldr	r3, [pc, #48]	; (80049a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004976:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004978:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800497a:	3104      	adds	r1, #4

0800497c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800497c:	480b      	ldr	r0, [pc, #44]	; (80049ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800497e:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004980:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004982:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004984:	d3f6      	bcc.n	8004974 <CopyDataInit>
  ldr  r2, =_sbss
 8004986:	4a0b      	ldr	r2, [pc, #44]	; (80049b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004988:	e002      	b.n	8004990 <LoopFillZerobss>

0800498a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800498a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800498c:	f842 3b04 	str.w	r3, [r2], #4

08004990 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004990:	4b09      	ldr	r3, [pc, #36]	; (80049b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004992:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004994:	d3f9      	bcc.n	800498a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004996:	f7ff ffd3 	bl	8004940 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800499a:	f00c ff23 	bl	80117e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800499e:	f7fc fee7 	bl	8001770 <main>
  bx  lr    
 80049a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80049a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80049a8:	080133f8 	.word	0x080133f8
  ldr  r0, =_sdata
 80049ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80049b0:	20000250 	.word	0x20000250
  ldr  r2, =_sbss
 80049b4:	20000250 	.word	0x20000250
  ldr  r3, = _ebss
 80049b8:	200023f4 	.word	0x200023f4

080049bc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80049bc:	e7fe      	b.n	80049bc <CAN1_RX0_IRQHandler>
	...

080049c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80049c4:	4b0e      	ldr	r3, [pc, #56]	; (8004a00 <HAL_Init+0x40>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a0d      	ldr	r2, [pc, #52]	; (8004a00 <HAL_Init+0x40>)
 80049ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049d0:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <HAL_Init+0x40>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a0a      	ldr	r2, [pc, #40]	; (8004a00 <HAL_Init+0x40>)
 80049d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049dc:	4b08      	ldr	r3, [pc, #32]	; (8004a00 <HAL_Init+0x40>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a07      	ldr	r2, [pc, #28]	; (8004a00 <HAL_Init+0x40>)
 80049e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049e8:	2003      	movs	r0, #3
 80049ea:	f000 fe29 	bl	8005640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049ee:	2000      	movs	r0, #0
 80049f0:	f000 f808 	bl	8004a04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049f4:	f7ff fa74 	bl	8003ee0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40023c00 	.word	0x40023c00

08004a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a0c:	4b12      	ldr	r3, [pc, #72]	; (8004a58 <HAL_InitTick+0x54>)
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	4b12      	ldr	r3, [pc, #72]	; (8004a5c <HAL_InitTick+0x58>)
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	4619      	mov	r1, r3
 8004a16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 fe41 	bl	80056aa <HAL_SYSTICK_Config>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e00e      	b.n	8004a50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2b0f      	cmp	r3, #15
 8004a36:	d80a      	bhi.n	8004a4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a38:	2200      	movs	r2, #0
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a40:	f000 fe09 	bl	8005656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a44:	4a06      	ldr	r2, [pc, #24]	; (8004a60 <HAL_InitTick+0x5c>)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	e000      	b.n	8004a50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	2000006c 	.word	0x2000006c
 8004a5c:	20000074 	.word	0x20000074
 8004a60:	20000070 	.word	0x20000070

08004a64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a68:	4b06      	ldr	r3, [pc, #24]	; (8004a84 <HAL_IncTick+0x20>)
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	4b06      	ldr	r3, [pc, #24]	; (8004a88 <HAL_IncTick+0x24>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4413      	add	r3, r2
 8004a74:	4a04      	ldr	r2, [pc, #16]	; (8004a88 <HAL_IncTick+0x24>)
 8004a76:	6013      	str	r3, [r2, #0]
}
 8004a78:	bf00      	nop
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	20000074 	.word	0x20000074
 8004a88:	20000b0c 	.word	0x20000b0c

08004a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a90:	4b03      	ldr	r3, [pc, #12]	; (8004aa0 <HAL_GetTick+0x14>)
 8004a92:	681b      	ldr	r3, [r3, #0]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	20000b0c 	.word	0x20000b0c

08004aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004aac:	f7ff ffee 	bl	8004a8c <HAL_GetTick>
 8004ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d005      	beq.n	8004aca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004abe:	4b09      	ldr	r3, [pc, #36]	; (8004ae4 <HAL_Delay+0x40>)
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004aca:	bf00      	nop
 8004acc:	f7ff ffde 	bl	8004a8c <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d8f7      	bhi.n	8004acc <HAL_Delay+0x28>
  {
  }
}
 8004adc:	bf00      	nop
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20000074 	.word	0x20000074

08004ae8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004af0:	2300      	movs	r3, #0
 8004af2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e033      	b.n	8004b66 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d109      	bne.n	8004b1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7ff fa12 	bl	8003f30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	f003 0310 	and.w	r3, r3, #16
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d118      	bne.n	8004b58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004b2e:	f023 0302 	bic.w	r3, r3, #2
 8004b32:	f043 0202 	orr.w	r2, r3, #2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 fbaa 	bl	8005294 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4a:	f023 0303 	bic.w	r3, r3, #3
 8004b4e:	f043 0201 	orr.w	r2, r3, #1
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	641a      	str	r2, [r3, #64]	; 0x40
 8004b56:	e001      	b.n	8004b5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <HAL_ADC_Start_IT+0x1a>
 8004b86:	2302      	movs	r3, #2
 8004b88:	e0b0      	b.n	8004cec <HAL_ADC_Start_IT+0x17c>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d018      	beq.n	8004bd2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689a      	ldr	r2, [r3, #8]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0201 	orr.w	r2, r2, #1
 8004bae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004bb0:	4b51      	ldr	r3, [pc, #324]	; (8004cf8 <HAL_ADC_Start_IT+0x188>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a51      	ldr	r2, [pc, #324]	; (8004cfc <HAL_ADC_Start_IT+0x18c>)
 8004bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bba:	0c9a      	lsrs	r2, r3, #18
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	4413      	add	r3, r2
 8004bc2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004bc4:	e002      	b.n	8004bcc <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f9      	bne.n	8004bc6 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	f040 8084 	bne.w	8004cea <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bea:	f023 0301 	bic.w	r3, r3, #1
 8004bee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d007      	beq.n	8004c14 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c20:	d106      	bne.n	8004c30 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c26:	f023 0206 	bic.w	r2, r3, #6
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	645a      	str	r2, [r3, #68]	; 0x44
 8004c2e:	e002      	b.n	8004c36 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c3e:	4b30      	ldr	r3, [pc, #192]	; (8004d00 <HAL_ADC_Start_IT+0x190>)
 8004c40:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004c4a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	6812      	ldr	r2, [r2, #0]
 8004c56:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c5a:	f043 0320 	orr.w	r3, r3, #32
 8004c5e:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f003 031f 	and.w	r3, r3, #31
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d12a      	bne.n	8004cc2 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a24      	ldr	r2, [pc, #144]	; (8004d04 <HAL_ADC_Start_IT+0x194>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d015      	beq.n	8004ca2 <HAL_ADC_Start_IT+0x132>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a23      	ldr	r2, [pc, #140]	; (8004d08 <HAL_ADC_Start_IT+0x198>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d105      	bne.n	8004c8c <HAL_ADC_Start_IT+0x11c>
 8004c80:	4b1f      	ldr	r3, [pc, #124]	; (8004d00 <HAL_ADC_Start_IT+0x190>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f003 031f 	and.w	r3, r3, #31
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00a      	beq.n	8004ca2 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a1e      	ldr	r2, [pc, #120]	; (8004d0c <HAL_ADC_Start_IT+0x19c>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d129      	bne.n	8004cea <HAL_ADC_Start_IT+0x17a>
 8004c96:	4b1a      	ldr	r3, [pc, #104]	; (8004d00 <HAL_ADC_Start_IT+0x190>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	2b0f      	cmp	r3, #15
 8004ca0:	d823      	bhi.n	8004cea <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d11c      	bne.n	8004cea <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689a      	ldr	r2, [r3, #8]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004cbe:	609a      	str	r2, [r3, #8]
 8004cc0:	e013      	b.n	8004cea <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a0f      	ldr	r2, [pc, #60]	; (8004d04 <HAL_ADC_Start_IT+0x194>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d10e      	bne.n	8004cea <HAL_ADC_Start_IT+0x17a>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d107      	bne.n	8004cea <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ce8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	2000006c 	.word	0x2000006c
 8004cfc:	431bde83 	.word	0x431bde83
 8004d00:	40012300 	.word	0x40012300
 8004d04:	40012000 	.word	0x40012000
 8004d08:	40012100 	.word	0x40012100
 8004d0c:	40012200 	.word	0x40012200

08004d10 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d101      	bne.n	8004d26 <HAL_ADC_Stop_IT+0x16>
 8004d22:	2302      	movs	r3, #2
 8004d24:	e02b      	b.n	8004d7e <HAL_ADC_Stop_IT+0x6e>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0201 	bic.w	r2, r2, #1
 8004d3c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d113      	bne.n	8004d74 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6812      	ldr	r2, [r2, #0]
 8004d56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d5a:	f023 0320 	bic.w	r3, r3, #32
 8004d5e:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	f043 0201 	orr.w	r2, r3, #1
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004d92:	2300      	movs	r3, #0
 8004d94:	60fb      	str	r3, [r7, #12]
 8004d96:	2300      	movs	r3, #0
 8004d98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	bf0c      	ite	eq
 8004da8:	2301      	moveq	r3, #1
 8004daa:	2300      	movne	r3, #0
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f003 0320 	and.w	r3, r3, #32
 8004dba:	2b20      	cmp	r3, #32
 8004dbc:	bf0c      	ite	eq
 8004dbe:	2301      	moveq	r3, #1
 8004dc0:	2300      	movne	r3, #0
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d049      	beq.n	8004e60 <HAL_ADC_IRQHandler+0xd6>
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d046      	beq.n	8004e60 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	f003 0310 	and.w	r3, r3, #16
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d105      	bne.n	8004dea <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d12b      	bne.n	8004e50 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d127      	bne.n	8004e50 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e06:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d006      	beq.n	8004e1c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d119      	bne.n	8004e50 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 0220 	bic.w	r2, r2, #32
 8004e2a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d105      	bne.n	8004e50 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e48:	f043 0201 	orr.w	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7fe f85f 	bl	8002f14 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f06f 0212 	mvn.w	r2, #18
 8004e5e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	bf0c      	ite	eq
 8004e6e:	2301      	moveq	r3, #1
 8004e70:	2300      	movne	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e80:	2b80      	cmp	r3, #128	; 0x80
 8004e82:	bf0c      	ite	eq
 8004e84:	2301      	moveq	r3, #1
 8004e86:	2300      	movne	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d057      	beq.n	8004f42 <HAL_ADC_IRQHandler+0x1b8>
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d054      	beq.n	8004f42 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9c:	f003 0310 	and.w	r3, r3, #16
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d105      	bne.n	8004eb0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d139      	bne.n	8004f32 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d006      	beq.n	8004eda <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d12b      	bne.n	8004f32 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d124      	bne.n	8004f32 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d11d      	bne.n	8004f32 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d119      	bne.n	8004f32 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f0c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d105      	bne.n	8004f32 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2a:	f043 0201 	orr.w	r2, r3, #1
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 faaa 	bl	800548c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f06f 020c 	mvn.w	r2, #12
 8004f40:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	bf0c      	ite	eq
 8004f50:	2301      	moveq	r3, #1
 8004f52:	2300      	movne	r3, #0
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f62:	2b40      	cmp	r3, #64	; 0x40
 8004f64:	bf0c      	ite	eq
 8004f66:	2301      	moveq	r3, #1
 8004f68:	2300      	movne	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d017      	beq.n	8004fa4 <HAL_ADC_IRQHandler+0x21a>
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d014      	beq.n	8004fa4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d10d      	bne.n	8004fa4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f846 	bl	8005026 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f06f 0201 	mvn.w	r2, #1
 8004fa2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0320 	and.w	r3, r3, #32
 8004fae:	2b20      	cmp	r3, #32
 8004fb0:	bf0c      	ite	eq
 8004fb2:	2301      	moveq	r3, #1
 8004fb4:	2300      	movne	r3, #0
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004fc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fc8:	bf0c      	ite	eq
 8004fca:	2301      	moveq	r3, #1
 8004fcc:	2300      	movne	r3, #0
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d015      	beq.n	8005004 <HAL_ADC_IRQHandler+0x27a>
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d012      	beq.n	8005004 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe2:	f043 0202 	orr.w	r2, r3, #2
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f06f 0220 	mvn.w	r2, #32
 8004ff2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f820 	bl	800503a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f06f 0220 	mvn.w	r2, #32
 8005002:	601a      	str	r2, [r3, #0]
  }
}
 8005004:	bf00      	nop
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800501a:	4618      	mov	r0, r3
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800503a:	b480      	push	{r7}
 800503c:	b083      	sub	sp, #12
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005042:	bf00      	nop
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
	...

08005050 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005064:	2b01      	cmp	r3, #1
 8005066:	d101      	bne.n	800506c <HAL_ADC_ConfigChannel+0x1c>
 8005068:	2302      	movs	r3, #2
 800506a:	e105      	b.n	8005278 <HAL_ADC_ConfigChannel+0x228>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2b09      	cmp	r3, #9
 800507a:	d925      	bls.n	80050c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68d9      	ldr	r1, [r3, #12]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	b29b      	uxth	r3, r3
 8005088:	461a      	mov	r2, r3
 800508a:	4613      	mov	r3, r2
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	4413      	add	r3, r2
 8005090:	3b1e      	subs	r3, #30
 8005092:	2207      	movs	r2, #7
 8005094:	fa02 f303 	lsl.w	r3, r2, r3
 8005098:	43da      	mvns	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	400a      	ands	r2, r1
 80050a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68d9      	ldr	r1, [r3, #12]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	689a      	ldr	r2, [r3, #8]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	4618      	mov	r0, r3
 80050b4:	4603      	mov	r3, r0
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	4403      	add	r3, r0
 80050ba:	3b1e      	subs	r3, #30
 80050bc:	409a      	lsls	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	60da      	str	r2, [r3, #12]
 80050c6:	e022      	b.n	800510e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6919      	ldr	r1, [r3, #16]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	461a      	mov	r2, r3
 80050d6:	4613      	mov	r3, r2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4413      	add	r3, r2
 80050dc:	2207      	movs	r2, #7
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	43da      	mvns	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	400a      	ands	r2, r1
 80050ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6919      	ldr	r1, [r3, #16]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	689a      	ldr	r2, [r3, #8]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	4618      	mov	r0, r3
 80050fe:	4603      	mov	r3, r0
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	4403      	add	r3, r0
 8005104:	409a      	lsls	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	2b06      	cmp	r3, #6
 8005114:	d824      	bhi.n	8005160 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	4613      	mov	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	3b05      	subs	r3, #5
 8005128:	221f      	movs	r2, #31
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43da      	mvns	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	400a      	ands	r2, r1
 8005136:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	b29b      	uxth	r3, r3
 8005144:	4618      	mov	r0, r3
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685a      	ldr	r2, [r3, #4]
 800514a:	4613      	mov	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	4413      	add	r3, r2
 8005150:	3b05      	subs	r3, #5
 8005152:	fa00 f203 	lsl.w	r2, r0, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	635a      	str	r2, [r3, #52]	; 0x34
 800515e:	e04c      	b.n	80051fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b0c      	cmp	r3, #12
 8005166:	d824      	bhi.n	80051b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	4613      	mov	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	3b23      	subs	r3, #35	; 0x23
 800517a:	221f      	movs	r2, #31
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	43da      	mvns	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	400a      	ands	r2, r1
 8005188:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	b29b      	uxth	r3, r3
 8005196:	4618      	mov	r0, r3
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685a      	ldr	r2, [r3, #4]
 800519c:	4613      	mov	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	3b23      	subs	r3, #35	; 0x23
 80051a4:	fa00 f203 	lsl.w	r2, r0, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	631a      	str	r2, [r3, #48]	; 0x30
 80051b0:	e023      	b.n	80051fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	3b41      	subs	r3, #65	; 0x41
 80051c4:	221f      	movs	r2, #31
 80051c6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ca:	43da      	mvns	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	400a      	ands	r2, r1
 80051d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	b29b      	uxth	r3, r3
 80051e0:	4618      	mov	r0, r3
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	3b41      	subs	r3, #65	; 0x41
 80051ee:	fa00 f203 	lsl.w	r2, r0, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051fa:	4b22      	ldr	r3, [pc, #136]	; (8005284 <HAL_ADC_ConfigChannel+0x234>)
 80051fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a21      	ldr	r2, [pc, #132]	; (8005288 <HAL_ADC_ConfigChannel+0x238>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d109      	bne.n	800521c <HAL_ADC_ConfigChannel+0x1cc>
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b12      	cmp	r3, #18
 800520e:	d105      	bne.n	800521c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a19      	ldr	r2, [pc, #100]	; (8005288 <HAL_ADC_ConfigChannel+0x238>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d123      	bne.n	800526e <HAL_ADC_ConfigChannel+0x21e>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2b10      	cmp	r3, #16
 800522c:	d003      	beq.n	8005236 <HAL_ADC_ConfigChannel+0x1e6>
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2b11      	cmp	r3, #17
 8005234:	d11b      	bne.n	800526e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b10      	cmp	r3, #16
 8005248:	d111      	bne.n	800526e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800524a:	4b10      	ldr	r3, [pc, #64]	; (800528c <HAL_ADC_ConfigChannel+0x23c>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a10      	ldr	r2, [pc, #64]	; (8005290 <HAL_ADC_ConfigChannel+0x240>)
 8005250:	fba2 2303 	umull	r2, r3, r2, r3
 8005254:	0c9a      	lsrs	r2, r3, #18
 8005256:	4613      	mov	r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	4413      	add	r3, r2
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005260:	e002      	b.n	8005268 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	3b01      	subs	r3, #1
 8005266:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1f9      	bne.n	8005262 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	40012300 	.word	0x40012300
 8005288:	40012000 	.word	0x40012000
 800528c:	2000006c 	.word	0x2000006c
 8005290:	431bde83 	.word	0x431bde83

08005294 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800529c:	4b79      	ldr	r3, [pc, #484]	; (8005484 <ADC_Init+0x1f0>)
 800529e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	431a      	orrs	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6859      	ldr	r1, [r3, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	021a      	lsls	r2, r3, #8
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80052ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6859      	ldr	r1, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689a      	ldr	r2, [r3, #8]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800530e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6899      	ldr	r1, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005326:	4a58      	ldr	r2, [pc, #352]	; (8005488 <ADC_Init+0x1f4>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d022      	beq.n	8005372 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689a      	ldr	r2, [r3, #8]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800533a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6899      	ldr	r1, [r3, #8]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	689a      	ldr	r2, [r3, #8]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800535c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	6899      	ldr	r1, [r3, #8]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	609a      	str	r2, [r3, #8]
 8005370:	e00f      	b.n	8005392 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005380:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005390:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0202 	bic.w	r2, r2, #2
 80053a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6899      	ldr	r1, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	7e1b      	ldrb	r3, [r3, #24]
 80053ac:	005a      	lsls	r2, r3, #1
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d01b      	beq.n	80053f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80053de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6859      	ldr	r1, [r3, #4]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ea:	3b01      	subs	r3, #1
 80053ec:	035a      	lsls	r2, r3, #13
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
 80053f6:	e007      	b.n	8005408 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685a      	ldr	r2, [r3, #4]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005406:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005416:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	3b01      	subs	r3, #1
 8005424:	051a      	lsls	r2, r3, #20
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689a      	ldr	r2, [r3, #8]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800543c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6899      	ldr	r1, [r3, #8]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800544a:	025a      	lsls	r2, r3, #9
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	689a      	ldr	r2, [r3, #8]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005462:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6899      	ldr	r1, [r3, #8]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	029a      	lsls	r2, r3, #10
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	609a      	str	r2, [r3, #8]
}
 8005478:	bf00      	nop
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	40012300 	.word	0x40012300
 8005488:	0f000001 	.word	0x0f000001

0800548c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b085      	sub	sp, #20
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f003 0307 	and.w	r3, r3, #7
 80054ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054b0:	4b0c      	ldr	r3, [pc, #48]	; (80054e4 <__NVIC_SetPriorityGrouping+0x44>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054b6:	68ba      	ldr	r2, [r7, #8]
 80054b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054bc:	4013      	ands	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054d2:	4a04      	ldr	r2, [pc, #16]	; (80054e4 <__NVIC_SetPriorityGrouping+0x44>)
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	60d3      	str	r3, [r2, #12]
}
 80054d8:	bf00      	nop
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr
 80054e4:	e000ed00 	.word	0xe000ed00

080054e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054ec:	4b04      	ldr	r3, [pc, #16]	; (8005500 <__NVIC_GetPriorityGrouping+0x18>)
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	0a1b      	lsrs	r3, r3, #8
 80054f2:	f003 0307 	and.w	r3, r3, #7
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	e000ed00 	.word	0xe000ed00

08005504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	4603      	mov	r3, r0
 800550c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800550e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005512:	2b00      	cmp	r3, #0
 8005514:	db0b      	blt.n	800552e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005516:	79fb      	ldrb	r3, [r7, #7]
 8005518:	f003 021f 	and.w	r2, r3, #31
 800551c:	4907      	ldr	r1, [pc, #28]	; (800553c <__NVIC_EnableIRQ+0x38>)
 800551e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005522:	095b      	lsrs	r3, r3, #5
 8005524:	2001      	movs	r0, #1
 8005526:	fa00 f202 	lsl.w	r2, r0, r2
 800552a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	e000e100 	.word	0xe000e100

08005540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	4603      	mov	r3, r0
 8005548:	6039      	str	r1, [r7, #0]
 800554a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800554c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005550:	2b00      	cmp	r3, #0
 8005552:	db0a      	blt.n	800556a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	b2da      	uxtb	r2, r3
 8005558:	490c      	ldr	r1, [pc, #48]	; (800558c <__NVIC_SetPriority+0x4c>)
 800555a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800555e:	0112      	lsls	r2, r2, #4
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	440b      	add	r3, r1
 8005564:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005568:	e00a      	b.n	8005580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	b2da      	uxtb	r2, r3
 800556e:	4908      	ldr	r1, [pc, #32]	; (8005590 <__NVIC_SetPriority+0x50>)
 8005570:	79fb      	ldrb	r3, [r7, #7]
 8005572:	f003 030f 	and.w	r3, r3, #15
 8005576:	3b04      	subs	r3, #4
 8005578:	0112      	lsls	r2, r2, #4
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	440b      	add	r3, r1
 800557e:	761a      	strb	r2, [r3, #24]
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	e000e100 	.word	0xe000e100
 8005590:	e000ed00 	.word	0xe000ed00

08005594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005594:	b480      	push	{r7}
 8005596:	b089      	sub	sp, #36	; 0x24
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f003 0307 	and.w	r3, r3, #7
 80055a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	f1c3 0307 	rsb	r3, r3, #7
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	bf28      	it	cs
 80055b2:	2304      	movcs	r3, #4
 80055b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	3304      	adds	r3, #4
 80055ba:	2b06      	cmp	r3, #6
 80055bc:	d902      	bls.n	80055c4 <NVIC_EncodePriority+0x30>
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	3b03      	subs	r3, #3
 80055c2:	e000      	b.n	80055c6 <NVIC_EncodePriority+0x32>
 80055c4:	2300      	movs	r3, #0
 80055c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055c8:	f04f 32ff 	mov.w	r2, #4294967295
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	fa02 f303 	lsl.w	r3, r2, r3
 80055d2:	43da      	mvns	r2, r3
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	401a      	ands	r2, r3
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055dc:	f04f 31ff 	mov.w	r1, #4294967295
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	fa01 f303 	lsl.w	r3, r1, r3
 80055e6:	43d9      	mvns	r1, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055ec:	4313      	orrs	r3, r2
         );
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3724      	adds	r7, #36	; 0x24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
	...

080055fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	3b01      	subs	r3, #1
 8005608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800560c:	d301      	bcc.n	8005612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800560e:	2301      	movs	r3, #1
 8005610:	e00f      	b.n	8005632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005612:	4a0a      	ldr	r2, [pc, #40]	; (800563c <SysTick_Config+0x40>)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3b01      	subs	r3, #1
 8005618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800561a:	210f      	movs	r1, #15
 800561c:	f04f 30ff 	mov.w	r0, #4294967295
 8005620:	f7ff ff8e 	bl	8005540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005624:	4b05      	ldr	r3, [pc, #20]	; (800563c <SysTick_Config+0x40>)
 8005626:	2200      	movs	r2, #0
 8005628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800562a:	4b04      	ldr	r3, [pc, #16]	; (800563c <SysTick_Config+0x40>)
 800562c:	2207      	movs	r2, #7
 800562e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	e000e010 	.word	0xe000e010

08005640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff ff29 	bl	80054a0 <__NVIC_SetPriorityGrouping>
}
 800564e:	bf00      	nop
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005656:	b580      	push	{r7, lr}
 8005658:	b086      	sub	sp, #24
 800565a:	af00      	add	r7, sp, #0
 800565c:	4603      	mov	r3, r0
 800565e:	60b9      	str	r1, [r7, #8]
 8005660:	607a      	str	r2, [r7, #4]
 8005662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005664:	2300      	movs	r3, #0
 8005666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005668:	f7ff ff3e 	bl	80054e8 <__NVIC_GetPriorityGrouping>
 800566c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68b9      	ldr	r1, [r7, #8]
 8005672:	6978      	ldr	r0, [r7, #20]
 8005674:	f7ff ff8e 	bl	8005594 <NVIC_EncodePriority>
 8005678:	4602      	mov	r2, r0
 800567a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800567e:	4611      	mov	r1, r2
 8005680:	4618      	mov	r0, r3
 8005682:	f7ff ff5d 	bl	8005540 <__NVIC_SetPriority>
}
 8005686:	bf00      	nop
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b082      	sub	sp, #8
 8005692:	af00      	add	r7, sp, #0
 8005694:	4603      	mov	r3, r0
 8005696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569c:	4618      	mov	r0, r3
 800569e:	f7ff ff31 	bl	8005504 <__NVIC_EnableIRQ>
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b082      	sub	sp, #8
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7ff ffa2 	bl	80055fc <SysTick_Config>
 80056b8:	4603      	mov	r3, r0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b082      	sub	sp, #8
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d101      	bne.n	80056d4 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e02a      	b.n	800572a <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d106      	bne.n	80056ee <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f7fe fc6d 	bl	8003fc8 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80056f8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6851      	ldr	r1, [r2, #4]
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6892      	ldr	r2, [r2, #8]
 8005704:	4311      	orrs	r1, r2
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	6952      	ldr	r2, [r2, #20]
 800570a:	4311      	orrs	r1, r2
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	6812      	ldr	r2, [r2, #0]
 8005710:	430b      	orrs	r3, r1
 8005712:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
	...

08005734 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b086      	sub	sp, #24
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	603b      	str	r3, [r7, #0]
 8005740:	4613      	mov	r3, r2
 8005742:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	f040 8114 	bne.w	800597a <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2202      	movs	r2, #2
 8005756:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_CRYP_Encrypt+0x34>
 8005764:	2302      	movs	r3, #2
 8005766:	e111      	b.n	800598c <HAL_CRYP_Encrypt+0x258>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578c:	2b00      	cmp	r3, #0
 800578e:	d105      	bne.n	800579c <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	87da      	strh	r2, [r3, #62]	; 0x3e
 800579a:	e002      	b.n	80057a2 <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	88fa      	ldrh	r2, [r7, #6]
 80057a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0204 	bic.w	r2, r2, #4
 80057b0:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	4b76      	ldr	r3, [pc, #472]	; (8005994 <HAL_CRYP_Encrypt+0x260>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	613b      	str	r3, [r7, #16]

    switch (algo)
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	2b30      	cmp	r3, #48	; 0x30
 80057c2:	f200 80be 	bhi.w	8005942 <HAL_CRYP_Encrypt+0x20e>
 80057c6:	a201      	add	r2, pc, #4	; (adr r2, 80057cc <HAL_CRYP_Encrypt+0x98>)
 80057c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057cc:	08005891 	.word	0x08005891
 80057d0:	08005943 	.word	0x08005943
 80057d4:	08005943 	.word	0x08005943
 80057d8:	08005943 	.word	0x08005943
 80057dc:	08005943 	.word	0x08005943
 80057e0:	08005943 	.word	0x08005943
 80057e4:	08005943 	.word	0x08005943
 80057e8:	08005943 	.word	0x08005943
 80057ec:	08005891 	.word	0x08005891
 80057f0:	08005943 	.word	0x08005943
 80057f4:	08005943 	.word	0x08005943
 80057f8:	08005943 	.word	0x08005943
 80057fc:	08005943 	.word	0x08005943
 8005800:	08005943 	.word	0x08005943
 8005804:	08005943 	.word	0x08005943
 8005808:	08005943 	.word	0x08005943
 800580c:	08005891 	.word	0x08005891
 8005810:	08005943 	.word	0x08005943
 8005814:	08005943 	.word	0x08005943
 8005818:	08005943 	.word	0x08005943
 800581c:	08005943 	.word	0x08005943
 8005820:	08005943 	.word	0x08005943
 8005824:	08005943 	.word	0x08005943
 8005828:	08005943 	.word	0x08005943
 800582c:	08005891 	.word	0x08005891
 8005830:	08005943 	.word	0x08005943
 8005834:	08005943 	.word	0x08005943
 8005838:	08005943 	.word	0x08005943
 800583c:	08005943 	.word	0x08005943
 8005840:	08005943 	.word	0x08005943
 8005844:	08005943 	.word	0x08005943
 8005848:	08005943 	.word	0x08005943
 800584c:	08005935 	.word	0x08005935
 8005850:	08005943 	.word	0x08005943
 8005854:	08005943 	.word	0x08005943
 8005858:	08005943 	.word	0x08005943
 800585c:	08005943 	.word	0x08005943
 8005860:	08005943 	.word	0x08005943
 8005864:	08005943 	.word	0x08005943
 8005868:	08005943 	.word	0x08005943
 800586c:	08005935 	.word	0x08005935
 8005870:	08005943 	.word	0x08005943
 8005874:	08005943 	.word	0x08005943
 8005878:	08005943 	.word	0x08005943
 800587c:	08005943 	.word	0x08005943
 8005880:	08005943 	.word	0x08005943
 8005884:	08005943 	.word	0x08005943
 8005888:	08005943 	.word	0x08005943
 800588c:	08005935 	.word	0x08005935
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	68da      	ldr	r2, [r3, #12]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6812      	ldr	r2, [r2, #0]
 800589a:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	68da      	ldr	r2, [r3, #12]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6852      	ldr	r2, [r2, #4]
 80058a6:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	695b      	ldr	r3, [r3, #20]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <HAL_CRYP_Encrypt+0x184>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	d117      	bne.n	80058e8 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	68da      	ldr	r2, [r3, #12]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6892      	ldr	r2, [r2, #8]
 80058c2:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68d2      	ldr	r2, [r2, #12]
 80058ce:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6912      	ldr	r2, [r2, #16]
 80058da:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6952      	ldr	r2, [r2, #20]
 80058e6:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	2b18      	cmp	r3, #24
 80058ee:	d003      	beq.n	80058f8 <HAL_CRYP_Encrypt+0x1c4>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	2b08      	cmp	r3, #8
 80058f6:	d10b      	bne.n	8005910 <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	691a      	ldr	r2, [r3, #16]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6812      	ldr	r2, [r2, #0]
 8005902:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6852      	ldr	r2, [r2, #4]
 800590e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800591e:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2202      	movs	r2, #2
 8005924:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8005926:	6a39      	ldr	r1, [r7, #32]
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 f971 	bl	8005c10 <CRYP_TDES_Process>
 800592e:	4603      	mov	r3, r0
 8005930:	75fb      	strb	r3, [r7, #23]
        break;
 8005932:	e016      	b.n	8005962 <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8005934:	6a39      	ldr	r1, [r7, #32]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 fa41 	bl	8005dbe <CRYP_AES_Encrypt>
 800593c:	4603      	mov	r3, r0
 800593e:	75fb      	strb	r3, [r7, #23]
        break;
 8005940:	e00f      	b.n	8005962 <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005946:	f043 0220 	orr.w	r2, r3, #32
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e014      	b.n	800598c <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 8005962:	7dfb      	ldrb	r3, [r7, #23]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d110      	bne.n	800598a <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005978:	e007      	b.n	800598a <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800597e:	f043 0208 	orr.w	r2, r3, #8
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e000      	b.n	800598c <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3718      	adds	r7, #24
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	00080038 	.word	0x00080038

08005998 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	603b      	str	r3, [r7, #0]
 80059a4:	4613      	mov	r3, r2
 80059a6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	f040 8114 	bne.w	8005bde <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2202      	movs	r2, #2
 80059ba:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d101      	bne.n	80059cc <HAL_CRYP_Decrypt+0x34>
 80059c8:	2302      	movs	r3, #2
 80059ca:	e111      	b.n	8005bf0 <HAL_CRYP_Decrypt+0x258>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	683a      	ldr	r2, [r7, #0]
 80059ea:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d105      	bne.n	8005a00 <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80059f4:	88fb      	ldrh	r3, [r7, #6]
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059fe:	e002      	b.n	8005a06 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	88fa      	ldrh	r2, [r7, #6]
 8005a04:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0204 	orr.w	r2, r2, #4
 8005a14:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	4b76      	ldr	r3, [pc, #472]	; (8005bf8 <HAL_CRYP_Decrypt+0x260>)
 8005a1e:	4013      	ands	r3, r2
 8005a20:	613b      	str	r3, [r7, #16]

    switch (algo)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	2b30      	cmp	r3, #48	; 0x30
 8005a26:	f200 80be 	bhi.w	8005ba6 <HAL_CRYP_Decrypt+0x20e>
 8005a2a:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <HAL_CRYP_Decrypt+0x98>)
 8005a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a30:	08005af5 	.word	0x08005af5
 8005a34:	08005ba7 	.word	0x08005ba7
 8005a38:	08005ba7 	.word	0x08005ba7
 8005a3c:	08005ba7 	.word	0x08005ba7
 8005a40:	08005ba7 	.word	0x08005ba7
 8005a44:	08005ba7 	.word	0x08005ba7
 8005a48:	08005ba7 	.word	0x08005ba7
 8005a4c:	08005ba7 	.word	0x08005ba7
 8005a50:	08005af5 	.word	0x08005af5
 8005a54:	08005ba7 	.word	0x08005ba7
 8005a58:	08005ba7 	.word	0x08005ba7
 8005a5c:	08005ba7 	.word	0x08005ba7
 8005a60:	08005ba7 	.word	0x08005ba7
 8005a64:	08005ba7 	.word	0x08005ba7
 8005a68:	08005ba7 	.word	0x08005ba7
 8005a6c:	08005ba7 	.word	0x08005ba7
 8005a70:	08005af5 	.word	0x08005af5
 8005a74:	08005ba7 	.word	0x08005ba7
 8005a78:	08005ba7 	.word	0x08005ba7
 8005a7c:	08005ba7 	.word	0x08005ba7
 8005a80:	08005ba7 	.word	0x08005ba7
 8005a84:	08005ba7 	.word	0x08005ba7
 8005a88:	08005ba7 	.word	0x08005ba7
 8005a8c:	08005ba7 	.word	0x08005ba7
 8005a90:	08005af5 	.word	0x08005af5
 8005a94:	08005ba7 	.word	0x08005ba7
 8005a98:	08005ba7 	.word	0x08005ba7
 8005a9c:	08005ba7 	.word	0x08005ba7
 8005aa0:	08005ba7 	.word	0x08005ba7
 8005aa4:	08005ba7 	.word	0x08005ba7
 8005aa8:	08005ba7 	.word	0x08005ba7
 8005aac:	08005ba7 	.word	0x08005ba7
 8005ab0:	08005b99 	.word	0x08005b99
 8005ab4:	08005ba7 	.word	0x08005ba7
 8005ab8:	08005ba7 	.word	0x08005ba7
 8005abc:	08005ba7 	.word	0x08005ba7
 8005ac0:	08005ba7 	.word	0x08005ba7
 8005ac4:	08005ba7 	.word	0x08005ba7
 8005ac8:	08005ba7 	.word	0x08005ba7
 8005acc:	08005ba7 	.word	0x08005ba7
 8005ad0:	08005b99 	.word	0x08005b99
 8005ad4:	08005ba7 	.word	0x08005ba7
 8005ad8:	08005ba7 	.word	0x08005ba7
 8005adc:	08005ba7 	.word	0x08005ba7
 8005ae0:	08005ba7 	.word	0x08005ba7
 8005ae4:	08005ba7 	.word	0x08005ba7
 8005ae8:	08005ba7 	.word	0x08005ba7
 8005aec:	08005ba7 	.word	0x08005ba7
 8005af0:	08005b99 	.word	0x08005b99
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	6812      	ldr	r2, [r2, #0]
 8005afe:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	68da      	ldr	r2, [r3, #12]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6852      	ldr	r2, [r2, #4]
 8005b0a:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	695b      	ldr	r3, [r3, #20]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_CRYP_Decrypt+0x184>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	695b      	ldr	r3, [r3, #20]
 8005b18:	2b08      	cmp	r3, #8
 8005b1a:	d117      	bne.n	8005b4c <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6892      	ldr	r2, [r2, #8]
 8005b26:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	68da      	ldr	r2, [r3, #12]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68d2      	ldr	r2, [r2, #12]
 8005b32:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	68da      	ldr	r2, [r3, #12]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6912      	ldr	r2, [r2, #16]
 8005b3e:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	68da      	ldr	r2, [r3, #12]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6952      	ldr	r2, [r2, #20]
 8005b4a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	2b18      	cmp	r3, #24
 8005b52:	d003      	beq.n	8005b5c <HAL_CRYP_Decrypt+0x1c4>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	2b08      	cmp	r3, #8
 8005b5a:	d10b      	bne.n	8005b74 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6812      	ldr	r2, [r2, #0]
 8005b66:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	691a      	ldr	r2, [r3, #16]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6852      	ldr	r2, [r2, #4]
 8005b72:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b82:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2202      	movs	r2, #2
 8005b88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8005b8a:	6a39      	ldr	r1, [r7, #32]
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 f83f 	bl	8005c10 <CRYP_TDES_Process>
 8005b92:	4603      	mov	r3, r0
 8005b94:	75fb      	strb	r3, [r7, #23]

        break;
 8005b96:	e016      	b.n	8005bc6 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8005b98:	6a39      	ldr	r1, [r7, #32]
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 f980 	bl	8005ea0 <CRYP_AES_Decrypt>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	75fb      	strb	r3, [r7, #23]
        break;
 8005ba4:	e00f      	b.n	8005bc6 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005baa:	f043 0220 	orr.w	r2, r3, #32
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e014      	b.n	8005bf0 <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 8005bc6:	7dfb      	ldrb	r3, [r7, #23]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d110      	bne.n	8005bee <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005bdc:	e007      	b.n	8005bee <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005be2:	f043 0208 	orr.w	r2, r3, #8
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e000      	b.n	8005bf0 <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3718      	adds	r7, #24
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	00080038 	.word	0x00080038

08005bfc <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b088      	sub	sp, #32
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c28:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005c2e:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005c30:	e0a3      	b.n	8005d7a <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c36:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d02a      	beq.n	8005c9c <CRYP_TDES_Process+0x8c>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c4a:	089b      	lsrs	r3, r3, #2
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	8afa      	ldrh	r2, [r7, #22]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d223      	bcs.n	8005c9c <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	441a      	add	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6812      	ldr	r2, [r2, #0]
 8005c68:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	3301      	adds	r3, #1
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	441a      	add	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	6812      	ldr	r2, [r2, #0]
 8005c8c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	3301      	adds	r3, #1
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8005c9c:	6839      	ldr	r1, [r7, #0]
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 fb32 	bl	8006308 <CRYP_WaitOnOFNEFlag>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d018      	beq.n	8005cdc <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cb8:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cbe:	f043 0210 	orr.w	r2, r3, #16
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7ff ff90 	bl	8005bfc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005ce0:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d041      	beq.n	8005d74 <CRYP_TDES_Process+0x164>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cf4:	089b      	lsrs	r3, r3, #2
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	8bfa      	ldrh	r2, [r7, #30]
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d23a      	bcs.n	8005d74 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 8005cfe:	2300      	movs	r3, #0
 8005d00:	61bb      	str	r3, [r7, #24]
 8005d02:	e00c      	b.n	8005d1e <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68da      	ldr	r2, [r3, #12]
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	f107 0120 	add.w	r1, r7, #32
 8005d12:	440b      	add	r3, r1
 8005d14:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	61bb      	str	r3, [r7, #24]
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d9ef      	bls.n	8005d04 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 8005d24:	2300      	movs	r3, #0
 8005d26:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005d28:	e018      	b.n	8005d5c <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	441a      	add	r2, r3
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	f107 0120 	add.w	r1, r7, #32
 8005d40:	440b      	add	r3, r1
 8005d42:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005d46:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	3301      	adds	r3, #1
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d66:	089b      	lsrs	r3, r3, #2
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d202      	bcs.n	8005d74 <CRYP_TDES_Process+0x164>
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d9da      	bls.n	8005d2a <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d78:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d84:	089b      	lsrs	r3, r3, #2
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d207      	bcs.n	8005d9c <CRYP_TDES_Process+0x18c>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d90:	089b      	lsrs	r3, r3, #2
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	8bfa      	ldrh	r2, [r7, #30]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	f4ff af4b 	bcc.w	8005c32 <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005daa:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3720      	adds	r7, #32
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b084      	sub	sp, #16
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
 8005dc6:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005dc8:	2301      	movs	r3, #1
 8005dca:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d109      	bne.n	8005de8 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d102      	bne.n	8005de2 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	60bb      	str	r3, [r7, #8]
 8005de0:	e002      	b.n	8005de8 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d121      	bne.n	8005e32 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	4619      	mov	r1, r3
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f9dd 	bl	80061b4 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	2b20      	cmp	r3, #32
 8005e00:	d017      	beq.n	8005e32 <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	691a      	ldr	r2, [r3, #16]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6812      	ldr	r2, [r2, #0]
 8005e0c:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	691a      	ldr	r2, [r3, #16]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6852      	ldr	r2, [r2, #4]
 8005e18:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	691a      	ldr	r2, [r3, #16]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6892      	ldr	r2, [r2, #8]
 8005e24:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	691a      	ldr	r2, [r3, #16]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68d2      	ldr	r2, [r2, #12]
 8005e30:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2202      	movs	r2, #2
 8005e36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e46:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e4c:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005e4e:	e006      	b.n	8005e5e <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005e50:	6839      	ldr	r1, [r7, #0]
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f8e0 	bl	8006018 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e5c:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e68:	089b      	lsrs	r3, r3, #2
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d206      	bcs.n	8005e7e <CRYP_AES_Encrypt+0xc0>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e74:	089b      	lsrs	r3, r3, #2
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	89fa      	ldrh	r2, [r7, #14]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d3e8      	bcc.n	8005e50 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e8c:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005eaa:	2301      	movs	r3, #1
 8005eac:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d109      	bne.n	8005eca <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d102      	bne.n	8005ec4 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60bb      	str	r3, [r7, #8]
 8005ec2:	e002      	b.n	8005eca <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d16c      	bne.n	8005faa <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	695b      	ldr	r3, [r3, #20]
 8005ed4:	2b30      	cmp	r3, #48	; 0x30
 8005ed6:	d046      	beq.n	8005f66 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005ee2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	6812      	ldr	r2, [r2, #0]
 8005eea:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005eee:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f95c 	bl	80061b4 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f0a:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 8005f0c:	6839      	ldr	r1, [r7, #0]
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f9d4 	bl	80062bc <CRYP_WaitOnBUSYFlag>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d017      	beq.n	8005f4a <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f28:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f2e:	f043 0210 	orr.w	r2, r3, #16
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e062      	b.n	8006010 <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005f54:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	6951      	ldr	r1, [r2, #20]
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	6812      	ldr	r2, [r2, #0]
 8005f60:	430b      	orrs	r3, r1
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	e005      	b.n	8005f72 <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f921 	bl	80061b4 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	2b20      	cmp	r3, #32
 8005f78:	d017      	beq.n	8005faa <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	691a      	ldr	r2, [r3, #16]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	6812      	ldr	r2, [r2, #0]
 8005f84:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6852      	ldr	r2, [r2, #4]
 8005f90:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6892      	ldr	r2, [r2, #8]
 8005f9c:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	691a      	ldr	r2, [r3, #16]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68d2      	ldr	r2, [r2, #12]
 8005fa8:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2202      	movs	r2, #2
 8005fae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fbe:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005fc4:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005fc6:	e006      	b.n	8005fd6 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005fc8:	6839      	ldr	r1, [r7, #0]
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 f824 	bl	8006018 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005fd4:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fe0:	089b      	lsrs	r3, r3, #2
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d206      	bcs.n	8005ff6 <CRYP_AES_Decrypt+0x156>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fec:	089b      	lsrs	r3, r3, #2
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	89fa      	ldrh	r2, [r7, #14]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d3e8      	bcc.n	8005fc8 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006004:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 800600e:	2300      	movs	r3, #0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b088      	sub	sp, #32
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006026:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	2b00      	cmp	r3, #0
 8006034:	d04e      	beq.n	80060d4 <CRYP_AES_ProcessData+0xbc>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800603a:	089b      	lsrs	r3, r3, #2
 800603c:	b29b      	uxth	r3, r3
 800603e:	8b7a      	ldrh	r2, [r7, #26]
 8006040:	429a      	cmp	r2, r3
 8006042:	d247      	bcs.n	80060d4 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800604c:	b29b      	uxth	r3, r3
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	441a      	add	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	6812      	ldr	r2, [r2, #0]
 8006058:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800605e:	b29b      	uxth	r3, r3
 8006060:	3301      	adds	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006070:	b29b      	uxth	r3, r3
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	441a      	add	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6812      	ldr	r2, [r2, #0]
 800607c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006082:	b29b      	uxth	r3, r3
 8006084:	3301      	adds	r3, #1
 8006086:	b29a      	uxth	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006094:	b29b      	uxth	r3, r3
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	441a      	add	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3301      	adds	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	441a      	add	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6812      	ldr	r2, [r2, #0]
 80060c4:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	3301      	adds	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 80060d4:	6839      	ldr	r1, [r7, #0]
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f916 	bl	8006308 <CRYP_WaitOnOFNEFlag>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d018      	beq.n	8006114 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060f0:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f6:	f043 0210 	orr.w	r2, r3, #16
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7ff fd74 	bl	8005bfc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006118:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b00      	cmp	r3, #0
 8006126:	d041      	beq.n	80061ac <CRYP_AES_ProcessData+0x194>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800612c:	089b      	lsrs	r3, r3, #2
 800612e:	b29b      	uxth	r3, r3
 8006130:	8b3a      	ldrh	r2, [r7, #24]
 8006132:	429a      	cmp	r2, r3
 8006134:	d23a      	bcs.n	80061ac <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8006136:	2300      	movs	r3, #0
 8006138:	61fb      	str	r3, [r7, #28]
 800613a:	e00c      	b.n	8006156 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	f107 0120 	add.w	r1, r7, #32
 800614a:	440b      	add	r3, r1
 800614c:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	3301      	adds	r3, #1
 8006154:	61fb      	str	r3, [r7, #28]
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	2b03      	cmp	r3, #3
 800615a:	d9ef      	bls.n	800613c <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006160:	e018      	b.n	8006194 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800616a:	b29b      	uxth	r3, r3
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	441a      	add	r2, r3
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	f107 0120 	add.w	r1, r7, #32
 8006178:	440b      	add	r3, r1
 800617a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800617e:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006184:	b29b      	uxth	r3, r3
 8006186:	3301      	adds	r3, #1
 8006188:	b29a      	uxth	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	3301      	adds	r3, #1
 8006192:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006198:	b29a      	uxth	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800619e:	089b      	lsrs	r3, r3, #2
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d202      	bcs.n	80061ac <CRYP_AES_ProcessData+0x194>
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	2b03      	cmp	r3, #3
 80061aa:	d9da      	bls.n	8006162 <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 80061ac:	bf00      	nop
 80061ae:	3720      	adds	r7, #32
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061c4:	d036      	beq.n	8006234 <CRYP_SetKey+0x80>
 80061c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061ca:	d002      	beq.n	80061d2 <CRYP_SetKey+0x1e>
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d056      	beq.n	800627e <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 80061d0:	e06e      	b.n	80062b0 <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68da      	ldr	r2, [r3, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6812      	ldr	r2, [r2, #0]
 80061dc:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	6852      	ldr	r2, [r2, #4]
 80061e8:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	6892      	ldr	r2, [r2, #8]
 80061f4:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68d2      	ldr	r2, [r2, #12]
 8006200:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	6912      	ldr	r2, [r2, #16]
 800620c:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6952      	ldr	r2, [r2, #20]
 8006218:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6992      	ldr	r2, [r2, #24]
 8006224:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68da      	ldr	r2, [r3, #12]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	69d2      	ldr	r2, [r2, #28]
 8006230:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006232:	e03d      	b.n	80062b0 <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6812      	ldr	r2, [r2, #0]
 800623e:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6852      	ldr	r2, [r2, #4]
 800624a:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	6892      	ldr	r2, [r2, #8]
 8006256:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68d2      	ldr	r2, [r2, #12]
 8006262:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	68da      	ldr	r2, [r3, #12]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	6912      	ldr	r2, [r2, #16]
 800626e:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68da      	ldr	r2, [r3, #12]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	6952      	ldr	r2, [r2, #20]
 800627a:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800627c:	e018      	b.n	80062b0 <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6812      	ldr	r2, [r2, #0]
 8006288:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6852      	ldr	r2, [r2, #4]
 8006294:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68da      	ldr	r2, [r3, #12]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	6892      	ldr	r2, [r2, #8]
 80062a0:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68da      	ldr	r2, [r3, #12]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68d2      	ldr	r2, [r2, #12]
 80062ac:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 80062ae:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80062c6:	f7fe fbe1 	bl	8004a8c <HAL_GetTick>
 80062ca:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 80062cc:	e010      	b.n	80062f0 <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d4:	d00c      	beq.n	80062f0 <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80062d6:	f7fe fbd9 	bl	8004a8c <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	683a      	ldr	r2, [r7, #0]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d302      	bcc.n	80062ec <CRYP_WaitOnBUSYFlag+0x30>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d101      	bne.n	80062f0 <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e007      	b.n	8006300 <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f003 0310 	and.w	r3, r3, #16
 80062fa:	2b10      	cmp	r3, #16
 80062fc:	d0e7      	beq.n	80062ce <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006312:	f7fe fbbb 	bl	8004a8c <HAL_GetTick>
 8006316:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006318:	e010      	b.n	800633c <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006320:	d00c      	beq.n	800633c <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006322:	f7fe fbb3 	bl	8004a8c <HAL_GetTick>
 8006326:	4602      	mov	r2, r0
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	683a      	ldr	r2, [r7, #0]
 800632e:	429a      	cmp	r2, r3
 8006330:	d302      	bcc.n	8006338 <CRYP_WaitOnOFNEFlag+0x30>
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e007      	b.n	800634c <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	f003 0304 	and.w	r3, r3, #4
 8006346:	2b00      	cmp	r3, #0
 8006348:	d0e7      	beq.n	800631a <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e014      	b.n	8006390 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	791b      	ldrb	r3, [r3, #4]
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	d105      	bne.n	800637c <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f7fd fe48 	bl	800400c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3708      	adds	r7, #8
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80063a2:	2300      	movs	r3, #0
 80063a4:	60fb      	str	r3, [r7, #12]
 80063a6:	2300      	movs	r3, #0
 80063a8:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	795b      	ldrb	r3, [r3, #5]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d101      	bne.n	80063b6 <HAL_DAC_Start+0x1e>
 80063b2:	2302      	movs	r3, #2
 80063b4:	e050      	b.n	8006458 <HAL_DAC_Start+0xc0>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	6819      	ldr	r1, [r3, #0]
 80063c8:	2201      	movs	r2, #1
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	409a      	lsls	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d11a      	bne.n	8006412 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0304 	and.w	r3, r3, #4
 80063e6:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063f2:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b04      	cmp	r3, #4
 80063f8:	d127      	bne.n	800644a <HAL_DAC_Start+0xb2>
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2b38      	cmp	r3, #56	; 0x38
 80063fe:	d124      	bne.n	800644a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	685a      	ldr	r2, [r3, #4]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	605a      	str	r2, [r3, #4]
 8006410:	e01b      	b.n	800644a <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800641c:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8006428:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006430:	d10b      	bne.n	800644a <HAL_DAC_Start+0xb2>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006438:	d107      	bne.n	800644a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f042 0202 	orr.w	r2, r2, #2
 8006448:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3714      	adds	r7, #20
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6819      	ldr	r1, [r3, #0]
 8006474:	2201      	movs	r2, #1
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	fa02 f303 	lsl.w	r3, r2, r3
 800647c:	43da      	mvns	r2, r3
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	400a      	ands	r2, r1
 8006484:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	370c      	adds	r7, #12
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr

0800649a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800649a:	b580      	push	{r7, lr}
 800649c:	b082      	sub	sp, #8
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064b0:	d118      	bne.n	80064e4 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2204      	movs	r2, #4
 80064b6:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	f043 0201 	orr.w	r2, r3, #1
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80064cc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80064dc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f825 	bl	800652e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064f2:	d118      	bne.n	8006526 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2204      	movs	r2, #4
 80064f8:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f043 0202 	orr.w	r2, r3, #2
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800650e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800651e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 f880 	bl	8006626 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8006526:	bf00      	nop
 8006528:	3708      	adds	r7, #8
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006542:	b480      	push	{r7}
 8006544:	b087      	sub	sp, #28
 8006546:	af00      	add	r7, sp, #0
 8006548:	60f8      	str	r0, [r7, #12]
 800654a:	60b9      	str	r1, [r7, #8]
 800654c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800654e:	2300      	movs	r3, #0
 8006550:	617b      	str	r3, [r7, #20]
 8006552:	2300      	movs	r3, #0
 8006554:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	795b      	ldrb	r3, [r3, #5]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d101      	bne.n	8006562 <HAL_DAC_ConfigChannel+0x20>
 800655e:	2302      	movs	r3, #2
 8006560:	e036      	b.n	80065d0 <HAL_DAC_ConfigChannel+0x8e>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2201      	movs	r2, #1
 8006566:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2202      	movs	r2, #2
 800656c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006576:	f640 72fe 	movw	r2, #4094	; 0xffe
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	fa02 f303 	lsl.w	r3, r2, r3
 8006580:	43db      	mvns	r3, r3
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	4013      	ands	r3, r2
 8006586:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	fa02 f303 	lsl.w	r3, r2, r3
 800659c:	697a      	ldr	r2, [r7, #20]
 800659e:	4313      	orrs	r3, r2
 80065a0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6819      	ldr	r1, [r3, #0]
 80065b0:	22c0      	movs	r2, #192	; 0xc0
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	fa02 f303 	lsl.w	r3, r2, r3
 80065b8:	43da      	mvns	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	400a      	ands	r2, r1
 80065c0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2201      	movs	r2, #1
 80065c6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	371c      	adds	r7, #28
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
 80065e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d105      	bne.n	8006606 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4413      	add	r3, r2
 8006600:	3308      	adds	r3, #8
 8006602:	617b      	str	r3, [r7, #20]
 8006604:	e004      	b.n	8006610 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4413      	add	r3, r2
 800660c:	3314      	adds	r3, #20
 800660e:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	461a      	mov	r2, r3
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	371c      	adds	r7, #28
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800662e:	bf00      	nop
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d004      	beq.n	8006658 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2280      	movs	r2, #128	; 0x80
 8006652:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e00c      	b.n	8006672 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2205      	movs	r2, #5
 800665c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f022 0201 	bic.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800668c:	b2db      	uxtb	r3, r3
}
 800668e:	4618      	mov	r0, r3
 8006690:	370c      	adds	r7, #12
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
	...

0800669c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800669c:	b480      	push	{r7}
 800669e:	b089      	sub	sp, #36	; 0x24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80066b2:	2300      	movs	r3, #0
 80066b4:	61fb      	str	r3, [r7, #28]
 80066b6:	e16b      	b.n	8006990 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80066b8:	2201      	movs	r2, #1
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	fa02 f303 	lsl.w	r3, r2, r3
 80066c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	4013      	ands	r3, r2
 80066ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	f040 815a 	bne.w	800698a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d00b      	beq.n	80066f6 <HAL_GPIO_Init+0x5a>
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d007      	beq.n	80066f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80066ea:	2b11      	cmp	r3, #17
 80066ec:	d003      	beq.n	80066f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	2b12      	cmp	r3, #18
 80066f4:	d130      	bne.n	8006758 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	2203      	movs	r2, #3
 8006702:	fa02 f303 	lsl.w	r3, r2, r3
 8006706:	43db      	mvns	r3, r3
 8006708:	69ba      	ldr	r2, [r7, #24]
 800670a:	4013      	ands	r3, r2
 800670c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	68da      	ldr	r2, [r3, #12]
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	005b      	lsls	r3, r3, #1
 8006716:	fa02 f303 	lsl.w	r3, r2, r3
 800671a:	69ba      	ldr	r2, [r7, #24]
 800671c:	4313      	orrs	r3, r2
 800671e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	69ba      	ldr	r2, [r7, #24]
 8006724:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800672c:	2201      	movs	r2, #1
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	fa02 f303 	lsl.w	r3, r2, r3
 8006734:	43db      	mvns	r3, r3
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	4013      	ands	r3, r2
 800673a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	091b      	lsrs	r3, r3, #4
 8006742:	f003 0201 	and.w	r2, r3, #1
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	fa02 f303 	lsl.w	r3, r2, r3
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	4313      	orrs	r3, r2
 8006750:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	69ba      	ldr	r2, [r7, #24]
 8006756:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	005b      	lsls	r3, r3, #1
 8006762:	2203      	movs	r2, #3
 8006764:	fa02 f303 	lsl.w	r3, r2, r3
 8006768:	43db      	mvns	r3, r3
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	4013      	ands	r3, r2
 800676e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	fa02 f303 	lsl.w	r3, r2, r3
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	4313      	orrs	r3, r2
 8006780:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	2b02      	cmp	r3, #2
 800678e:	d003      	beq.n	8006798 <HAL_GPIO_Init+0xfc>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	2b12      	cmp	r3, #18
 8006796:	d123      	bne.n	80067e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	08da      	lsrs	r2, r3, #3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	3208      	adds	r2, #8
 80067a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	220f      	movs	r2, #15
 80067b0:	fa02 f303 	lsl.w	r3, r2, r3
 80067b4:	43db      	mvns	r3, r3
 80067b6:	69ba      	ldr	r2, [r7, #24]
 80067b8:	4013      	ands	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	691a      	ldr	r2, [r3, #16]
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	f003 0307 	and.w	r3, r3, #7
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	fa02 f303 	lsl.w	r3, r2, r3
 80067cc:	69ba      	ldr	r2, [r7, #24]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	08da      	lsrs	r2, r3, #3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	3208      	adds	r2, #8
 80067da:	69b9      	ldr	r1, [r7, #24]
 80067dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	005b      	lsls	r3, r3, #1
 80067ea:	2203      	movs	r2, #3
 80067ec:	fa02 f303 	lsl.w	r3, r2, r3
 80067f0:	43db      	mvns	r3, r3
 80067f2:	69ba      	ldr	r2, [r7, #24]
 80067f4:	4013      	ands	r3, r2
 80067f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f003 0203 	and.w	r2, r3, #3
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	69ba      	ldr	r2, [r7, #24]
 800680a:	4313      	orrs	r3, r2
 800680c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 80b4 	beq.w	800698a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006822:	2300      	movs	r3, #0
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	4b5f      	ldr	r3, [pc, #380]	; (80069a4 <HAL_GPIO_Init+0x308>)
 8006828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800682a:	4a5e      	ldr	r2, [pc, #376]	; (80069a4 <HAL_GPIO_Init+0x308>)
 800682c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006830:	6453      	str	r3, [r2, #68]	; 0x44
 8006832:	4b5c      	ldr	r3, [pc, #368]	; (80069a4 <HAL_GPIO_Init+0x308>)
 8006834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006836:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800683a:	60fb      	str	r3, [r7, #12]
 800683c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800683e:	4a5a      	ldr	r2, [pc, #360]	; (80069a8 <HAL_GPIO_Init+0x30c>)
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	089b      	lsrs	r3, r3, #2
 8006844:	3302      	adds	r3, #2
 8006846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800684a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	f003 0303 	and.w	r3, r3, #3
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	220f      	movs	r2, #15
 8006856:	fa02 f303 	lsl.w	r3, r2, r3
 800685a:	43db      	mvns	r3, r3
 800685c:	69ba      	ldr	r2, [r7, #24]
 800685e:	4013      	ands	r3, r2
 8006860:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a51      	ldr	r2, [pc, #324]	; (80069ac <HAL_GPIO_Init+0x310>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d02b      	beq.n	80068c2 <HAL_GPIO_Init+0x226>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a50      	ldr	r2, [pc, #320]	; (80069b0 <HAL_GPIO_Init+0x314>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d025      	beq.n	80068be <HAL_GPIO_Init+0x222>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a4f      	ldr	r2, [pc, #316]	; (80069b4 <HAL_GPIO_Init+0x318>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d01f      	beq.n	80068ba <HAL_GPIO_Init+0x21e>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a4e      	ldr	r2, [pc, #312]	; (80069b8 <HAL_GPIO_Init+0x31c>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d019      	beq.n	80068b6 <HAL_GPIO_Init+0x21a>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a4d      	ldr	r2, [pc, #308]	; (80069bc <HAL_GPIO_Init+0x320>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d013      	beq.n	80068b2 <HAL_GPIO_Init+0x216>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a4c      	ldr	r2, [pc, #304]	; (80069c0 <HAL_GPIO_Init+0x324>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d00d      	beq.n	80068ae <HAL_GPIO_Init+0x212>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a4b      	ldr	r2, [pc, #300]	; (80069c4 <HAL_GPIO_Init+0x328>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d007      	beq.n	80068aa <HAL_GPIO_Init+0x20e>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a4a      	ldr	r2, [pc, #296]	; (80069c8 <HAL_GPIO_Init+0x32c>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d101      	bne.n	80068a6 <HAL_GPIO_Init+0x20a>
 80068a2:	2307      	movs	r3, #7
 80068a4:	e00e      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068a6:	2308      	movs	r3, #8
 80068a8:	e00c      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068aa:	2306      	movs	r3, #6
 80068ac:	e00a      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068ae:	2305      	movs	r3, #5
 80068b0:	e008      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068b2:	2304      	movs	r3, #4
 80068b4:	e006      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068b6:	2303      	movs	r3, #3
 80068b8:	e004      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068ba:	2302      	movs	r3, #2
 80068bc:	e002      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068be:	2301      	movs	r3, #1
 80068c0:	e000      	b.n	80068c4 <HAL_GPIO_Init+0x228>
 80068c2:	2300      	movs	r3, #0
 80068c4:	69fa      	ldr	r2, [r7, #28]
 80068c6:	f002 0203 	and.w	r2, r2, #3
 80068ca:	0092      	lsls	r2, r2, #2
 80068cc:	4093      	lsls	r3, r2
 80068ce:	69ba      	ldr	r2, [r7, #24]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068d4:	4934      	ldr	r1, [pc, #208]	; (80069a8 <HAL_GPIO_Init+0x30c>)
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	089b      	lsrs	r3, r3, #2
 80068da:	3302      	adds	r3, #2
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80068e2:	4b3a      	ldr	r3, [pc, #232]	; (80069cc <HAL_GPIO_Init+0x330>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	43db      	mvns	r3, r3
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	4013      	ands	r3, r2
 80068f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d003      	beq.n	8006906 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80068fe:	69ba      	ldr	r2, [r7, #24]
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	4313      	orrs	r3, r2
 8006904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006906:	4a31      	ldr	r2, [pc, #196]	; (80069cc <HAL_GPIO_Init+0x330>)
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800690c:	4b2f      	ldr	r3, [pc, #188]	; (80069cc <HAL_GPIO_Init+0x330>)
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	43db      	mvns	r3, r3
 8006916:	69ba      	ldr	r2, [r7, #24]
 8006918:	4013      	ands	r3, r2
 800691a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006928:	69ba      	ldr	r2, [r7, #24]
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	4313      	orrs	r3, r2
 800692e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006930:	4a26      	ldr	r2, [pc, #152]	; (80069cc <HAL_GPIO_Init+0x330>)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006936:	4b25      	ldr	r3, [pc, #148]	; (80069cc <HAL_GPIO_Init+0x330>)
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	43db      	mvns	r3, r3
 8006940:	69ba      	ldr	r2, [r7, #24]
 8006942:	4013      	ands	r3, r2
 8006944:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	4313      	orrs	r3, r2
 8006958:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800695a:	4a1c      	ldr	r2, [pc, #112]	; (80069cc <HAL_GPIO_Init+0x330>)
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006960:	4b1a      	ldr	r3, [pc, #104]	; (80069cc <HAL_GPIO_Init+0x330>)
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	43db      	mvns	r3, r3
 800696a:	69ba      	ldr	r2, [r7, #24]
 800696c:	4013      	ands	r3, r2
 800696e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	4313      	orrs	r3, r2
 8006982:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006984:	4a11      	ldr	r2, [pc, #68]	; (80069cc <HAL_GPIO_Init+0x330>)
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	3301      	adds	r3, #1
 800698e:	61fb      	str	r3, [r7, #28]
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	2b0f      	cmp	r3, #15
 8006994:	f67f ae90 	bls.w	80066b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006998:	bf00      	nop
 800699a:	3724      	adds	r7, #36	; 0x24
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	40023800 	.word	0x40023800
 80069a8:	40013800 	.word	0x40013800
 80069ac:	40020000 	.word	0x40020000
 80069b0:	40020400 	.word	0x40020400
 80069b4:	40020800 	.word	0x40020800
 80069b8:	40020c00 	.word	0x40020c00
 80069bc:	40021000 	.word	0x40021000
 80069c0:	40021400 	.word	0x40021400
 80069c4:	40021800 	.word	0x40021800
 80069c8:	40021c00 	.word	0x40021c00
 80069cc:	40013c00 	.word	0x40013c00

080069d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b085      	sub	sp, #20
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	460b      	mov	r3, r1
 80069da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	691a      	ldr	r2, [r3, #16]
 80069e0:	887b      	ldrh	r3, [r7, #2]
 80069e2:	4013      	ands	r3, r2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069e8:	2301      	movs	r3, #1
 80069ea:	73fb      	strb	r3, [r7, #15]
 80069ec:	e001      	b.n	80069f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069ee:	2300      	movs	r3, #0
 80069f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3714      	adds	r7, #20
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	807b      	strh	r3, [r7, #2]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a10:	787b      	ldrb	r3, [r7, #1]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a16:	887a      	ldrh	r2, [r7, #2]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006a1c:	e003      	b.n	8006a26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006a1e:	887b      	ldrh	r3, [r7, #2]
 8006a20:	041a      	lsls	r2, r3, #16
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	619a      	str	r2, [r3, #24]
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
	...

08006a34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a3e:	4b08      	ldr	r3, [pc, #32]	; (8006a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a40:	695a      	ldr	r2, [r3, #20]
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	4013      	ands	r3, r2
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d006      	beq.n	8006a58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a4a:	4a05      	ldr	r2, [pc, #20]	; (8006a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a4c:	88fb      	ldrh	r3, [r7, #6]
 8006a4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a50:	88fb      	ldrh	r3, [r7, #6]
 8006a52:	4618      	mov	r0, r3
 8006a54:	f7fc f83e 	bl	8002ad4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a58:	bf00      	nop
 8006a5a:	3708      	adds	r7, #8
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	40013c00 	.word	0x40013c00

08006a64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e11f      	b.n	8006cb6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d106      	bne.n	8006a90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f7fd fb0a 	bl	80040a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2224      	movs	r2, #36	; 0x24
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f022 0201 	bic.w	r2, r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ab6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ac6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006ac8:	f003 feb2 	bl	800a830 <HAL_RCC_GetPCLK1Freq>
 8006acc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	4a7b      	ldr	r2, [pc, #492]	; (8006cc0 <HAL_I2C_Init+0x25c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d807      	bhi.n	8006ae8 <HAL_I2C_Init+0x84>
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	4a7a      	ldr	r2, [pc, #488]	; (8006cc4 <HAL_I2C_Init+0x260>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	bf94      	ite	ls
 8006ae0:	2301      	movls	r3, #1
 8006ae2:	2300      	movhi	r3, #0
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	e006      	b.n	8006af6 <HAL_I2C_Init+0x92>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4a77      	ldr	r2, [pc, #476]	; (8006cc8 <HAL_I2C_Init+0x264>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	bf94      	ite	ls
 8006af0:	2301      	movls	r3, #1
 8006af2:	2300      	movhi	r3, #0
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e0db      	b.n	8006cb6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	4a72      	ldr	r2, [pc, #456]	; (8006ccc <HAL_I2C_Init+0x268>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	0c9b      	lsrs	r3, r3, #18
 8006b08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	4a64      	ldr	r2, [pc, #400]	; (8006cc0 <HAL_I2C_Init+0x25c>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d802      	bhi.n	8006b38 <HAL_I2C_Init+0xd4>
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	3301      	adds	r3, #1
 8006b36:	e009      	b.n	8006b4c <HAL_I2C_Init+0xe8>
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006b3e:	fb02 f303 	mul.w	r3, r2, r3
 8006b42:	4a63      	ldr	r2, [pc, #396]	; (8006cd0 <HAL_I2C_Init+0x26c>)
 8006b44:	fba2 2303 	umull	r2, r3, r2, r3
 8006b48:	099b      	lsrs	r3, r3, #6
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	6812      	ldr	r2, [r2, #0]
 8006b50:	430b      	orrs	r3, r1
 8006b52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	69db      	ldr	r3, [r3, #28]
 8006b5a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006b5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	4956      	ldr	r1, [pc, #344]	; (8006cc0 <HAL_I2C_Init+0x25c>)
 8006b68:	428b      	cmp	r3, r1
 8006b6a:	d80d      	bhi.n	8006b88 <HAL_I2C_Init+0x124>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	1e59      	subs	r1, r3, #1
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	005b      	lsls	r3, r3, #1
 8006b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b80:	2b04      	cmp	r3, #4
 8006b82:	bf38      	it	cc
 8006b84:	2304      	movcc	r3, #4
 8006b86:	e04f      	b.n	8006c28 <HAL_I2C_Init+0x1c4>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d111      	bne.n	8006bb4 <HAL_I2C_Init+0x150>
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	1e58      	subs	r0, r3, #1
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6859      	ldr	r1, [r3, #4]
 8006b98:	460b      	mov	r3, r1
 8006b9a:	005b      	lsls	r3, r3, #1
 8006b9c:	440b      	add	r3, r1
 8006b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	bf0c      	ite	eq
 8006bac:	2301      	moveq	r3, #1
 8006bae:	2300      	movne	r3, #0
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	e012      	b.n	8006bda <HAL_I2C_Init+0x176>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	1e58      	subs	r0, r3, #1
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6859      	ldr	r1, [r3, #4]
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	440b      	add	r3, r1
 8006bc2:	0099      	lsls	r1, r3, #2
 8006bc4:	440b      	add	r3, r1
 8006bc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bca:	3301      	adds	r3, #1
 8006bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	bf0c      	ite	eq
 8006bd4:	2301      	moveq	r3, #1
 8006bd6:	2300      	movne	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <HAL_I2C_Init+0x17e>
 8006bde:	2301      	movs	r3, #1
 8006be0:	e022      	b.n	8006c28 <HAL_I2C_Init+0x1c4>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10e      	bne.n	8006c08 <HAL_I2C_Init+0x1a4>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	1e58      	subs	r0, r3, #1
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6859      	ldr	r1, [r3, #4]
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	005b      	lsls	r3, r3, #1
 8006bf6:	440b      	add	r3, r1
 8006bf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c06:	e00f      	b.n	8006c28 <HAL_I2C_Init+0x1c4>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	1e58      	subs	r0, r3, #1
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6859      	ldr	r1, [r3, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	440b      	add	r3, r1
 8006c16:	0099      	lsls	r1, r3, #2
 8006c18:	440b      	add	r3, r1
 8006c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c1e:	3301      	adds	r3, #1
 8006c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c28:	6879      	ldr	r1, [r7, #4]
 8006c2a:	6809      	ldr	r1, [r1, #0]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	69da      	ldr	r2, [r3, #28]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a1b      	ldr	r3, [r3, #32]
 8006c42:	431a      	orrs	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	6911      	ldr	r1, [r2, #16]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	68d2      	ldr	r2, [r2, #12]
 8006c62:	4311      	orrs	r1, r2
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	6812      	ldr	r2, [r2, #0]
 8006c68:	430b      	orrs	r3, r1
 8006c6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	695a      	ldr	r2, [r3, #20]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f042 0201 	orr.w	r2, r2, #1
 8006c96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2220      	movs	r2, #32
 8006ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	000186a0 	.word	0x000186a0
 8006cc4:	001e847f 	.word	0x001e847f
 8006cc8:	003d08ff 	.word	0x003d08ff
 8006ccc:	431bde83 	.word	0x431bde83
 8006cd0:	10624dd3 	.word	0x10624dd3

08006cd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b088      	sub	sp, #32
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	4608      	mov	r0, r1
 8006cde:	4611      	mov	r1, r2
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	817b      	strh	r3, [r7, #10]
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	813b      	strh	r3, [r7, #8]
 8006cea:	4613      	mov	r3, r2
 8006cec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006cee:	f7fd fecd 	bl	8004a8c <HAL_GetTick>
 8006cf2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	2b20      	cmp	r3, #32
 8006cfe:	f040 80d9 	bne.w	8006eb4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	2319      	movs	r3, #25
 8006d08:	2201      	movs	r2, #1
 8006d0a:	496d      	ldr	r1, [pc, #436]	; (8006ec0 <HAL_I2C_Mem_Write+0x1ec>)
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f001 fdd9 	bl	80088c4 <I2C_WaitOnFlagUntilTimeout>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d001      	beq.n	8006d1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006d18:	2302      	movs	r3, #2
 8006d1a:	e0cc      	b.n	8006eb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d101      	bne.n	8006d2a <HAL_I2C_Mem_Write+0x56>
 8006d26:	2302      	movs	r3, #2
 8006d28:	e0c5      	b.n	8006eb6 <HAL_I2C_Mem_Write+0x1e2>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0301 	and.w	r3, r3, #1
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d007      	beq.n	8006d50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f042 0201 	orr.w	r2, r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2221      	movs	r2, #33	; 0x21
 8006d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2240      	movs	r2, #64	; 0x40
 8006d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6a3a      	ldr	r2, [r7, #32]
 8006d7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d86:	b29a      	uxth	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4a4d      	ldr	r2, [pc, #308]	; (8006ec4 <HAL_I2C_Mem_Write+0x1f0>)
 8006d90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d92:	88f8      	ldrh	r0, [r7, #6]
 8006d94:	893a      	ldrh	r2, [r7, #8]
 8006d96:	8979      	ldrh	r1, [r7, #10]
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	9301      	str	r3, [sp, #4]
 8006d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	4603      	mov	r3, r0
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f001 fc50 	bl	8008648 <I2C_RequestMemoryWrite>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d052      	beq.n	8006e54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e081      	b.n	8006eb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f001 fe5a 	bl	8008a70 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00d      	beq.n	8006dde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc6:	2b04      	cmp	r3, #4
 8006dc8:	d107      	bne.n	8006dda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e06b      	b.n	8006eb6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de2:	781a      	ldrb	r2, [r3, #0]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dee:	1c5a      	adds	r2, r3, #1
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	3b01      	subs	r3, #1
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	695b      	ldr	r3, [r3, #20]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d11b      	bne.n	8006e54 <HAL_I2C_Mem_Write+0x180>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d017      	beq.n	8006e54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e28:	781a      	ldrb	r2, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e34:	1c5a      	adds	r2, r3, #1
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	b29a      	uxth	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1aa      	bne.n	8006db2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f001 fe46 	bl	8008af2 <I2C_WaitOnBTFFlagUntilTimeout>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00d      	beq.n	8006e88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e70:	2b04      	cmp	r3, #4
 8006e72:	d107      	bne.n	8006e84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e016      	b.n	8006eb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	e000      	b.n	8006eb6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006eb4:	2302      	movs	r3, #2
  }
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3718      	adds	r7, #24
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	00100002 	.word	0x00100002
 8006ec4:	ffff0000 	.word	0xffff0000

08006ec8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b088      	sub	sp, #32
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ee8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ef0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006ef2:	7bfb      	ldrb	r3, [r7, #15]
 8006ef4:	2b10      	cmp	r3, #16
 8006ef6:	d003      	beq.n	8006f00 <HAL_I2C_EV_IRQHandler+0x38>
 8006ef8:	7bfb      	ldrb	r3, [r7, #15]
 8006efa:	2b40      	cmp	r3, #64	; 0x40
 8006efc:	f040 80bd 	bne.w	800707a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10d      	bne.n	8006f36 <HAL_I2C_EV_IRQHandler+0x6e>
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006f20:	d003      	beq.n	8006f2a <HAL_I2C_EV_IRQHandler+0x62>
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006f28:	d101      	bne.n	8006f2e <HAL_I2C_EV_IRQHandler+0x66>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e000      	b.n	8006f30 <HAL_I2C_EV_IRQHandler+0x68>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	f000 812e 	beq.w	8007192 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00c      	beq.n	8006f5a <HAL_I2C_EV_IRQHandler+0x92>
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	0a5b      	lsrs	r3, r3, #9
 8006f44:	f003 0301 	and.w	r3, r3, #1
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d006      	beq.n	8006f5a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f001 fe72 	bl	8008c36 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fd62 	bl	8007a1c <I2C_Master_SB>
 8006f58:	e08e      	b.n	8007078 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	08db      	lsrs	r3, r3, #3
 8006f5e:	f003 0301 	and.w	r3, r3, #1
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d009      	beq.n	8006f7a <HAL_I2C_EV_IRQHandler+0xb2>
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	0a5b      	lsrs	r3, r3, #9
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fdd8 	bl	8007b28 <I2C_Master_ADD10>
 8006f78:	e07e      	b.n	8007078 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	085b      	lsrs	r3, r3, #1
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d009      	beq.n	8006f9a <HAL_I2C_EV_IRQHandler+0xd2>
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	0a5b      	lsrs	r3, r3, #9
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 fdf2 	bl	8007b7c <I2C_Master_ADDR>
 8006f98:	e06e      	b.n	8007078 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	089b      	lsrs	r3, r3, #2
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d037      	beq.n	8007016 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006fb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fb4:	f000 80ef 	beq.w	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	09db      	lsrs	r3, r3, #7
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00f      	beq.n	8006fe4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	0a9b      	lsrs	r3, r3, #10
 8006fc8:	f003 0301 	and.w	r3, r3, #1
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d009      	beq.n	8006fe4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	089b      	lsrs	r3, r3, #2
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d103      	bne.n	8006fe4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 f9ef 	bl	80073c0 <I2C_MasterTransmit_TXE>
 8006fe2:	e049      	b.n	8007078 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	089b      	lsrs	r3, r3, #2
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 80d2 	beq.w	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	0a5b      	lsrs	r3, r3, #9
 8006ff6:	f003 0301 	and.w	r3, r3, #1
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f000 80cb 	beq.w	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8007000:	7bfb      	ldrb	r3, [r7, #15]
 8007002:	2b10      	cmp	r3, #16
 8007004:	d103      	bne.n	800700e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 fa76 	bl	80074f8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800700c:	e0c3      	b.n	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 fada 	bl	80075c8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007014:	e0bf      	b.n	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007020:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007024:	f000 80b7 	beq.w	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	099b      	lsrs	r3, r3, #6
 800702c:	f003 0301 	and.w	r3, r3, #1
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00f      	beq.n	8007054 <HAL_I2C_EV_IRQHandler+0x18c>
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	0a9b      	lsrs	r3, r3, #10
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	d009      	beq.n	8007054 <HAL_I2C_EV_IRQHandler+0x18c>
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	089b      	lsrs	r3, r3, #2
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	2b00      	cmp	r3, #0
 800704a:	d103      	bne.n	8007054 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 fb4a 	bl	80076e6 <I2C_MasterReceive_RXNE>
 8007052:	e011      	b.n	8007078 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	089b      	lsrs	r3, r3, #2
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 809a 	beq.w	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	0a5b      	lsrs	r3, r3, #9
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 8093 	beq.w	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f000 fbe9 	bl	8007848 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007076:	e08e      	b.n	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007078:	e08d      	b.n	8007196 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707e:	2b00      	cmp	r3, #0
 8007080:	d004      	beq.n	800708c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	61fb      	str	r3, [r7, #28]
 800708a:	e007      	b.n	800709c <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	699b      	ldr	r3, [r3, #24]
 8007092:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	085b      	lsrs	r3, r3, #1
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d012      	beq.n	80070ce <HAL_I2C_EV_IRQHandler+0x206>
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	0a5b      	lsrs	r3, r3, #9
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d00c      	beq.n	80070ce <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d003      	beq.n	80070c4 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80070c4:	69b9      	ldr	r1, [r7, #24]
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 ffa7 	bl	800801a <I2C_Slave_ADDR>
 80070cc:	e066      	b.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	091b      	lsrs	r3, r3, #4
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d009      	beq.n	80070ee <HAL_I2C_EV_IRQHandler+0x226>
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	0a5b      	lsrs	r3, r3, #9
 80070de:	f003 0301 	and.w	r3, r3, #1
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 ffdc 	bl	80080a4 <I2C_Slave_STOPF>
 80070ec:	e056      	b.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80070ee:	7bbb      	ldrb	r3, [r7, #14]
 80070f0:	2b21      	cmp	r3, #33	; 0x21
 80070f2:	d002      	beq.n	80070fa <HAL_I2C_EV_IRQHandler+0x232>
 80070f4:	7bbb      	ldrb	r3, [r7, #14]
 80070f6:	2b29      	cmp	r3, #41	; 0x29
 80070f8:	d125      	bne.n	8007146 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	09db      	lsrs	r3, r3, #7
 80070fe:	f003 0301 	and.w	r3, r3, #1
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00f      	beq.n	8007126 <HAL_I2C_EV_IRQHandler+0x25e>
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	0a9b      	lsrs	r3, r3, #10
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	2b00      	cmp	r3, #0
 8007110:	d009      	beq.n	8007126 <HAL_I2C_EV_IRQHandler+0x25e>
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	089b      	lsrs	r3, r3, #2
 8007116:	f003 0301 	and.w	r3, r3, #1
 800711a:	2b00      	cmp	r3, #0
 800711c:	d103      	bne.n	8007126 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 febd 	bl	8007e9e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007124:	e039      	b.n	800719a <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	089b      	lsrs	r3, r3, #2
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	2b00      	cmp	r3, #0
 8007130:	d033      	beq.n	800719a <HAL_I2C_EV_IRQHandler+0x2d2>
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	0a5b      	lsrs	r3, r3, #9
 8007136:	f003 0301 	and.w	r3, r3, #1
 800713a:	2b00      	cmp	r3, #0
 800713c:	d02d      	beq.n	800719a <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 feea 	bl	8007f18 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007144:	e029      	b.n	800719a <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	099b      	lsrs	r3, r3, #6
 800714a:	f003 0301 	and.w	r3, r3, #1
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00f      	beq.n	8007172 <HAL_I2C_EV_IRQHandler+0x2aa>
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	0a9b      	lsrs	r3, r3, #10
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d009      	beq.n	8007172 <HAL_I2C_EV_IRQHandler+0x2aa>
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	089b      	lsrs	r3, r3, #2
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	d103      	bne.n	8007172 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fef5 	bl	8007f5a <I2C_SlaveReceive_RXNE>
 8007170:	e014      	b.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	089b      	lsrs	r3, r3, #2
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00e      	beq.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	0a5b      	lsrs	r3, r3, #9
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d008      	beq.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 ff23 	bl	8007fd6 <I2C_SlaveReceive_BTF>
 8007190:	e004      	b.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8007192:	bf00      	nop
 8007194:	e002      	b.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007196:	bf00      	nop
 8007198:	e000      	b.n	800719c <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800719a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800719c:	3720      	adds	r7, #32
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b08a      	sub	sp, #40	; 0x28
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	695b      	ldr	r3, [r3, #20]
 80071b0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80071ba:	2300      	movs	r3, #0
 80071bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071c4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	0a1b      	lsrs	r3, r3, #8
 80071ca:	f003 0301 	and.w	r3, r3, #1
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00e      	beq.n	80071f0 <HAL_I2C_ER_IRQHandler+0x4e>
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	0a1b      	lsrs	r3, r3, #8
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d008      	beq.n	80071f0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	f043 0301 	orr.w	r3, r3, #1
 80071e4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80071ee:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80071f0:	6a3b      	ldr	r3, [r7, #32]
 80071f2:	0a5b      	lsrs	r3, r3, #9
 80071f4:	f003 0301 	and.w	r3, r3, #1
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00e      	beq.n	800721a <HAL_I2C_ER_IRQHandler+0x78>
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	0a1b      	lsrs	r3, r3, #8
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	2b00      	cmp	r3, #0
 8007206:	d008      	beq.n	800721a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720a:	f043 0302 	orr.w	r3, r3, #2
 800720e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007218:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	0a9b      	lsrs	r3, r3, #10
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	2b00      	cmp	r3, #0
 8007224:	d03f      	beq.n	80072a6 <HAL_I2C_ER_IRQHandler+0x104>
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	0a1b      	lsrs	r3, r3, #8
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b00      	cmp	r3, #0
 8007230:	d039      	beq.n	80072a6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8007232:	7efb      	ldrb	r3, [r7, #27]
 8007234:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800723a:	b29b      	uxth	r3, r3
 800723c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007244:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800724a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800724c:	7ebb      	ldrb	r3, [r7, #26]
 800724e:	2b20      	cmp	r3, #32
 8007250:	d112      	bne.n	8007278 <HAL_I2C_ER_IRQHandler+0xd6>
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10f      	bne.n	8007278 <HAL_I2C_ER_IRQHandler+0xd6>
 8007258:	7cfb      	ldrb	r3, [r7, #19]
 800725a:	2b21      	cmp	r3, #33	; 0x21
 800725c:	d008      	beq.n	8007270 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800725e:	7cfb      	ldrb	r3, [r7, #19]
 8007260:	2b29      	cmp	r3, #41	; 0x29
 8007262:	d005      	beq.n	8007270 <HAL_I2C_ER_IRQHandler+0xce>
 8007264:	7cfb      	ldrb	r3, [r7, #19]
 8007266:	2b28      	cmp	r3, #40	; 0x28
 8007268:	d106      	bne.n	8007278 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2b21      	cmp	r3, #33	; 0x21
 800726e:	d103      	bne.n	8007278 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f001 f847 	bl	8008304 <I2C_Slave_AF>
 8007276:	e016      	b.n	80072a6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007280:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007284:	f043 0304 	orr.w	r3, r3, #4
 8007288:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800728a:	7efb      	ldrb	r3, [r7, #27]
 800728c:	2b10      	cmp	r3, #16
 800728e:	d002      	beq.n	8007296 <HAL_I2C_ER_IRQHandler+0xf4>
 8007290:	7efb      	ldrb	r3, [r7, #27]
 8007292:	2b40      	cmp	r3, #64	; 0x40
 8007294:	d107      	bne.n	80072a6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072a4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80072a6:	6a3b      	ldr	r3, [r7, #32]
 80072a8:	0adb      	lsrs	r3, r3, #11
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00e      	beq.n	80072d0 <HAL_I2C_ER_IRQHandler+0x12e>
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	0a1b      	lsrs	r3, r3, #8
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d008      	beq.n	80072d0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80072be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c0:	f043 0308 	orr.w	r3, r3, #8
 80072c4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80072ce:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80072d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d008      	beq.n	80072e8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072dc:	431a      	orrs	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f001 f87e 	bl	80083e4 <I2C_ITError>
  }
}
 80072e8:	bf00      	nop
 80072ea:	3728      	adds	r7, #40	; 0x28
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800730c:	bf00      	nop
 800730e:	370c      	adds	r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	460b      	mov	r3, r1
 800734a:	70fb      	strb	r3, [r7, #3]
 800734c:	4613      	mov	r3, r2
 800734e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800738c:	bf00      	nop
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073d6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073dc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d150      	bne.n	8007488 <I2C_MasterTransmit_TXE+0xc8>
 80073e6:	7bfb      	ldrb	r3, [r7, #15]
 80073e8:	2b21      	cmp	r3, #33	; 0x21
 80073ea:	d14d      	bne.n	8007488 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	2b08      	cmp	r3, #8
 80073f0:	d01d      	beq.n	800742e <I2C_MasterTransmit_TXE+0x6e>
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	2b20      	cmp	r3, #32
 80073f6:	d01a      	beq.n	800742e <I2C_MasterTransmit_TXE+0x6e>
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073fe:	d016      	beq.n	800742e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800740e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2211      	movs	r2, #17
 8007414:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2220      	movs	r2, #32
 8007422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f7ff ff62 	bl	80072f0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800742c:	e060      	b.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800743c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800744c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2220      	movs	r2, #32
 8007458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007462:	b2db      	uxtb	r3, r3
 8007464:	2b40      	cmp	r3, #64	; 0x40
 8007466:	d107      	bne.n	8007478 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f7ff ff7d 	bl	8007370 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007476:	e03b      	b.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7ff ff35 	bl	80072f0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007486:	e033      	b.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007488:	7bfb      	ldrb	r3, [r7, #15]
 800748a:	2b21      	cmp	r3, #33	; 0x21
 800748c:	d005      	beq.n	800749a <I2C_MasterTransmit_TXE+0xda>
 800748e:	7bbb      	ldrb	r3, [r7, #14]
 8007490:	2b40      	cmp	r3, #64	; 0x40
 8007492:	d12d      	bne.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	2b22      	cmp	r3, #34	; 0x22
 8007498:	d12a      	bne.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800749e:	b29b      	uxth	r3, r3
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d108      	bne.n	80074b6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685a      	ldr	r2, [r3, #4]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80074b4:	e01c      	b.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b40      	cmp	r3, #64	; 0x40
 80074c0:	d103      	bne.n	80074ca <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 f880 	bl	80075c8 <I2C_MemoryTransmit_TXE_BTF>
}
 80074c8:	e012      	b.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ce:	781a      	ldrb	r2, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074da:	1c5a      	adds	r2, r3, #1
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	3b01      	subs	r3, #1
 80074e8:	b29a      	uxth	r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80074ee:	e7ff      	b.n	80074f0 <I2C_MasterTransmit_TXE+0x130>
 80074f0:	bf00      	nop
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007504:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b21      	cmp	r3, #33	; 0x21
 8007510:	d156      	bne.n	80075c0 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007516:	b29b      	uxth	r3, r3
 8007518:	2b00      	cmp	r3, #0
 800751a:	d012      	beq.n	8007542 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007520:	781a      	ldrb	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752c:	1c5a      	adds	r2, r3, #1
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007536:	b29b      	uxth	r3, r3
 8007538:	3b01      	subs	r3, #1
 800753a:	b29a      	uxth	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007540:	e03e      	b.n	80075c0 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b08      	cmp	r3, #8
 8007546:	d01d      	beq.n	8007584 <I2C_MasterTransmit_BTF+0x8c>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b20      	cmp	r3, #32
 800754c:	d01a      	beq.n	8007584 <I2C_MasterTransmit_BTF+0x8c>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007554:	d016      	beq.n	8007584 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	685a      	ldr	r2, [r3, #4]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007564:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2211      	movs	r2, #17
 800756a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f7ff feb7 	bl	80072f0 <HAL_I2C_MasterTxCpltCallback>
}
 8007582:	e01d      	b.n	80075c0 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007592:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075a2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2220      	movs	r2, #32
 80075ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7ff fe98 	bl	80072f0 <HAL_I2C_MasterTxCpltCallback>
}
 80075c0:	bf00      	nop
 80075c2:	3710      	adds	r7, #16
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075d6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d11d      	bne.n	800761c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d10b      	bne.n	8007600 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075ec:	b2da      	uxtb	r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075f8:	1c9a      	adds	r2, r3, #2
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80075fe:	e06e      	b.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007604:	b29b      	uxth	r3, r3
 8007606:	121b      	asrs	r3, r3, #8
 8007608:	b2da      	uxtb	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	651a      	str	r2, [r3, #80]	; 0x50
}
 800761a:	e060      	b.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007620:	2b01      	cmp	r3, #1
 8007622:	d10b      	bne.n	800763c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007628:	b2da      	uxtb	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007634:	1c5a      	adds	r2, r3, #1
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	651a      	str	r2, [r3, #80]	; 0x50
}
 800763a:	e050      	b.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007640:	2b02      	cmp	r3, #2
 8007642:	d14c      	bne.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007644:	7bfb      	ldrb	r3, [r7, #15]
 8007646:	2b22      	cmp	r3, #34	; 0x22
 8007648:	d108      	bne.n	800765c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007658:	601a      	str	r2, [r3, #0]
}
 800765a:	e040      	b.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007660:	b29b      	uxth	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d015      	beq.n	8007692 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8007666:	7bfb      	ldrb	r3, [r7, #15]
 8007668:	2b21      	cmp	r3, #33	; 0x21
 800766a:	d112      	bne.n	8007692 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007670:	781a      	ldrb	r2, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007686:	b29b      	uxth	r3, r3
 8007688:	3b01      	subs	r3, #1
 800768a:	b29a      	uxth	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007690:	e025      	b.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007696:	b29b      	uxth	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	d120      	bne.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
 800769c:	7bfb      	ldrb	r3, [r7, #15]
 800769e:	2b21      	cmp	r3, #33	; 0x21
 80076a0:	d11d      	bne.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80076b0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076c0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2220      	movs	r2, #32
 80076cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f7ff fe49 	bl	8007370 <HAL_I2C_MemTxCpltCallback>
}
 80076de:	bf00      	nop
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b084      	sub	sp, #16
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	2b22      	cmp	r3, #34	; 0x22
 80076f8:	f040 80a2 	bne.w	8007840 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007700:	b29b      	uxth	r3, r3
 8007702:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b03      	cmp	r3, #3
 8007708:	d921      	bls.n	800774e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	691a      	ldr	r2, [r3, #16]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007714:	b2d2      	uxtb	r2, r2
 8007716:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771c:	1c5a      	adds	r2, r3, #1
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007726:	b29b      	uxth	r3, r3
 8007728:	3b01      	subs	r3, #1
 800772a:	b29a      	uxth	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007734:	b29b      	uxth	r3, r3
 8007736:	2b03      	cmp	r3, #3
 8007738:	f040 8082 	bne.w	8007840 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	685a      	ldr	r2, [r3, #4]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800774a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800774c:	e078      	b.n	8007840 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007752:	2b02      	cmp	r3, #2
 8007754:	d074      	beq.n	8007840 <I2C_MasterReceive_RXNE+0x15a>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d002      	beq.n	8007762 <I2C_MasterReceive_RXNE+0x7c>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d16e      	bne.n	8007840 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f001 fa06 	bl	8008b74 <I2C_WaitOnSTOPRequestThroughIT>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d142      	bne.n	80077f4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800777c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	685a      	ldr	r2, [r3, #4]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800778c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	691a      	ldr	r2, [r3, #16]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007798:	b2d2      	uxtb	r2, r2
 800779a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a0:	1c5a      	adds	r2, r3, #1
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	3b01      	subs	r3, #1
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2220      	movs	r2, #32
 80077b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	2b40      	cmp	r3, #64	; 0x40
 80077c6:	d10a      	bne.n	80077de <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f7ff fdd4 	bl	8007384 <HAL_I2C_MemRxCpltCallback>
}
 80077dc:	e030      	b.n	8007840 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2212      	movs	r2, #18
 80077ea:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff fd89 	bl	8007304 <HAL_I2C_MasterRxCpltCallback>
}
 80077f2:	e025      	b.n	8007840 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685a      	ldr	r2, [r3, #4]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007802:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	691a      	ldr	r2, [r3, #16]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780e:	b2d2      	uxtb	r2, r2
 8007810:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007820:	b29b      	uxth	r3, r3
 8007822:	3b01      	subs	r3, #1
 8007824:	b29a      	uxth	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2220      	movs	r2, #32
 800782e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f7ff fdac 	bl	8007398 <HAL_I2C_ErrorCallback>
}
 8007840:	bf00      	nop
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007854:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800785a:	b29b      	uxth	r3, r3
 800785c:	2b04      	cmp	r3, #4
 800785e:	d11b      	bne.n	8007898 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800786e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	691a      	ldr	r2, [r3, #16]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787a:	b2d2      	uxtb	r2, r2
 800787c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007882:	1c5a      	adds	r2, r3, #1
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007896:	e0bd      	b.n	8007a14 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b03      	cmp	r3, #3
 80078a0:	d129      	bne.n	80078f6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078b0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2b04      	cmp	r3, #4
 80078b6:	d00a      	beq.n	80078ce <I2C_MasterReceive_BTF+0x86>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	d007      	beq.n	80078ce <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078cc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	691a      	ldr	r2, [r3, #16]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d8:	b2d2      	uxtb	r2, r2
 80078da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e0:	1c5a      	adds	r2, r3, #1
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	3b01      	subs	r3, #1
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80078f4:	e08e      	b.n	8007a14 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	2b02      	cmp	r3, #2
 80078fe:	d176      	bne.n	80079ee <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d002      	beq.n	800790c <I2C_MasterReceive_BTF+0xc4>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2b10      	cmp	r3, #16
 800790a:	d108      	bne.n	800791e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800791a:	601a      	str	r2, [r3, #0]
 800791c:	e019      	b.n	8007952 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2b04      	cmp	r3, #4
 8007922:	d002      	beq.n	800792a <I2C_MasterReceive_BTF+0xe2>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2b02      	cmp	r3, #2
 8007928:	d108      	bne.n	800793c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007938:	601a      	str	r2, [r3, #0]
 800793a:	e00a      	b.n	8007952 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2b10      	cmp	r3, #16
 8007940:	d007      	beq.n	8007952 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007950:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	691a      	ldr	r2, [r3, #16]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795c:	b2d2      	uxtb	r2, r2
 800795e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800796e:	b29b      	uxth	r3, r3
 8007970:	3b01      	subs	r3, #1
 8007972:	b29a      	uxth	r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	691a      	ldr	r2, [r3, #16]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007982:	b2d2      	uxtb	r2, r2
 8007984:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800798a:	1c5a      	adds	r2, r3, #1
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007994:	b29b      	uxth	r3, r3
 8007996:	3b01      	subs	r3, #1
 8007998:	b29a      	uxth	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80079ac:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2220      	movs	r2, #32
 80079b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b40      	cmp	r3, #64	; 0x40
 80079c0:	d10a      	bne.n	80079d8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f7ff fcd7 	bl	8007384 <HAL_I2C_MemRxCpltCallback>
}
 80079d6:	e01d      	b.n	8007a14 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2212      	movs	r2, #18
 80079e4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7ff fc8c 	bl	8007304 <HAL_I2C_MasterRxCpltCallback>
}
 80079ec:	e012      	b.n	8007a14 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	691a      	ldr	r2, [r3, #16]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f8:	b2d2      	uxtb	r2, r2
 80079fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a00:	1c5a      	adds	r2, r3, #1
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	3b01      	subs	r3, #1
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007a14:	bf00      	nop
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	2b40      	cmp	r3, #64	; 0x40
 8007a2e:	d117      	bne.n	8007a60 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d109      	bne.n	8007a4c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	461a      	mov	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a48:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007a4a:	e067      	b.n	8007b1c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	f043 0301 	orr.w	r3, r3, #1
 8007a56:	b2da      	uxtb	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	611a      	str	r2, [r3, #16]
}
 8007a5e:	e05d      	b.n	8007b1c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a68:	d133      	bne.n	8007ad2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	2b21      	cmp	r3, #33	; 0x21
 8007a74:	d109      	bne.n	8007a8a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a86:	611a      	str	r2, [r3, #16]
 8007a88:	e008      	b.n	8007a9c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	f043 0301 	orr.w	r3, r3, #1
 8007a94:	b2da      	uxtb	r2, r3
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d004      	beq.n	8007aae <I2C_Master_SB+0x92>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d108      	bne.n	8007ac0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d032      	beq.n	8007b1c <I2C_Master_SB+0x100>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d02d      	beq.n	8007b1c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ace:	605a      	str	r2, [r3, #4]
}
 8007ad0:	e024      	b.n	8007b1c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10e      	bne.n	8007af8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	11db      	asrs	r3, r3, #7
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	f003 0306 	and.w	r3, r3, #6
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	f063 030f 	orn	r3, r3, #15
 8007aee:	b2da      	uxtb	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	611a      	str	r2, [r3, #16]
}
 8007af6:	e011      	b.n	8007b1c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d10d      	bne.n	8007b1c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	11db      	asrs	r3, r3, #7
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	f003 0306 	and.w	r3, r3, #6
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	f063 030e 	orn	r3, r3, #14
 8007b14:	b2da      	uxtb	r2, r3
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	611a      	str	r2, [r3, #16]
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d103      	bne.n	8007b4c <I2C_Master_ADD10+0x24>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d011      	beq.n	8007b70 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d104      	bne.n	8007b60 <I2C_Master_ADD10+0x38>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d007      	beq.n	8007b70 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	685a      	ldr	r2, [r3, #4]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b6e:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b091      	sub	sp, #68	; 0x44
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b92:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b98:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	2b22      	cmp	r3, #34	; 0x22
 8007ba4:	f040 8169 	bne.w	8007e7a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10f      	bne.n	8007bd0 <I2C_Master_ADDR+0x54>
 8007bb0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007bb4:	2b40      	cmp	r3, #64	; 0x40
 8007bb6:	d10b      	bne.n	8007bd0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bb8:	2300      	movs	r3, #0
 8007bba:	633b      	str	r3, [r7, #48]	; 0x30
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	633b      	str	r3, [r7, #48]	; 0x30
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	633b      	str	r3, [r7, #48]	; 0x30
 8007bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bce:	e160      	b.n	8007e92 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d11d      	bne.n	8007c14 <I2C_Master_ADDR+0x98>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007be0:	d118      	bne.n	8007c14 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007be2:	2300      	movs	r3, #0
 8007be4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	695b      	ldr	r3, [r3, #20]
 8007bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c06:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c0c:	1c5a      	adds	r2, r3, #1
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	651a      	str	r2, [r3, #80]	; 0x50
 8007c12:	e13e      	b.n	8007e92 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d113      	bne.n	8007c46 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c1e:	2300      	movs	r3, #0
 8007c20:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	695b      	ldr	r3, [r3, #20]
 8007c28:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c32:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c42:	601a      	str	r2, [r3, #0]
 8007c44:	e115      	b.n	8007e72 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	f040 808a 	bne.w	8007d66 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c58:	d137      	bne.n	8007cca <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c68:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c78:	d113      	bne.n	8007ca2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c88:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	627b      	str	r3, [r7, #36]	; 0x24
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca0:	e0e7      	b.n	8007e72 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	623b      	str	r3, [r7, #32]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	623b      	str	r3, [r7, #32]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	699b      	ldr	r3, [r3, #24]
 8007cb4:	623b      	str	r3, [r7, #32]
 8007cb6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cc6:	601a      	str	r2, [r3, #0]
 8007cc8:	e0d3      	b.n	8007e72 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ccc:	2b08      	cmp	r3, #8
 8007cce:	d02e      	beq.n	8007d2e <I2C_Master_ADDR+0x1b2>
 8007cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd2:	2b20      	cmp	r3, #32
 8007cd4:	d02b      	beq.n	8007d2e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cd8:	2b12      	cmp	r3, #18
 8007cda:	d102      	bne.n	8007ce2 <I2C_Master_ADDR+0x166>
 8007cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d125      	bne.n	8007d2e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ce4:	2b04      	cmp	r3, #4
 8007ce6:	d00e      	beq.n	8007d06 <I2C_Master_ADDR+0x18a>
 8007ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d00b      	beq.n	8007d06 <I2C_Master_ADDR+0x18a>
 8007cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf0:	2b10      	cmp	r3, #16
 8007cf2:	d008      	beq.n	8007d06 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	e007      	b.n	8007d16 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d14:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d16:	2300      	movs	r3, #0
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	61fb      	str	r3, [r7, #28]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	699b      	ldr	r3, [r3, #24]
 8007d28:	61fb      	str	r3, [r7, #28]
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	e0a1      	b.n	8007e72 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d3c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d3e:	2300      	movs	r3, #0
 8007d40:	61bb      	str	r3, [r7, #24]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	61bb      	str	r3, [r7, #24]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	61bb      	str	r3, [r7, #24]
 8007d52:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	e085      	b.n	8007e72 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d14d      	bne.n	8007e0c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d72:	2b04      	cmp	r3, #4
 8007d74:	d016      	beq.n	8007da4 <I2C_Master_ADDR+0x228>
 8007d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d013      	beq.n	8007da4 <I2C_Master_ADDR+0x228>
 8007d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7e:	2b10      	cmp	r3, #16
 8007d80:	d010      	beq.n	8007da4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d90:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007da0:	601a      	str	r2, [r3, #0]
 8007da2:	e007      	b.n	8007db4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007db2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dc2:	d117      	bne.n	8007df4 <I2C_Master_ADDR+0x278>
 8007dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007dca:	d00b      	beq.n	8007de4 <I2C_Master_ADDR+0x268>
 8007dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d008      	beq.n	8007de4 <I2C_Master_ADDR+0x268>
 8007dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dd4:	2b08      	cmp	r3, #8
 8007dd6:	d005      	beq.n	8007de4 <I2C_Master_ADDR+0x268>
 8007dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dda:	2b10      	cmp	r3, #16
 8007ddc:	d002      	beq.n	8007de4 <I2C_Master_ADDR+0x268>
 8007dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de0:	2b20      	cmp	r3, #32
 8007de2:	d107      	bne.n	8007df4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	685a      	ldr	r2, [r3, #4]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007df2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007df4:	2300      	movs	r3, #0
 8007df6:	617b      	str	r3, [r7, #20]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	617b      	str	r3, [r7, #20]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	617b      	str	r3, [r7, #20]
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	e032      	b.n	8007e72 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007e1a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e2a:	d117      	bne.n	8007e5c <I2C_Master_ADDR+0x2e0>
 8007e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e2e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e32:	d00b      	beq.n	8007e4c <I2C_Master_ADDR+0x2d0>
 8007e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d008      	beq.n	8007e4c <I2C_Master_ADDR+0x2d0>
 8007e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3c:	2b08      	cmp	r3, #8
 8007e3e:	d005      	beq.n	8007e4c <I2C_Master_ADDR+0x2d0>
 8007e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e42:	2b10      	cmp	r3, #16
 8007e44:	d002      	beq.n	8007e4c <I2C_Master_ADDR+0x2d0>
 8007e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e48:	2b20      	cmp	r3, #32
 8007e4a:	d107      	bne.n	8007e5c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e5a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	613b      	str	r3, [r7, #16]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	695b      	ldr	r3, [r3, #20]
 8007e66:	613b      	str	r3, [r7, #16]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	613b      	str	r3, [r7, #16]
 8007e70:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007e78:	e00b      	b.n	8007e92 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	60fb      	str	r3, [r7, #12]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	695b      	ldr	r3, [r3, #20]
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	699b      	ldr	r3, [r3, #24]
 8007e8c:	60fb      	str	r3, [r7, #12]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
}
 8007e90:	e7ff      	b.n	8007e92 <I2C_Master_ADDR+0x316>
 8007e92:	bf00      	nop
 8007e94:	3744      	adds	r7, #68	; 0x44
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b084      	sub	sp, #16
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eac:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d02b      	beq.n	8007f10 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ebc:	781a      	ldrb	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec8:	1c5a      	adds	r2, r3, #1
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	b29a      	uxth	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d114      	bne.n	8007f10 <I2C_SlaveTransmit_TXE+0x72>
 8007ee6:	7bfb      	ldrb	r3, [r7, #15]
 8007ee8:	2b29      	cmp	r3, #41	; 0x29
 8007eea:	d111      	bne.n	8007f10 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007efa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2221      	movs	r2, #33	; 0x21
 8007f00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2228      	movs	r2, #40	; 0x28
 8007f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f7ff fa04 	bl	8007318 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007f10:	bf00      	nop
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d011      	beq.n	8007f4e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2e:	781a      	ldrb	r2, [r3, #0]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	3b01      	subs	r3, #1
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007f4e:	bf00      	nop
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b084      	sub	sp, #16
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f68:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d02c      	beq.n	8007fce <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	691a      	ldr	r2, [r3, #16]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7e:	b2d2      	uxtb	r2, r2
 8007f80:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f86:	1c5a      	adds	r2, r3, #1
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	3b01      	subs	r3, #1
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d114      	bne.n	8007fce <I2C_SlaveReceive_RXNE+0x74>
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
 8007fa6:	2b2a      	cmp	r3, #42	; 0x2a
 8007fa8:	d111      	bne.n	8007fce <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fb8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2222      	movs	r2, #34	; 0x22
 8007fbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2228      	movs	r2, #40	; 0x28
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f7ff f9af 	bl	800732c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007fce:	bf00      	nop
 8007fd0:	3710      	adds	r7, #16
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}

08007fd6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d012      	beq.n	800800e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	691a      	ldr	r2, [r3, #16]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff2:	b2d2      	uxtb	r2, r2
 8007ff4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008004:	b29b      	uxth	r3, r3
 8008006:	3b01      	subs	r3, #1
 8008008:	b29a      	uxth	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800801a:	b580      	push	{r7, lr}
 800801c:	b084      	sub	sp, #16
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008024:	2300      	movs	r3, #0
 8008026:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800802e:	b2db      	uxtb	r3, r3
 8008030:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008034:	2b28      	cmp	r3, #40	; 0x28
 8008036:	d127      	bne.n	8008088 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	685a      	ldr	r2, [r3, #4]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008046:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	089b      	lsrs	r3, r3, #2
 800804c:	f003 0301 	and.w	r3, r3, #1
 8008050:	2b00      	cmp	r3, #0
 8008052:	d101      	bne.n	8008058 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008054:	2301      	movs	r3, #1
 8008056:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	09db      	lsrs	r3, r3, #7
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d103      	bne.n	800806c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	81bb      	strh	r3, [r7, #12]
 800806a:	e002      	b.n	8008072 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800807a:	89ba      	ldrh	r2, [r7, #12]
 800807c:	7bfb      	ldrb	r3, [r7, #15]
 800807e:	4619      	mov	r1, r3
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7ff f95d 	bl	8007340 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008086:	e008      	b.n	800809a <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f06f 0202 	mvn.w	r2, #2
 8008090:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800809a:	bf00      	nop
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
	...

080080a4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080b2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80080c2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80080c4:	2300      	movs	r3, #0
 80080c6:	60bb      	str	r3, [r7, #8]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	695b      	ldr	r3, [r3, #20]
 80080ce:	60bb      	str	r3, [r7, #8]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f042 0201 	orr.w	r2, r2, #1
 80080de:	601a      	str	r2, [r3, #0]
 80080e0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080f0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008100:	d172      	bne.n	80081e8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008102:	7bfb      	ldrb	r3, [r7, #15]
 8008104:	2b22      	cmp	r3, #34	; 0x22
 8008106:	d002      	beq.n	800810e <I2C_Slave_STOPF+0x6a>
 8008108:	7bfb      	ldrb	r3, [r7, #15]
 800810a:	2b2a      	cmp	r3, #42	; 0x2a
 800810c:	d135      	bne.n	800817a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	b29a      	uxth	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008120:	b29b      	uxth	r3, r3
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800812a:	f043 0204 	orr.w	r2, r3, #4
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008140:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008146:	4618      	mov	r0, r3
 8008148:	f7fe fa99 	bl	800667e <HAL_DMA_GetState>
 800814c:	4603      	mov	r3, r0
 800814e:	2b01      	cmp	r3, #1
 8008150:	d049      	beq.n	80081e6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008156:	4a69      	ldr	r2, [pc, #420]	; (80082fc <I2C_Slave_STOPF+0x258>)
 8008158:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815e:	4618      	mov	r0, r3
 8008160:	f7fe fa6b 	bl	800663a <HAL_DMA_Abort_IT>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d03d      	beq.n	80081e6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800816e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008174:	4610      	mov	r0, r2
 8008176:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008178:	e035      	b.n	80081e6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	b29a      	uxth	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800818c:	b29b      	uxth	r3, r3
 800818e:	2b00      	cmp	r3, #0
 8008190:	d005      	beq.n	800819e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008196:	f043 0204 	orr.w	r2, r3, #4
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	685a      	ldr	r2, [r3, #4]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80081ac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7fe fa63 	bl	800667e <HAL_DMA_GetState>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d014      	beq.n	80081e8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081c2:	4a4e      	ldr	r2, [pc, #312]	; (80082fc <I2C_Slave_STOPF+0x258>)
 80081c4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7fe fa35 	bl	800663a <HAL_DMA_Abort_IT>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d008      	beq.n	80081e8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80081e0:	4610      	mov	r0, r2
 80081e2:	4798      	blx	r3
 80081e4:	e000      	b.n	80081e8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081e6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d03e      	beq.n	8008270 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	695b      	ldr	r3, [r3, #20]
 80081f8:	f003 0304 	and.w	r3, r3, #4
 80081fc:	2b04      	cmp	r3, #4
 80081fe:	d112      	bne.n	8008226 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	691a      	ldr	r2, [r3, #16]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820a:	b2d2      	uxtb	r2, r2
 800820c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008212:	1c5a      	adds	r2, r3, #1
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800821c:	b29b      	uxth	r3, r3
 800821e:	3b01      	subs	r3, #1
 8008220:	b29a      	uxth	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	695b      	ldr	r3, [r3, #20]
 800822c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008230:	2b40      	cmp	r3, #64	; 0x40
 8008232:	d112      	bne.n	800825a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	691a      	ldr	r2, [r3, #16]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823e:	b2d2      	uxtb	r2, r2
 8008240:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008246:	1c5a      	adds	r2, r3, #1
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008250:	b29b      	uxth	r3, r3
 8008252:	3b01      	subs	r3, #1
 8008254:	b29a      	uxth	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800825e:	b29b      	uxth	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	d005      	beq.n	8008270 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008268:	f043 0204 	orr.w	r2, r3, #4
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008274:	2b00      	cmp	r3, #0
 8008276:	d003      	beq.n	8008280 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f8b3 	bl	80083e4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800827e:	e039      	b.n	80082f4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008280:	7bfb      	ldrb	r3, [r7, #15]
 8008282:	2b2a      	cmp	r3, #42	; 0x2a
 8008284:	d109      	bne.n	800829a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2228      	movs	r2, #40	; 0x28
 8008290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7ff f849 	bl	800732c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b28      	cmp	r3, #40	; 0x28
 80082a4:	d111      	bne.n	80082ca <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a15      	ldr	r2, [pc, #84]	; (8008300 <I2C_Slave_STOPF+0x25c>)
 80082aa:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2220      	movs	r2, #32
 80082b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f7ff f84a 	bl	800735c <HAL_I2C_ListenCpltCallback>
}
 80082c8:	e014      	b.n	80082f4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ce:	2b22      	cmp	r3, #34	; 0x22
 80082d0:	d002      	beq.n	80082d8 <I2C_Slave_STOPF+0x234>
 80082d2:	7bfb      	ldrb	r3, [r7, #15]
 80082d4:	2b22      	cmp	r3, #34	; 0x22
 80082d6:	d10d      	bne.n	80082f4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2220      	movs	r2, #32
 80082e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7ff f81c 	bl	800732c <HAL_I2C_SlaveRxCpltCallback>
}
 80082f4:	bf00      	nop
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}
 80082fc:	08008775 	.word	0x08008775
 8008300:	ffff0000 	.word	0xffff0000

08008304 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008312:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008318:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	2b08      	cmp	r3, #8
 800831e:	d002      	beq.n	8008326 <I2C_Slave_AF+0x22>
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	2b20      	cmp	r3, #32
 8008324:	d129      	bne.n	800837a <I2C_Slave_AF+0x76>
 8008326:	7bfb      	ldrb	r3, [r7, #15]
 8008328:	2b28      	cmp	r3, #40	; 0x28
 800832a:	d126      	bne.n	800837a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a2c      	ldr	r2, [pc, #176]	; (80083e0 <I2C_Slave_AF+0xdc>)
 8008330:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	685a      	ldr	r2, [r3, #4]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008340:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800834a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800835a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2220      	movs	r2, #32
 8008366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fe fff2 	bl	800735c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008378:	e02e      	b.n	80083d8 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800837a:	7bfb      	ldrb	r3, [r7, #15]
 800837c:	2b21      	cmp	r3, #33	; 0x21
 800837e:	d126      	bne.n	80083ce <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	4a17      	ldr	r2, [pc, #92]	; (80083e0 <I2C_Slave_AF+0xdc>)
 8008384:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2221      	movs	r2, #33	; 0x21
 800838a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2220      	movs	r2, #32
 8008390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80083aa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083b4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083c4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f7fe ffa6 	bl	8007318 <HAL_I2C_SlaveTxCpltCallback>
}
 80083cc:	e004      	b.n	80083d8 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083d6:	615a      	str	r2, [r3, #20]
}
 80083d8:	bf00      	nop
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	ffff0000 	.word	0xffff0000

080083e4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083f2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083fa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80083fc:	7bbb      	ldrb	r3, [r7, #14]
 80083fe:	2b10      	cmp	r3, #16
 8008400:	d002      	beq.n	8008408 <I2C_ITError+0x24>
 8008402:	7bbb      	ldrb	r3, [r7, #14]
 8008404:	2b40      	cmp	r3, #64	; 0x40
 8008406:	d10a      	bne.n	800841e <I2C_ITError+0x3a>
 8008408:	7bfb      	ldrb	r3, [r7, #15]
 800840a:	2b22      	cmp	r3, #34	; 0x22
 800840c:	d107      	bne.n	800841e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800841c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800841e:	7bfb      	ldrb	r3, [r7, #15]
 8008420:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008424:	2b28      	cmp	r3, #40	; 0x28
 8008426:	d107      	bne.n	8008438 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2228      	movs	r2, #40	; 0x28
 8008432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008436:	e015      	b.n	8008464 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008442:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008446:	d00a      	beq.n	800845e <I2C_ITError+0x7a>
 8008448:	7bfb      	ldrb	r3, [r7, #15]
 800844a:	2b60      	cmp	r3, #96	; 0x60
 800844c:	d007      	beq.n	800845e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2220      	movs	r2, #32
 8008452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800846e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008472:	d162      	bne.n	800853a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	685a      	ldr	r2, [r3, #4]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008482:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008488:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b01      	cmp	r3, #1
 8008490:	d020      	beq.n	80084d4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008496:	4a6a      	ldr	r2, [pc, #424]	; (8008640 <I2C_ITError+0x25c>)
 8008498:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fe f8cb 	bl	800663a <HAL_DMA_Abort_IT>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f000 8089 	beq.w	80085be <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f022 0201 	bic.w	r2, r2, #1
 80084ba:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2220      	movs	r2, #32
 80084c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80084ce:	4610      	mov	r0, r2
 80084d0:	4798      	blx	r3
 80084d2:	e074      	b.n	80085be <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d8:	4a59      	ldr	r2, [pc, #356]	; (8008640 <I2C_ITError+0x25c>)
 80084da:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7fe f8aa 	bl	800663a <HAL_DMA_Abort_IT>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d068      	beq.n	80085be <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	695b      	ldr	r3, [r3, #20]
 80084f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084f6:	2b40      	cmp	r3, #64	; 0x40
 80084f8:	d10b      	bne.n	8008512 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	691a      	ldr	r2, [r3, #16]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008504:	b2d2      	uxtb	r2, r2
 8008506:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800850c:	1c5a      	adds	r2, r3, #1
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f022 0201 	bic.w	r2, r2, #1
 8008520:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2220      	movs	r2, #32
 8008526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800852e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008534:	4610      	mov	r0, r2
 8008536:	4798      	blx	r3
 8008538:	e041      	b.n	80085be <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008540:	b2db      	uxtb	r3, r3
 8008542:	2b60      	cmp	r3, #96	; 0x60
 8008544:	d125      	bne.n	8008592 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2220      	movs	r2, #32
 800854a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	695b      	ldr	r3, [r3, #20]
 800855a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800855e:	2b40      	cmp	r3, #64	; 0x40
 8008560:	d10b      	bne.n	800857a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	691a      	ldr	r2, [r3, #16]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800856c:	b2d2      	uxtb	r2, r2
 800856e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008574:	1c5a      	adds	r2, r3, #1
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f022 0201 	bic.w	r2, r2, #1
 8008588:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7fe ff0e 	bl	80073ac <HAL_I2C_AbortCpltCallback>
 8008590:	e015      	b.n	80085be <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	695b      	ldr	r3, [r3, #20]
 8008598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800859c:	2b40      	cmp	r3, #64	; 0x40
 800859e:	d10b      	bne.n	80085b8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	691a      	ldr	r2, [r3, #16]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085aa:	b2d2      	uxtb	r2, r2
 80085ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b2:	1c5a      	adds	r2, r3, #1
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7fe feed 	bl	8007398 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10e      	bne.n	80085ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d109      	bne.n	80085ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d104      	bne.n	80085ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d007      	beq.n	80085fc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80085fa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008602:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008608:	f003 0304 	and.w	r3, r3, #4
 800860c:	2b04      	cmp	r3, #4
 800860e:	d113      	bne.n	8008638 <I2C_ITError+0x254>
 8008610:	7bfb      	ldrb	r3, [r7, #15]
 8008612:	2b28      	cmp	r3, #40	; 0x28
 8008614:	d110      	bne.n	8008638 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4a0a      	ldr	r2, [pc, #40]	; (8008644 <I2C_ITError+0x260>)
 800861a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2220      	movs	r2, #32
 8008626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7fe fe92 	bl	800735c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008638:	bf00      	nop
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}
 8008640:	08008775 	.word	0x08008775
 8008644:	ffff0000 	.word	0xffff0000

08008648 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b088      	sub	sp, #32
 800864c:	af02      	add	r7, sp, #8
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	4608      	mov	r0, r1
 8008652:	4611      	mov	r1, r2
 8008654:	461a      	mov	r2, r3
 8008656:	4603      	mov	r3, r0
 8008658:	817b      	strh	r3, [r7, #10]
 800865a:	460b      	mov	r3, r1
 800865c:	813b      	strh	r3, [r7, #8]
 800865e:	4613      	mov	r3, r2
 8008660:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008670:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008674:	9300      	str	r3, [sp, #0]
 8008676:	6a3b      	ldr	r3, [r7, #32]
 8008678:	2200      	movs	r2, #0
 800867a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800867e:	68f8      	ldr	r0, [r7, #12]
 8008680:	f000 f920 	bl	80088c4 <I2C_WaitOnFlagUntilTimeout>
 8008684:	4603      	mov	r3, r0
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00d      	beq.n	80086a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008694:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008698:	d103      	bne.n	80086a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80086a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80086a2:	2303      	movs	r3, #3
 80086a4:	e05f      	b.n	8008766 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80086a6:	897b      	ldrh	r3, [r7, #10]
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	461a      	mov	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80086b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	6a3a      	ldr	r2, [r7, #32]
 80086ba:	492d      	ldr	r1, [pc, #180]	; (8008770 <I2C_RequestMemoryWrite+0x128>)
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f000 f958 	bl	8008972 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d001      	beq.n	80086cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	e04c      	b.n	8008766 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086cc:	2300      	movs	r3, #0
 80086ce:	617b      	str	r3, [r7, #20]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	617b      	str	r3, [r7, #20]
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	699b      	ldr	r3, [r3, #24]
 80086de:	617b      	str	r3, [r7, #20]
 80086e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80086e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086e4:	6a39      	ldr	r1, [r7, #32]
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f000 f9c2 	bl	8008a70 <I2C_WaitOnTXEFlagUntilTimeout>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d00d      	beq.n	800870e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f6:	2b04      	cmp	r3, #4
 80086f8:	d107      	bne.n	800870a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008708:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e02b      	b.n	8008766 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800870e:	88fb      	ldrh	r3, [r7, #6]
 8008710:	2b01      	cmp	r3, #1
 8008712:	d105      	bne.n	8008720 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008714:	893b      	ldrh	r3, [r7, #8]
 8008716:	b2da      	uxtb	r2, r3
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	611a      	str	r2, [r3, #16]
 800871e:	e021      	b.n	8008764 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008720:	893b      	ldrh	r3, [r7, #8]
 8008722:	0a1b      	lsrs	r3, r3, #8
 8008724:	b29b      	uxth	r3, r3
 8008726:	b2da      	uxtb	r2, r3
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800872e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008730:	6a39      	ldr	r1, [r7, #32]
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 f99c 	bl	8008a70 <I2C_WaitOnTXEFlagUntilTimeout>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00d      	beq.n	800875a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008742:	2b04      	cmp	r3, #4
 8008744:	d107      	bne.n	8008756 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008754:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e005      	b.n	8008766 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800875a:	893b      	ldrh	r3, [r7, #8]
 800875c:	b2da      	uxtb	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3718      	adds	r7, #24
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	00010002 	.word	0x00010002

08008774 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800877c:	2300      	movs	r3, #0
 800877e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008784:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800878c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800878e:	4b4b      	ldr	r3, [pc, #300]	; (80088bc <I2C_DMAAbort+0x148>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	08db      	lsrs	r3, r3, #3
 8008794:	4a4a      	ldr	r2, [pc, #296]	; (80088c0 <I2C_DMAAbort+0x14c>)
 8008796:	fba2 2303 	umull	r2, r3, r2, r3
 800879a:	0a1a      	lsrs	r2, r3, #8
 800879c:	4613      	mov	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	4413      	add	r3, r2
 80087a2:	00da      	lsls	r2, r3, #3
 80087a4:	1ad3      	subs	r3, r2, r3
 80087a6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d106      	bne.n	80087bc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b2:	f043 0220 	orr.w	r2, r3, #32
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80087ba:	e00a      	b.n	80087d2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	3b01      	subs	r3, #1
 80087c0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087d0:	d0ea      	beq.n	80087a8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d003      	beq.n	80087e2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087de:	2200      	movs	r2, #0
 80087e0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d003      	beq.n	80087f2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ee:	2200      	movs	r2, #0
 80087f0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008800:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	2200      	movs	r2, #0
 8008806:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800880c:	2b00      	cmp	r3, #0
 800880e:	d003      	beq.n	8008818 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008814:	2200      	movs	r2, #0
 8008816:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881c:	2b00      	cmp	r3, #0
 800881e:	d003      	beq.n	8008828 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008824:	2200      	movs	r2, #0
 8008826:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f022 0201 	bic.w	r2, r2, #1
 8008836:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b60      	cmp	r3, #96	; 0x60
 8008842:	d10e      	bne.n	8008862 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	2220      	movs	r2, #32
 8008848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	2200      	movs	r2, #0
 8008850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	2200      	movs	r2, #0
 8008858:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800885a:	6978      	ldr	r0, [r7, #20]
 800885c:	f7fe fda6 	bl	80073ac <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008860:	e027      	b.n	80088b2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008862:	7cfb      	ldrb	r3, [r7, #19]
 8008864:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008868:	2b28      	cmp	r3, #40	; 0x28
 800886a:	d117      	bne.n	800889c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f042 0201 	orr.w	r2, r2, #1
 800887a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800888a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	2200      	movs	r2, #0
 8008890:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	2228      	movs	r2, #40	; 0x28
 8008896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800889a:	e007      	b.n	80088ac <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	2220      	movs	r2, #32
 80088a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	2200      	movs	r2, #0
 80088a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80088ac:	6978      	ldr	r0, [r7, #20]
 80088ae:	f7fe fd73 	bl	8007398 <HAL_I2C_ErrorCallback>
}
 80088b2:	bf00      	nop
 80088b4:	3718      	adds	r7, #24
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	2000006c 	.word	0x2000006c
 80088c0:	14f8b589 	.word	0x14f8b589

080088c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	603b      	str	r3, [r7, #0]
 80088d0:	4613      	mov	r3, r2
 80088d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088d4:	e025      	b.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088dc:	d021      	beq.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088de:	f7fc f8d5 	bl	8004a8c <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	683a      	ldr	r2, [r7, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d302      	bcc.n	80088f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d116      	bne.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2220      	movs	r2, #32
 80088fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800890e:	f043 0220 	orr.w	r2, r3, #32
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e023      	b.n	800896a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	0c1b      	lsrs	r3, r3, #16
 8008926:	b2db      	uxtb	r3, r3
 8008928:	2b01      	cmp	r3, #1
 800892a:	d10d      	bne.n	8008948 <I2C_WaitOnFlagUntilTimeout+0x84>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	43da      	mvns	r2, r3
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	4013      	ands	r3, r2
 8008938:	b29b      	uxth	r3, r3
 800893a:	2b00      	cmp	r3, #0
 800893c:	bf0c      	ite	eq
 800893e:	2301      	moveq	r3, #1
 8008940:	2300      	movne	r3, #0
 8008942:	b2db      	uxtb	r3, r3
 8008944:	461a      	mov	r2, r3
 8008946:	e00c      	b.n	8008962 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	699b      	ldr	r3, [r3, #24]
 800894e:	43da      	mvns	r2, r3
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	4013      	ands	r3, r2
 8008954:	b29b      	uxth	r3, r3
 8008956:	2b00      	cmp	r3, #0
 8008958:	bf0c      	ite	eq
 800895a:	2301      	moveq	r3, #1
 800895c:	2300      	movne	r3, #0
 800895e:	b2db      	uxtb	r3, r3
 8008960:	461a      	mov	r2, r3
 8008962:	79fb      	ldrb	r3, [r7, #7]
 8008964:	429a      	cmp	r2, r3
 8008966:	d0b6      	beq.n	80088d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008968:	2300      	movs	r3, #0
}
 800896a:	4618      	mov	r0, r3
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b084      	sub	sp, #16
 8008976:	af00      	add	r7, sp, #0
 8008978:	60f8      	str	r0, [r7, #12]
 800897a:	60b9      	str	r1, [r7, #8]
 800897c:	607a      	str	r2, [r7, #4]
 800897e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008980:	e051      	b.n	8008a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	695b      	ldr	r3, [r3, #20]
 8008988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800898c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008990:	d123      	bne.n	80089da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80089aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2220      	movs	r2, #32
 80089b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2200      	movs	r2, #0
 80089be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c6:	f043 0204 	orr.w	r2, r3, #4
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e046      	b.n	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e0:	d021      	beq.n	8008a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089e2:	f7fc f853 	bl	8004a8c <HAL_GetTick>
 80089e6:	4602      	mov	r2, r0
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	1ad3      	subs	r3, r2, r3
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d302      	bcc.n	80089f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d116      	bne.n	8008a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2200      	movs	r2, #0
 80089fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2220      	movs	r2, #32
 8008a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a12:	f043 0220 	orr.w	r2, r3, #32
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	e020      	b.n	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	0c1b      	lsrs	r3, r3, #16
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d10c      	bne.n	8008a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	695b      	ldr	r3, [r3, #20]
 8008a36:	43da      	mvns	r2, r3
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	bf14      	ite	ne
 8008a42:	2301      	movne	r3, #1
 8008a44:	2300      	moveq	r3, #0
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	e00b      	b.n	8008a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	43da      	mvns	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	4013      	ands	r3, r2
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	bf14      	ite	ne
 8008a5c:	2301      	movne	r3, #1
 8008a5e:	2300      	moveq	r3, #0
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d18d      	bne.n	8008982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3710      	adds	r7, #16
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b084      	sub	sp, #16
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008a7c:	e02d      	b.n	8008ada <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f000 f8aa 	bl	8008bd8 <I2C_IsAcknowledgeFailed>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d001      	beq.n	8008a8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e02d      	b.n	8008aea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a94:	d021      	beq.n	8008ada <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a96:	f7fb fff9 	bl	8004a8c <HAL_GetTick>
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	68ba      	ldr	r2, [r7, #8]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d302      	bcc.n	8008aac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d116      	bne.n	8008ada <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2220      	movs	r2, #32
 8008ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac6:	f043 0220 	orr.w	r2, r3, #32
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e007      	b.n	8008aea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ae4:	2b80      	cmp	r3, #128	; 0x80
 8008ae6:	d1ca      	bne.n	8008a7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3710      	adds	r7, #16
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b084      	sub	sp, #16
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	60f8      	str	r0, [r7, #12]
 8008afa:	60b9      	str	r1, [r7, #8]
 8008afc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008afe:	e02d      	b.n	8008b5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f000 f869 	bl	8008bd8 <I2C_IsAcknowledgeFailed>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d001      	beq.n	8008b10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e02d      	b.n	8008b6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b16:	d021      	beq.n	8008b5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b18:	f7fb ffb8 	bl	8004a8c <HAL_GetTick>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d302      	bcc.n	8008b2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d116      	bne.n	8008b5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2220      	movs	r2, #32
 8008b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b48:	f043 0220 	orr.w	r2, r3, #32
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e007      	b.n	8008b6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	f003 0304 	and.w	r3, r3, #4
 8008b66:	2b04      	cmp	r3, #4
 8008b68:	d1ca      	bne.n	8008b00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008b80:	4b13      	ldr	r3, [pc, #76]	; (8008bd0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	08db      	lsrs	r3, r3, #3
 8008b86:	4a13      	ldr	r2, [pc, #76]	; (8008bd4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008b88:	fba2 2303 	umull	r2, r3, r2, r3
 8008b8c:	0a1a      	lsrs	r2, r3, #8
 8008b8e:	4613      	mov	r3, r2
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4413      	add	r3, r2
 8008b94:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	3b01      	subs	r3, #1
 8008b9a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d107      	bne.n	8008bb2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ba6:	f043 0220 	orr.w	r2, r3, #32
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e008      	b.n	8008bc4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bc0:	d0e9      	beq.n	8008b96 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3714      	adds	r7, #20
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr
 8008bd0:	2000006c 	.word	0x2000006c
 8008bd4:	14f8b589 	.word	0x14f8b589

08008bd8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bee:	d11b      	bne.n	8008c28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008bf8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2220      	movs	r2, #32
 8008c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c14:	f043 0204 	orr.w	r2, r3, #4
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	e000      	b.n	8008c2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008c28:	2300      	movs	r3, #0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr

08008c36 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008c36:	b480      	push	{r7}
 8008c38:	b083      	sub	sp, #12
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c42:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008c46:	d103      	bne.n	8008c50 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008c4e:	e007      	b.n	8008c60 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c54:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008c58:	d102      	bne.n	8008c60 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2208      	movs	r2, #8
 8008c5e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c6e:	b08f      	sub	sp, #60	; 0x3c
 8008c70:	af0a      	add	r7, sp, #40	; 0x28
 8008c72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d101      	bne.n	8008c7e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	e10f      	b.n	8008e9e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d106      	bne.n	8008c9e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f008 fa63 	bl	8011164 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2203      	movs	r2, #3
 8008ca2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d102      	bne.n	8008cb8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f005 f99e 	bl	800dffe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	603b      	str	r3, [r7, #0]
 8008cc8:	687e      	ldr	r6, [r7, #4]
 8008cca:	466d      	mov	r5, sp
 8008ccc:	f106 0410 	add.w	r4, r6, #16
 8008cd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008cd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008cd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008cd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008cd8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008cdc:	e885 0003 	stmia.w	r5, {r0, r1}
 8008ce0:	1d33      	adds	r3, r6, #4
 8008ce2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008ce4:	6838      	ldr	r0, [r7, #0]
 8008ce6:	f005 f875 	bl	800ddd4 <USB_CoreInit>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d005      	beq.n	8008cfc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e0d0      	b.n	8008e9e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2100      	movs	r1, #0
 8008d02:	4618      	mov	r0, r3
 8008d04:	f005 f98c 	bl	800e020 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d08:	2300      	movs	r3, #0
 8008d0a:	73fb      	strb	r3, [r7, #15]
 8008d0c:	e04a      	b.n	8008da4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008d0e:	7bfa      	ldrb	r2, [r7, #15]
 8008d10:	6879      	ldr	r1, [r7, #4]
 8008d12:	4613      	mov	r3, r2
 8008d14:	00db      	lsls	r3, r3, #3
 8008d16:	1a9b      	subs	r3, r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	440b      	add	r3, r1
 8008d1c:	333d      	adds	r3, #61	; 0x3d
 8008d1e:	2201      	movs	r2, #1
 8008d20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008d22:	7bfa      	ldrb	r2, [r7, #15]
 8008d24:	6879      	ldr	r1, [r7, #4]
 8008d26:	4613      	mov	r3, r2
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	1a9b      	subs	r3, r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	440b      	add	r3, r1
 8008d30:	333c      	adds	r3, #60	; 0x3c
 8008d32:	7bfa      	ldrb	r2, [r7, #15]
 8008d34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008d36:	7bfa      	ldrb	r2, [r7, #15]
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	b298      	uxth	r0, r3
 8008d3c:	6879      	ldr	r1, [r7, #4]
 8008d3e:	4613      	mov	r3, r2
 8008d40:	00db      	lsls	r3, r3, #3
 8008d42:	1a9b      	subs	r3, r3, r2
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	440b      	add	r3, r1
 8008d48:	3342      	adds	r3, #66	; 0x42
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008d4e:	7bfa      	ldrb	r2, [r7, #15]
 8008d50:	6879      	ldr	r1, [r7, #4]
 8008d52:	4613      	mov	r3, r2
 8008d54:	00db      	lsls	r3, r3, #3
 8008d56:	1a9b      	subs	r3, r3, r2
 8008d58:	009b      	lsls	r3, r3, #2
 8008d5a:	440b      	add	r3, r1
 8008d5c:	333f      	adds	r3, #63	; 0x3f
 8008d5e:	2200      	movs	r2, #0
 8008d60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008d62:	7bfa      	ldrb	r2, [r7, #15]
 8008d64:	6879      	ldr	r1, [r7, #4]
 8008d66:	4613      	mov	r3, r2
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	1a9b      	subs	r3, r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	440b      	add	r3, r1
 8008d70:	3344      	adds	r3, #68	; 0x44
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008d76:	7bfa      	ldrb	r2, [r7, #15]
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	00db      	lsls	r3, r3, #3
 8008d7e:	1a9b      	subs	r3, r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	440b      	add	r3, r1
 8008d84:	3348      	adds	r3, #72	; 0x48
 8008d86:	2200      	movs	r2, #0
 8008d88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008d8a:	7bfa      	ldrb	r2, [r7, #15]
 8008d8c:	6879      	ldr	r1, [r7, #4]
 8008d8e:	4613      	mov	r3, r2
 8008d90:	00db      	lsls	r3, r3, #3
 8008d92:	1a9b      	subs	r3, r3, r2
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	440b      	add	r3, r1
 8008d98:	3350      	adds	r3, #80	; 0x50
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d9e:	7bfb      	ldrb	r3, [r7, #15]
 8008da0:	3301      	adds	r3, #1
 8008da2:	73fb      	strb	r3, [r7, #15]
 8008da4:	7bfa      	ldrb	r2, [r7, #15]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d3af      	bcc.n	8008d0e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dae:	2300      	movs	r3, #0
 8008db0:	73fb      	strb	r3, [r7, #15]
 8008db2:	e044      	b.n	8008e3e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008db4:	7bfa      	ldrb	r2, [r7, #15]
 8008db6:	6879      	ldr	r1, [r7, #4]
 8008db8:	4613      	mov	r3, r2
 8008dba:	00db      	lsls	r3, r3, #3
 8008dbc:	1a9b      	subs	r3, r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	440b      	add	r3, r1
 8008dc2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008dca:	7bfa      	ldrb	r2, [r7, #15]
 8008dcc:	6879      	ldr	r1, [r7, #4]
 8008dce:	4613      	mov	r3, r2
 8008dd0:	00db      	lsls	r3, r3, #3
 8008dd2:	1a9b      	subs	r3, r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	440b      	add	r3, r1
 8008dd8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008ddc:	7bfa      	ldrb	r2, [r7, #15]
 8008dde:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008de0:	7bfa      	ldrb	r2, [r7, #15]
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	4613      	mov	r3, r2
 8008de6:	00db      	lsls	r3, r3, #3
 8008de8:	1a9b      	subs	r3, r3, r2
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	440b      	add	r3, r1
 8008dee:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008df2:	2200      	movs	r2, #0
 8008df4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008df6:	7bfa      	ldrb	r2, [r7, #15]
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	00db      	lsls	r3, r3, #3
 8008dfe:	1a9b      	subs	r3, r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	440b      	add	r3, r1
 8008e04:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008e08:	2200      	movs	r2, #0
 8008e0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008e0c:	7bfa      	ldrb	r2, [r7, #15]
 8008e0e:	6879      	ldr	r1, [r7, #4]
 8008e10:	4613      	mov	r3, r2
 8008e12:	00db      	lsls	r3, r3, #3
 8008e14:	1a9b      	subs	r3, r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	440b      	add	r3, r1
 8008e1a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008e1e:	2200      	movs	r2, #0
 8008e20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008e22:	7bfa      	ldrb	r2, [r7, #15]
 8008e24:	6879      	ldr	r1, [r7, #4]
 8008e26:	4613      	mov	r3, r2
 8008e28:	00db      	lsls	r3, r3, #3
 8008e2a:	1a9b      	subs	r3, r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	440b      	add	r3, r1
 8008e30:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008e34:	2200      	movs	r2, #0
 8008e36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	73fb      	strb	r3, [r7, #15]
 8008e3e:	7bfa      	ldrb	r2, [r7, #15]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d3b5      	bcc.n	8008db4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	603b      	str	r3, [r7, #0]
 8008e4e:	687e      	ldr	r6, [r7, #4]
 8008e50:	466d      	mov	r5, sp
 8008e52:	f106 0410 	add.w	r4, r6, #16
 8008e56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e5e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008e62:	e885 0003 	stmia.w	r5, {r0, r1}
 8008e66:	1d33      	adds	r3, r6, #4
 8008e68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e6a:	6838      	ldr	r0, [r7, #0]
 8008e6c:	f005 f902 	bl	800e074 <USB_DevInit>
 8008e70:	4603      	mov	r3, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d005      	beq.n	8008e82 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2202      	movs	r2, #2
 8008e7a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e00d      	b.n	8008e9e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4618      	mov	r0, r3
 8008e98:	f006 f94a 	bl	800f130 <USB_DevDisconnect>

  return HAL_OK;
 8008e9c:	2300      	movs	r3, #0
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3714      	adds	r7, #20
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008ea6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008ea6:	b580      	push	{r7, lr}
 8008ea8:	b084      	sub	sp, #16
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d101      	bne.n	8008ec2 <HAL_PCD_Start+0x1c>
 8008ebe:	2302      	movs	r3, #2
 8008ec0:	e020      	b.n	8008f04 <HAL_PCD_Start+0x5e>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d109      	bne.n	8008ee6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d005      	beq.n	8008ee6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ede:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4618      	mov	r0, r3
 8008eec:	f005 f876 	bl	800dfdc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f006 f8fa 	bl	800f0ee <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3710      	adds	r7, #16
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008f0c:	b590      	push	{r4, r7, lr}
 8008f0e:	b08d      	sub	sp, #52	; 0x34
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f1a:	6a3b      	ldr	r3, [r7, #32]
 8008f1c:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4618      	mov	r0, r3
 8008f24:	f006 f9b8 	bl	800f298 <USB_GetMode>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f040 839d 	bne.w	800966a <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4618      	mov	r0, r3
 8008f36:	f006 f91c 	bl	800f172 <USB_ReadInterrupts>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f000 8393 	beq.w	8009668 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f006 f913 	bl	800f172 <USB_ReadInterrupts>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	f003 0302 	and.w	r3, r3, #2
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	d107      	bne.n	8008f66 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	695a      	ldr	r2, [r3, #20]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f002 0202 	and.w	r2, r2, #2
 8008f64:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f006 f901 	bl	800f172 <USB_ReadInterrupts>
 8008f70:	4603      	mov	r3, r0
 8008f72:	f003 0310 	and.w	r3, r3, #16
 8008f76:	2b10      	cmp	r3, #16
 8008f78:	d161      	bne.n	800903e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	699a      	ldr	r2, [r3, #24]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f022 0210 	bic.w	r2, r2, #16
 8008f88:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008f8a:	6a3b      	ldr	r3, [r7, #32]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	f003 020f 	and.w	r2, r3, #15
 8008f96:	4613      	mov	r3, r2
 8008f98:	00db      	lsls	r3, r3, #3
 8008f9a:	1a9b      	subs	r3, r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	4413      	add	r3, r2
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	0c5b      	lsrs	r3, r3, #17
 8008fae:	f003 030f 	and.w	r3, r3, #15
 8008fb2:	2b02      	cmp	r3, #2
 8008fb4:	d124      	bne.n	8009000 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008fb6:	69ba      	ldr	r2, [r7, #24]
 8008fb8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008fbc:	4013      	ands	r3, r2
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d035      	beq.n	800902e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	091b      	lsrs	r3, r3, #4
 8008fca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008fcc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	6a38      	ldr	r0, [r7, #32]
 8008fd6:	f005 ff67 	bl	800eea8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	68da      	ldr	r2, [r3, #12]
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	091b      	lsrs	r3, r3, #4
 8008fe2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008fe6:	441a      	add	r2, r3
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	699a      	ldr	r2, [r3, #24]
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	091b      	lsrs	r3, r3, #4
 8008ff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ff8:	441a      	add	r2, r3
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	619a      	str	r2, [r3, #24]
 8008ffe:	e016      	b.n	800902e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	0c5b      	lsrs	r3, r3, #17
 8009004:	f003 030f 	and.w	r3, r3, #15
 8009008:	2b06      	cmp	r3, #6
 800900a:	d110      	bne.n	800902e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009012:	2208      	movs	r2, #8
 8009014:	4619      	mov	r1, r3
 8009016:	6a38      	ldr	r0, [r7, #32]
 8009018:	f005 ff46 	bl	800eea8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	699a      	ldr	r2, [r3, #24]
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	091b      	lsrs	r3, r3, #4
 8009024:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009028:	441a      	add	r2, r3
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	699a      	ldr	r2, [r3, #24]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f042 0210 	orr.w	r2, r2, #16
 800903c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4618      	mov	r0, r3
 8009044:	f006 f895 	bl	800f172 <USB_ReadInterrupts>
 8009048:	4603      	mov	r3, r0
 800904a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800904e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009052:	d16e      	bne.n	8009132 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8009054:	2300      	movs	r3, #0
 8009056:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4618      	mov	r0, r3
 800905e:	f006 f89b 	bl	800f198 <USB_ReadDevAllOutEpInterrupt>
 8009062:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009064:	e062      	b.n	800912c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009068:	f003 0301 	and.w	r3, r3, #1
 800906c:	2b00      	cmp	r3, #0
 800906e:	d057      	beq.n	8009120 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009076:	b2d2      	uxtb	r2, r2
 8009078:	4611      	mov	r1, r2
 800907a:	4618      	mov	r0, r3
 800907c:	f006 f8c0 	bl	800f200 <USB_ReadDevOutEPInterrupt>
 8009080:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	f003 0301 	and.w	r3, r3, #1
 8009088:	2b00      	cmp	r3, #0
 800908a:	d00c      	beq.n	80090a6 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800908c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	69fb      	ldr	r3, [r7, #28]
 8009092:	4413      	add	r3, r2
 8009094:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009098:	461a      	mov	r2, r3
 800909a:	2301      	movs	r3, #1
 800909c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800909e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 fdb1 	bl	8009c08 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	f003 0308 	and.w	r3, r3, #8
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d00c      	beq.n	80090ca <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80090b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090bc:	461a      	mov	r2, r3
 80090be:	2308      	movs	r3, #8
 80090c0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80090c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 feab 	bl	8009e20 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	f003 0310 	and.w	r3, r3, #16
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d008      	beq.n	80090e6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80090d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090e0:	461a      	mov	r2, r3
 80090e2:	2310      	movs	r3, #16
 80090e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	f003 0320 	and.w	r3, r3, #32
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d008      	beq.n	8009102 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80090f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f2:	015a      	lsls	r2, r3, #5
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	4413      	add	r3, r2
 80090f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090fc:	461a      	mov	r2, r3
 80090fe:	2320      	movs	r3, #32
 8009100:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d009      	beq.n	8009120 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800910c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910e:	015a      	lsls	r2, r3, #5
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	4413      	add	r3, r2
 8009114:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009118:	461a      	mov	r2, r3
 800911a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800911e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009122:	3301      	adds	r3, #1
 8009124:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009128:	085b      	lsrs	r3, r3, #1
 800912a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800912c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912e:	2b00      	cmp	r3, #0
 8009130:	d199      	bne.n	8009066 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4618      	mov	r0, r3
 8009138:	f006 f81b 	bl	800f172 <USB_ReadInterrupts>
 800913c:	4603      	mov	r3, r0
 800913e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009142:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009146:	f040 80c0 	bne.w	80092ca <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4618      	mov	r0, r3
 8009150:	f006 f83c 	bl	800f1cc <USB_ReadDevAllInEpInterrupt>
 8009154:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009156:	2300      	movs	r3, #0
 8009158:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800915a:	e0b2      	b.n	80092c2 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800915c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800915e:	f003 0301 	and.w	r3, r3, #1
 8009162:	2b00      	cmp	r3, #0
 8009164:	f000 80a7 	beq.w	80092b6 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800916e:	b2d2      	uxtb	r2, r2
 8009170:	4611      	mov	r1, r2
 8009172:	4618      	mov	r0, r3
 8009174:	f006 f862 	bl	800f23c <USB_ReadDevInEPInterrupt>
 8009178:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	f003 0301 	and.w	r3, r3, #1
 8009180:	2b00      	cmp	r3, #0
 8009182:	d057      	beq.n	8009234 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009186:	f003 030f 	and.w	r3, r3, #15
 800918a:	2201      	movs	r2, #1
 800918c:	fa02 f303 	lsl.w	r3, r2, r3
 8009190:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	43db      	mvns	r3, r3
 800919e:	69f9      	ldr	r1, [r7, #28]
 80091a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091a4:	4013      	ands	r3, r2
 80091a6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80091a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091aa:	015a      	lsls	r2, r3, #5
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	4413      	add	r3, r2
 80091b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091b4:	461a      	mov	r2, r3
 80091b6:	2301      	movs	r3, #1
 80091b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d132      	bne.n	8009228 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80091c2:	6879      	ldr	r1, [r7, #4]
 80091c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091c6:	4613      	mov	r3, r2
 80091c8:	00db      	lsls	r3, r3, #3
 80091ca:	1a9b      	subs	r3, r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	440b      	add	r3, r1
 80091d0:	3348      	adds	r3, #72	; 0x48
 80091d2:	6819      	ldr	r1, [r3, #0]
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091d8:	4613      	mov	r3, r2
 80091da:	00db      	lsls	r3, r3, #3
 80091dc:	1a9b      	subs	r3, r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4403      	add	r3, r0
 80091e2:	3344      	adds	r3, #68	; 0x44
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4419      	add	r1, r3
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091ec:	4613      	mov	r3, r2
 80091ee:	00db      	lsls	r3, r3, #3
 80091f0:	1a9b      	subs	r3, r3, r2
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4403      	add	r3, r0
 80091f6:	3348      	adds	r3, #72	; 0x48
 80091f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80091fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d113      	bne.n	8009228 <HAL_PCD_IRQHandler+0x31c>
 8009200:	6879      	ldr	r1, [r7, #4]
 8009202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009204:	4613      	mov	r3, r2
 8009206:	00db      	lsls	r3, r3, #3
 8009208:	1a9b      	subs	r3, r3, r2
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	440b      	add	r3, r1
 800920e:	3350      	adds	r3, #80	; 0x50
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d108      	bne.n	8009228 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6818      	ldr	r0, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009220:	461a      	mov	r2, r3
 8009222:	2101      	movs	r1, #1
 8009224:	f006 f86a 	bl	800f2fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922a:	b2db      	uxtb	r3, r3
 800922c:	4619      	mov	r1, r3
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f008 f827 	bl	8011282 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	f003 0308 	and.w	r3, r3, #8
 800923a:	2b00      	cmp	r3, #0
 800923c:	d008      	beq.n	8009250 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800923e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009240:	015a      	lsls	r2, r3, #5
 8009242:	69fb      	ldr	r3, [r7, #28]
 8009244:	4413      	add	r3, r2
 8009246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800924a:	461a      	mov	r2, r3
 800924c:	2308      	movs	r3, #8
 800924e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	f003 0310 	and.w	r3, r3, #16
 8009256:	2b00      	cmp	r3, #0
 8009258:	d008      	beq.n	800926c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800925a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4413      	add	r3, r2
 8009262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009266:	461a      	mov	r2, r3
 8009268:	2310      	movs	r3, #16
 800926a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009272:	2b00      	cmp	r3, #0
 8009274:	d008      	beq.n	8009288 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009278:	015a      	lsls	r2, r3, #5
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	4413      	add	r3, r2
 800927e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009282:	461a      	mov	r2, r3
 8009284:	2340      	movs	r3, #64	; 0x40
 8009286:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	f003 0302 	and.w	r3, r3, #2
 800928e:	2b00      	cmp	r3, #0
 8009290:	d008      	beq.n	80092a4 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009294:	015a      	lsls	r2, r3, #5
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	4413      	add	r3, r2
 800929a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800929e:	461a      	mov	r2, r3
 80092a0:	2302      	movs	r3, #2
 80092a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d003      	beq.n	80092b6 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80092ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fc1b 	bl	8009aec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80092b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b8:	3301      	adds	r3, #1
 80092ba:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80092bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092be:	085b      	lsrs	r3, r3, #1
 80092c0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80092c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	f47f af49 	bne.w	800915c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4618      	mov	r0, r3
 80092d0:	f005 ff4f 	bl	800f172 <USB_ReadInterrupts>
 80092d4:	4603      	mov	r3, r0
 80092d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092de:	d122      	bne.n	8009326 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	69fa      	ldr	r2, [r7, #28]
 80092ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092ee:	f023 0301 	bic.w	r3, r3, #1
 80092f2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d108      	bne.n	8009310 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009306:	2100      	movs	r1, #0
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 fe27 	bl	8009f5c <HAL_PCDEx_LPM_Callback>
 800930e:	e002      	b.n	8009316 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f008 f82d 	bl	8011370 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	695a      	ldr	r2, [r3, #20]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009324:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4618      	mov	r0, r3
 800932c:	f005 ff21 	bl	800f172 <USB_ReadInterrupts>
 8009330:	4603      	mov	r3, r0
 8009332:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009336:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800933a:	d112      	bne.n	8009362 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	f003 0301 	and.w	r3, r3, #1
 8009348:	2b01      	cmp	r3, #1
 800934a:	d102      	bne.n	8009352 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f007 ffe9 	bl	8011324 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	695a      	ldr	r2, [r3, #20]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009360:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4618      	mov	r0, r3
 8009368:	f005 ff03 	bl	800f172 <USB_ReadInterrupts>
 800936c:	4603      	mov	r3, r0
 800936e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009376:	f040 80c7 	bne.w	8009508 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	69fa      	ldr	r2, [r7, #28]
 8009384:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009388:	f023 0301 	bic.w	r3, r3, #1
 800938c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2110      	movs	r1, #16
 8009394:	4618      	mov	r0, r3
 8009396:	f004 ffd1 	bl	800e33c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800939a:	2300      	movs	r3, #0
 800939c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800939e:	e056      	b.n	800944e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80093a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a2:	015a      	lsls	r2, r3, #5
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	4413      	add	r3, r2
 80093a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093ac:	461a      	mov	r2, r3
 80093ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80093b2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80093b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093b6:	015a      	lsls	r2, r3, #5
 80093b8:	69fb      	ldr	r3, [r7, #28]
 80093ba:	4413      	add	r3, r2
 80093bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093c4:	0151      	lsls	r1, r2, #5
 80093c6:	69fa      	ldr	r2, [r7, #28]
 80093c8:	440a      	add	r2, r1
 80093ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80093d2:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80093d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d6:	015a      	lsls	r2, r3, #5
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	4413      	add	r3, r2
 80093dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093e4:	0151      	lsls	r1, r2, #5
 80093e6:	69fa      	ldr	r2, [r7, #28]
 80093e8:	440a      	add	r2, r1
 80093ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80093f2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80093f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093f6:	015a      	lsls	r2, r3, #5
 80093f8:	69fb      	ldr	r3, [r7, #28]
 80093fa:	4413      	add	r3, r2
 80093fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009400:	461a      	mov	r2, r3
 8009402:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009406:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800940a:	015a      	lsls	r2, r3, #5
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	4413      	add	r3, r2
 8009410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009418:	0151      	lsls	r1, r2, #5
 800941a:	69fa      	ldr	r2, [r7, #28]
 800941c:	440a      	add	r2, r1
 800941e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009422:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009426:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942a:	015a      	lsls	r2, r3, #5
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	4413      	add	r3, r2
 8009430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009438:	0151      	lsls	r1, r2, #5
 800943a:	69fa      	ldr	r2, [r7, #28]
 800943c:	440a      	add	r2, r1
 800943e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009442:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009446:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800944a:	3301      	adds	r3, #1
 800944c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009454:	429a      	cmp	r2, r3
 8009456:	d3a3      	bcc.n	80093a0 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009458:	69fb      	ldr	r3, [r7, #28]
 800945a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800945e:	69db      	ldr	r3, [r3, #28]
 8009460:	69fa      	ldr	r2, [r7, #28]
 8009462:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009466:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800946a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009470:	2b00      	cmp	r3, #0
 8009472:	d016      	beq.n	80094a2 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009474:	69fb      	ldr	r3, [r7, #28]
 8009476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800947a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009484:	f043 030b 	orr.w	r3, r3, #11
 8009488:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009494:	69fa      	ldr	r2, [r7, #28]
 8009496:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800949a:	f043 030b 	orr.w	r3, r3, #11
 800949e:	6453      	str	r3, [r2, #68]	; 0x44
 80094a0:	e015      	b.n	80094ce <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	69fa      	ldr	r2, [r7, #28]
 80094ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80094b4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80094b8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	69fa      	ldr	r2, [r7, #28]
 80094c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094c8:	f043 030b 	orr.w	r3, r3, #11
 80094cc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	69fa      	ldr	r2, [r7, #28]
 80094d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094dc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80094e0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6818      	ldr	r0, [r3, #0]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	691b      	ldr	r3, [r3, #16]
 80094ea:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80094f2:	461a      	mov	r2, r3
 80094f4:	f005 ff02 	bl	800f2fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	695a      	ldr	r2, [r3, #20]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009506:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4618      	mov	r0, r3
 800950e:	f005 fe30 	bl	800f172 <USB_ReadInterrupts>
 8009512:	4603      	mov	r3, r0
 8009514:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009518:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800951c:	d124      	bne.n	8009568 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4618      	mov	r0, r3
 8009524:	f005 fec6 	bl	800f2b4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4618      	mov	r0, r3
 800952e:	f004 ff66 	bl	800e3fe <USB_GetDevSpeed>
 8009532:	4603      	mov	r3, r0
 8009534:	461a      	mov	r2, r3
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681c      	ldr	r4, [r3, #0]
 800953e:	f001 f96b 	bl	800a818 <HAL_RCC_GetHCLKFreq>
 8009542:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009548:	b2db      	uxtb	r3, r3
 800954a:	461a      	mov	r2, r3
 800954c:	4620      	mov	r0, r4
 800954e:	f004 fca3 	bl	800de98 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f007 febd 	bl	80112d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	695a      	ldr	r2, [r3, #20]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009566:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4618      	mov	r0, r3
 800956e:	f005 fe00 	bl	800f172 <USB_ReadInterrupts>
 8009572:	4603      	mov	r3, r0
 8009574:	f003 0308 	and.w	r3, r3, #8
 8009578:	2b08      	cmp	r3, #8
 800957a:	d10a      	bne.n	8009592 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f007 fe9a 	bl	80112b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	695a      	ldr	r2, [r3, #20]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f002 0208 	and.w	r2, r2, #8
 8009590:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4618      	mov	r0, r3
 8009598:	f005 fdeb 	bl	800f172 <USB_ReadInterrupts>
 800959c:	4603      	mov	r3, r0
 800959e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80095a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095a6:	d10f      	bne.n	80095c8 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80095a8:	2300      	movs	r3, #0
 80095aa:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80095ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ae:	b2db      	uxtb	r3, r3
 80095b0:	4619      	mov	r1, r3
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f007 fefc 	bl	80113b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	695a      	ldr	r2, [r3, #20]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80095c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4618      	mov	r0, r3
 80095ce:	f005 fdd0 	bl	800f172 <USB_ReadInterrupts>
 80095d2:	4603      	mov	r3, r0
 80095d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80095d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095dc:	d10f      	bne.n	80095fe <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80095de:	2300      	movs	r3, #0
 80095e0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80095e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	4619      	mov	r1, r3
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f007 fecf 	bl	801138c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	695a      	ldr	r2, [r3, #20]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80095fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4618      	mov	r0, r3
 8009604:	f005 fdb5 	bl	800f172 <USB_ReadInterrupts>
 8009608:	4603      	mov	r3, r0
 800960a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800960e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009612:	d10a      	bne.n	800962a <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f007 fedd 	bl	80113d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	695a      	ldr	r2, [r3, #20]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009628:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f005 fd9f 	bl	800f172 <USB_ReadInterrupts>
 8009634:	4603      	mov	r3, r0
 8009636:	f003 0304 	and.w	r3, r3, #4
 800963a:	2b04      	cmp	r3, #4
 800963c:	d115      	bne.n	800966a <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	f003 0304 	and.w	r3, r3, #4
 800964c:	2b00      	cmp	r3, #0
 800964e:	d002      	beq.n	8009656 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f007 fecd 	bl	80113f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	6859      	ldr	r1, [r3, #4]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	69ba      	ldr	r2, [r7, #24]
 8009662:	430a      	orrs	r2, r1
 8009664:	605a      	str	r2, [r3, #4]
 8009666:	e000      	b.n	800966a <HAL_PCD_IRQHandler+0x75e>
      return;
 8009668:	bf00      	nop
    }
  }
}
 800966a:	3734      	adds	r7, #52	; 0x34
 800966c:	46bd      	mov	sp, r7
 800966e:	bd90      	pop	{r4, r7, pc}

08009670 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	460b      	mov	r3, r1
 800967a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009682:	2b01      	cmp	r3, #1
 8009684:	d101      	bne.n	800968a <HAL_PCD_SetAddress+0x1a>
 8009686:	2302      	movs	r3, #2
 8009688:	e013      	b.n	80096b2 <HAL_PCD_SetAddress+0x42>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	78fa      	ldrb	r2, [r7, #3]
 8009696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	78fa      	ldrb	r2, [r7, #3]
 80096a0:	4611      	mov	r1, r2
 80096a2:	4618      	mov	r0, r3
 80096a4:	f005 fcfd 	bl	800f0a2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3708      	adds	r7, #8
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}

080096ba <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b084      	sub	sp, #16
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
 80096c2:	4608      	mov	r0, r1
 80096c4:	4611      	mov	r1, r2
 80096c6:	461a      	mov	r2, r3
 80096c8:	4603      	mov	r3, r0
 80096ca:	70fb      	strb	r3, [r7, #3]
 80096cc:	460b      	mov	r3, r1
 80096ce:	803b      	strh	r3, [r7, #0]
 80096d0:	4613      	mov	r3, r2
 80096d2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80096d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	da0f      	bge.n	8009700 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096e0:	78fb      	ldrb	r3, [r7, #3]
 80096e2:	f003 020f 	and.w	r2, r3, #15
 80096e6:	4613      	mov	r3, r2
 80096e8:	00db      	lsls	r3, r3, #3
 80096ea:	1a9b      	subs	r3, r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	3338      	adds	r3, #56	; 0x38
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	4413      	add	r3, r2
 80096f4:	3304      	adds	r3, #4
 80096f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2201      	movs	r2, #1
 80096fc:	705a      	strb	r2, [r3, #1]
 80096fe:	e00f      	b.n	8009720 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009700:	78fb      	ldrb	r3, [r7, #3]
 8009702:	f003 020f 	and.w	r2, r3, #15
 8009706:	4613      	mov	r3, r2
 8009708:	00db      	lsls	r3, r3, #3
 800970a:	1a9b      	subs	r3, r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	4413      	add	r3, r2
 8009716:	3304      	adds	r3, #4
 8009718:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2200      	movs	r2, #0
 800971e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009720:	78fb      	ldrb	r3, [r7, #3]
 8009722:	f003 030f 	and.w	r3, r3, #15
 8009726:	b2da      	uxtb	r2, r3
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800972c:	883a      	ldrh	r2, [r7, #0]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	78ba      	ldrb	r2, [r7, #2]
 8009736:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	785b      	ldrb	r3, [r3, #1]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d004      	beq.n	800974a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	b29a      	uxth	r2, r3
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800974a:	78bb      	ldrb	r3, [r7, #2]
 800974c:	2b02      	cmp	r3, #2
 800974e:	d102      	bne.n	8009756 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800975c:	2b01      	cmp	r3, #1
 800975e:	d101      	bne.n	8009764 <HAL_PCD_EP_Open+0xaa>
 8009760:	2302      	movs	r3, #2
 8009762:	e00e      	b.n	8009782 <HAL_PCD_EP_Open+0xc8>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68f9      	ldr	r1, [r7, #12]
 8009772:	4618      	mov	r0, r3
 8009774:	f004 fe68 	bl	800e448 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009780:	7afb      	ldrb	r3, [r7, #11]
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	460b      	mov	r3, r1
 8009794:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009796:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800979a:	2b00      	cmp	r3, #0
 800979c:	da0f      	bge.n	80097be <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800979e:	78fb      	ldrb	r3, [r7, #3]
 80097a0:	f003 020f 	and.w	r2, r3, #15
 80097a4:	4613      	mov	r3, r2
 80097a6:	00db      	lsls	r3, r3, #3
 80097a8:	1a9b      	subs	r3, r3, r2
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	3338      	adds	r3, #56	; 0x38
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	4413      	add	r3, r2
 80097b2:	3304      	adds	r3, #4
 80097b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2201      	movs	r2, #1
 80097ba:	705a      	strb	r2, [r3, #1]
 80097bc:	e00f      	b.n	80097de <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80097be:	78fb      	ldrb	r3, [r7, #3]
 80097c0:	f003 020f 	and.w	r2, r3, #15
 80097c4:	4613      	mov	r3, r2
 80097c6:	00db      	lsls	r3, r3, #3
 80097c8:	1a9b      	subs	r3, r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	4413      	add	r3, r2
 80097d4:	3304      	adds	r3, #4
 80097d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2200      	movs	r2, #0
 80097dc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80097de:	78fb      	ldrb	r3, [r7, #3]
 80097e0:	f003 030f 	and.w	r3, r3, #15
 80097e4:	b2da      	uxtb	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d101      	bne.n	80097f8 <HAL_PCD_EP_Close+0x6e>
 80097f4:	2302      	movs	r3, #2
 80097f6:	e00e      	b.n	8009816 <HAL_PCD_EP_Close+0x8c>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68f9      	ldr	r1, [r7, #12]
 8009806:	4618      	mov	r0, r3
 8009808:	f004 fea6 	bl	800e558 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2200      	movs	r2, #0
 8009810:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009814:	2300      	movs	r3, #0
}
 8009816:	4618      	mov	r0, r3
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}

0800981e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b086      	sub	sp, #24
 8009822:	af00      	add	r7, sp, #0
 8009824:	60f8      	str	r0, [r7, #12]
 8009826:	607a      	str	r2, [r7, #4]
 8009828:	603b      	str	r3, [r7, #0]
 800982a:	460b      	mov	r3, r1
 800982c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800982e:	7afb      	ldrb	r3, [r7, #11]
 8009830:	f003 020f 	and.w	r2, r3, #15
 8009834:	4613      	mov	r3, r2
 8009836:	00db      	lsls	r3, r3, #3
 8009838:	1a9b      	subs	r3, r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009840:	68fa      	ldr	r2, [r7, #12]
 8009842:	4413      	add	r3, r2
 8009844:	3304      	adds	r3, #4
 8009846:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	683a      	ldr	r2, [r7, #0]
 8009852:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	2200      	movs	r2, #0
 8009858:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	2200      	movs	r2, #0
 800985e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009860:	7afb      	ldrb	r3, [r7, #11]
 8009862:	f003 030f 	and.w	r3, r3, #15
 8009866:	b2da      	uxtb	r2, r3
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d102      	bne.n	800987a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800987a:	7afb      	ldrb	r3, [r7, #11]
 800987c:	f003 030f 	and.w	r3, r3, #15
 8009880:	2b00      	cmp	r3, #0
 8009882:	d109      	bne.n	8009898 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6818      	ldr	r0, [r3, #0]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	b2db      	uxtb	r3, r3
 800988e:	461a      	mov	r2, r3
 8009890:	6979      	ldr	r1, [r7, #20]
 8009892:	f005 f981 	bl	800eb98 <USB_EP0StartXfer>
 8009896:	e008      	b.n	80098aa <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6818      	ldr	r0, [r3, #0]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	691b      	ldr	r3, [r3, #16]
 80098a0:	b2db      	uxtb	r3, r3
 80098a2:	461a      	mov	r2, r3
 80098a4:	6979      	ldr	r1, [r7, #20]
 80098a6:	f004 ff33 	bl	800e710 <USB_EPStartXfer>
  }

  return HAL_OK;
 80098aa:	2300      	movs	r3, #0
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3718      	adds	r7, #24
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	460b      	mov	r3, r1
 80098be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80098c0:	78fb      	ldrb	r3, [r7, #3]
 80098c2:	f003 020f 	and.w	r2, r3, #15
 80098c6:	6879      	ldr	r1, [r7, #4]
 80098c8:	4613      	mov	r3, r2
 80098ca:	00db      	lsls	r3, r3, #3
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	440b      	add	r3, r1
 80098d2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80098d6:	681b      	ldr	r3, [r3, #0]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	370c      	adds	r7, #12
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	607a      	str	r2, [r7, #4]
 80098ee:	603b      	str	r3, [r7, #0]
 80098f0:	460b      	mov	r3, r1
 80098f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80098f4:	7afb      	ldrb	r3, [r7, #11]
 80098f6:	f003 020f 	and.w	r2, r3, #15
 80098fa:	4613      	mov	r3, r2
 80098fc:	00db      	lsls	r3, r3, #3
 80098fe:	1a9b      	subs	r3, r3, r2
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	3338      	adds	r3, #56	; 0x38
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	4413      	add	r3, r2
 8009908:	3304      	adds	r3, #4
 800990a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	683a      	ldr	r2, [r7, #0]
 8009916:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	2200      	movs	r2, #0
 800991c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	2201      	movs	r2, #1
 8009922:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009924:	7afb      	ldrb	r3, [r7, #11]
 8009926:	f003 030f 	and.w	r3, r3, #15
 800992a:	b2da      	uxtb	r2, r3
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d102      	bne.n	800993e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800993e:	7afb      	ldrb	r3, [r7, #11]
 8009940:	f003 030f 	and.w	r3, r3, #15
 8009944:	2b00      	cmp	r3, #0
 8009946:	d109      	bne.n	800995c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6818      	ldr	r0, [r3, #0]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	b2db      	uxtb	r3, r3
 8009952:	461a      	mov	r2, r3
 8009954:	6979      	ldr	r1, [r7, #20]
 8009956:	f005 f91f 	bl	800eb98 <USB_EP0StartXfer>
 800995a:	e008      	b.n	800996e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6818      	ldr	r0, [r3, #0]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	691b      	ldr	r3, [r3, #16]
 8009964:	b2db      	uxtb	r3, r3
 8009966:	461a      	mov	r2, r3
 8009968:	6979      	ldr	r1, [r7, #20]
 800996a:	f004 fed1 	bl	800e710 <USB_EPStartXfer>
  }

  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3718      	adds	r7, #24
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	460b      	mov	r3, r1
 8009982:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009984:	78fb      	ldrb	r3, [r7, #3]
 8009986:	f003 020f 	and.w	r2, r3, #15
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	429a      	cmp	r2, r3
 8009990:	d901      	bls.n	8009996 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	e050      	b.n	8009a38 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009996:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800999a:	2b00      	cmp	r3, #0
 800999c:	da0f      	bge.n	80099be <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800999e:	78fb      	ldrb	r3, [r7, #3]
 80099a0:	f003 020f 	and.w	r2, r3, #15
 80099a4:	4613      	mov	r3, r2
 80099a6:	00db      	lsls	r3, r3, #3
 80099a8:	1a9b      	subs	r3, r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	3338      	adds	r3, #56	; 0x38
 80099ae:	687a      	ldr	r2, [r7, #4]
 80099b0:	4413      	add	r3, r2
 80099b2:	3304      	adds	r3, #4
 80099b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2201      	movs	r2, #1
 80099ba:	705a      	strb	r2, [r3, #1]
 80099bc:	e00d      	b.n	80099da <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80099be:	78fa      	ldrb	r2, [r7, #3]
 80099c0:	4613      	mov	r3, r2
 80099c2:	00db      	lsls	r3, r3, #3
 80099c4:	1a9b      	subs	r3, r3, r2
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	4413      	add	r3, r2
 80099d0:	3304      	adds	r3, #4
 80099d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2200      	movs	r2, #0
 80099d8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2201      	movs	r2, #1
 80099de:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80099e0:	78fb      	ldrb	r3, [r7, #3]
 80099e2:	f003 030f 	and.w	r3, r3, #15
 80099e6:	b2da      	uxtb	r2, r3
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d101      	bne.n	80099fa <HAL_PCD_EP_SetStall+0x82>
 80099f6:	2302      	movs	r3, #2
 80099f8:	e01e      	b.n	8009a38 <HAL_PCD_EP_SetStall+0xc0>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2201      	movs	r2, #1
 80099fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68f9      	ldr	r1, [r7, #12]
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f005 fa76 	bl	800eefa <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009a0e:	78fb      	ldrb	r3, [r7, #3]
 8009a10:	f003 030f 	and.w	r3, r3, #15
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10a      	bne.n	8009a2e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6818      	ldr	r0, [r3, #0]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	b2d9      	uxtb	r1, r3
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009a28:	461a      	mov	r2, r3
 8009a2a:	f005 fc67 	bl	800f2fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b084      	sub	sp, #16
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	460b      	mov	r3, r1
 8009a4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009a4c:	78fb      	ldrb	r3, [r7, #3]
 8009a4e:	f003 020f 	and.w	r2, r3, #15
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d901      	bls.n	8009a5e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e042      	b.n	8009ae4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009a5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	da0f      	bge.n	8009a86 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a66:	78fb      	ldrb	r3, [r7, #3]
 8009a68:	f003 020f 	and.w	r2, r3, #15
 8009a6c:	4613      	mov	r3, r2
 8009a6e:	00db      	lsls	r3, r3, #3
 8009a70:	1a9b      	subs	r3, r3, r2
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	3338      	adds	r3, #56	; 0x38
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	4413      	add	r3, r2
 8009a7a:	3304      	adds	r3, #4
 8009a7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2201      	movs	r2, #1
 8009a82:	705a      	strb	r2, [r3, #1]
 8009a84:	e00f      	b.n	8009aa6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a86:	78fb      	ldrb	r3, [r7, #3]
 8009a88:	f003 020f 	and.w	r2, r3, #15
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	00db      	lsls	r3, r3, #3
 8009a90:	1a9b      	subs	r3, r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	3304      	adds	r3, #4
 8009a9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009aac:	78fb      	ldrb	r3, [r7, #3]
 8009aae:	f003 030f 	and.w	r3, r3, #15
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d101      	bne.n	8009ac6 <HAL_PCD_EP_ClrStall+0x86>
 8009ac2:	2302      	movs	r3, #2
 8009ac4:	e00e      	b.n	8009ae4 <HAL_PCD_EP_ClrStall+0xa4>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2201      	movs	r2, #1
 8009aca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68f9      	ldr	r1, [r7, #12]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f005 fa7e 	bl	800efd6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009ae2:	2300      	movs	r3, #0
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3710      	adds	r7, #16
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b08a      	sub	sp, #40	; 0x28
 8009af0:	af02      	add	r7, sp, #8
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009b00:	683a      	ldr	r2, [r7, #0]
 8009b02:	4613      	mov	r3, r2
 8009b04:	00db      	lsls	r3, r3, #3
 8009b06:	1a9b      	subs	r3, r3, r2
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	3338      	adds	r3, #56	; 0x38
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	4413      	add	r3, r2
 8009b10:	3304      	adds	r3, #4
 8009b12:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	699a      	ldr	r2, [r3, #24]
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	695b      	ldr	r3, [r3, #20]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d901      	bls.n	8009b24 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e06c      	b.n	8009bfe <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	695a      	ldr	r2, [r3, #20]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	699b      	ldr	r3, [r3, #24]
 8009b2c:	1ad3      	subs	r3, r2, r3
 8009b2e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	69fa      	ldr	r2, [r7, #28]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d902      	bls.n	8009b40 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	3303      	adds	r3, #3
 8009b44:	089b      	lsrs	r3, r3, #2
 8009b46:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b48:	e02b      	b.n	8009ba2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	695a      	ldr	r2, [r3, #20]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	699b      	ldr	r3, [r3, #24]
 8009b52:	1ad3      	subs	r3, r2, r3
 8009b54:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	69fa      	ldr	r2, [r7, #28]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d902      	bls.n	8009b66 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	3303      	adds	r3, #3
 8009b6a:	089b      	lsrs	r3, r3, #2
 8009b6c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	68d9      	ldr	r1, [r3, #12]
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	b2da      	uxtb	r2, r3
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	9300      	str	r3, [sp, #0]
 8009b82:	4603      	mov	r3, r0
 8009b84:	6978      	ldr	r0, [r7, #20]
 8009b86:	f005 f95a 	bl	800ee3e <USB_WritePacket>

    ep->xfer_buff  += len;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	68da      	ldr	r2, [r3, #12]
 8009b8e:	69fb      	ldr	r3, [r7, #28]
 8009b90:	441a      	add	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	699a      	ldr	r2, [r3, #24]
 8009b9a:	69fb      	ldr	r3, [r7, #28]
 8009b9c:	441a      	add	r2, r3
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	015a      	lsls	r2, r3, #5
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	4413      	add	r3, r2
 8009baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bae:	699b      	ldr	r3, [r3, #24]
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	69ba      	ldr	r2, [r7, #24]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d809      	bhi.n	8009bcc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	699a      	ldr	r2, [r3, #24]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d203      	bcs.n	8009bcc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	695b      	ldr	r3, [r3, #20]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1be      	bne.n	8009b4a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	695a      	ldr	r2, [r3, #20]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	699b      	ldr	r3, [r3, #24]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d811      	bhi.n	8009bfc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	f003 030f 	and.w	r3, r3, #15
 8009bde:	2201      	movs	r2, #1
 8009be0:	fa02 f303 	lsl.w	r3, r2, r3
 8009be4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009be6:	693b      	ldr	r3, [r7, #16]
 8009be8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	43db      	mvns	r3, r3
 8009bf2:	6939      	ldr	r1, [r7, #16]
 8009bf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009bfc:	2300      	movs	r3, #0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3720      	adds	r7, #32
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
	...

08009c08 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b086      	sub	sp, #24
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	333c      	adds	r3, #60	; 0x3c
 8009c20:	3304      	adds	r3, #4
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	015a      	lsls	r2, r3, #5
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	691b      	ldr	r3, [r3, #16]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	f040 80a0 	bne.w	8009d80 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	f003 0308 	and.w	r3, r3, #8
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d015      	beq.n	8009c76 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	4a72      	ldr	r2, [pc, #456]	; (8009e18 <PCD_EP_OutXfrComplete_int+0x210>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	f240 80dd 	bls.w	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	f000 80d7 	beq.w	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	015a      	lsls	r2, r3, #5
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	4413      	add	r3, r2
 8009c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c72:	6093      	str	r3, [r2, #8]
 8009c74:	e0cb      	b.n	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	f003 0320 	and.w	r3, r3, #32
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d009      	beq.n	8009c94 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	015a      	lsls	r2, r3, #5
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	4413      	add	r3, r2
 8009c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	2320      	movs	r3, #32
 8009c90:	6093      	str	r3, [r2, #8]
 8009c92:	e0bc      	b.n	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f040 80b7 	bne.w	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	4a5d      	ldr	r2, [pc, #372]	; (8009e18 <PCD_EP_OutXfrComplete_int+0x210>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d90f      	bls.n	8009cc8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d00a      	beq.n	8009cc8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	015a      	lsls	r2, r3, #5
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	4413      	add	r3, r2
 8009cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cc4:	6093      	str	r3, [r2, #8]
 8009cc6:	e0a2      	b.n	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009cc8:	6879      	ldr	r1, [r7, #4]
 8009cca:	683a      	ldr	r2, [r7, #0]
 8009ccc:	4613      	mov	r3, r2
 8009cce:	00db      	lsls	r3, r3, #3
 8009cd0:	1a9b      	subs	r3, r3, r2
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	440b      	add	r3, r1
 8009cd6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009cda:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	0159      	lsls	r1, r3, #5
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	440b      	add	r3, r1
 8009ce4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ce8:	691b      	ldr	r3, [r3, #16]
 8009cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009cee:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	683a      	ldr	r2, [r7, #0]
 8009cf4:	4613      	mov	r3, r2
 8009cf6:	00db      	lsls	r3, r3, #3
 8009cf8:	1a9b      	subs	r3, r3, r2
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	4403      	add	r3, r0
 8009cfe:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009d02:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009d04:	6879      	ldr	r1, [r7, #4]
 8009d06:	683a      	ldr	r2, [r7, #0]
 8009d08:	4613      	mov	r3, r2
 8009d0a:	00db      	lsls	r3, r3, #3
 8009d0c:	1a9b      	subs	r3, r3, r2
 8009d0e:	009b      	lsls	r3, r3, #2
 8009d10:	440b      	add	r3, r1
 8009d12:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d16:	6819      	ldr	r1, [r3, #0]
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	1a9b      	subs	r3, r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	4403      	add	r3, r0
 8009d26:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4419      	add	r1, r3
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	683a      	ldr	r2, [r7, #0]
 8009d32:	4613      	mov	r3, r2
 8009d34:	00db      	lsls	r3, r3, #3
 8009d36:	1a9b      	subs	r3, r3, r2
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	4403      	add	r3, r0
 8009d3c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d40:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d114      	bne.n	8009d72 <PCD_EP_OutXfrComplete_int+0x16a>
 8009d48:	6879      	ldr	r1, [r7, #4]
 8009d4a:	683a      	ldr	r2, [r7, #0]
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	00db      	lsls	r3, r3, #3
 8009d50:	1a9b      	subs	r3, r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	440b      	add	r3, r1
 8009d56:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d108      	bne.n	8009d72 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6818      	ldr	r0, [r3, #0]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	f005 fac5 	bl	800f2fc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	4619      	mov	r1, r3
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f007 fa67 	bl	801124c <HAL_PCD_DataOutStageCallback>
 8009d7e:	e046      	b.n	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	4a26      	ldr	r2, [pc, #152]	; (8009e1c <PCD_EP_OutXfrComplete_int+0x214>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d124      	bne.n	8009dd2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00a      	beq.n	8009da8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	015a      	lsls	r2, r3, #5
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	4413      	add	r3, r2
 8009d9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d9e:	461a      	mov	r2, r3
 8009da0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009da4:	6093      	str	r3, [r2, #8]
 8009da6:	e032      	b.n	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	f003 0320 	and.w	r3, r3, #32
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d008      	beq.n	8009dc4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	015a      	lsls	r2, r3, #5
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	4413      	add	r3, r2
 8009dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	2320      	movs	r3, #32
 8009dc2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	4619      	mov	r1, r3
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f007 fa3e 	bl	801124c <HAL_PCD_DataOutStageCallback>
 8009dd0:	e01d      	b.n	8009e0e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d114      	bne.n	8009e02 <PCD_EP_OutXfrComplete_int+0x1fa>
 8009dd8:	6879      	ldr	r1, [r7, #4]
 8009dda:	683a      	ldr	r2, [r7, #0]
 8009ddc:	4613      	mov	r3, r2
 8009dde:	00db      	lsls	r3, r3, #3
 8009de0:	1a9b      	subs	r3, r3, r2
 8009de2:	009b      	lsls	r3, r3, #2
 8009de4:	440b      	add	r3, r1
 8009de6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d108      	bne.n	8009e02 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6818      	ldr	r0, [r3, #0]
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	f005 fa7d 	bl	800f2fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	4619      	mov	r1, r3
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f007 fa1f 	bl	801124c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3718      	adds	r7, #24
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}
 8009e18:	4f54300a 	.word	0x4f54300a
 8009e1c:	4f54310a 	.word	0x4f54310a

08009e20 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	333c      	adds	r3, #60	; 0x3c
 8009e38:	3304      	adds	r3, #4
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	015a      	lsls	r2, r3, #5
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	4413      	add	r3, r2
 8009e46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e4a:	689b      	ldr	r3, [r3, #8]
 8009e4c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	4a15      	ldr	r2, [pc, #84]	; (8009ea8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d90e      	bls.n	8009e74 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d009      	beq.n	8009e74 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	015a      	lsls	r2, r3, #5
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	4413      	add	r3, r2
 8009e68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e72:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f007 f9d7 	bl	8011228 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	4a0a      	ldr	r2, [pc, #40]	; (8009ea8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d90c      	bls.n	8009e9c <PCD_EP_OutSetupPacket_int+0x7c>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	691b      	ldr	r3, [r3, #16]
 8009e86:	2b01      	cmp	r3, #1
 8009e88:	d108      	bne.n	8009e9c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6818      	ldr	r0, [r3, #0]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009e94:	461a      	mov	r2, r3
 8009e96:	2101      	movs	r1, #1
 8009e98:	f005 fa30 	bl	800f2fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}
 8009ea6:	bf00      	nop
 8009ea8:	4f54300a 	.word	0x4f54300a

08009eac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b085      	sub	sp, #20
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	70fb      	strb	r3, [r7, #3]
 8009eb8:	4613      	mov	r3, r2
 8009eba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009ec4:	78fb      	ldrb	r3, [r7, #3]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d107      	bne.n	8009eda <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009eca:	883b      	ldrh	r3, [r7, #0]
 8009ecc:	0419      	lsls	r1, r3, #16
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	68ba      	ldr	r2, [r7, #8]
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	629a      	str	r2, [r3, #40]	; 0x28
 8009ed8:	e028      	b.n	8009f2c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee0:	0c1b      	lsrs	r3, r3, #16
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	73fb      	strb	r3, [r7, #15]
 8009eec:	e00d      	b.n	8009f0a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	7bfb      	ldrb	r3, [r7, #15]
 8009ef4:	3340      	adds	r3, #64	; 0x40
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	4413      	add	r3, r2
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	0c1b      	lsrs	r3, r3, #16
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	4413      	add	r3, r2
 8009f02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	3301      	adds	r3, #1
 8009f08:	73fb      	strb	r3, [r7, #15]
 8009f0a:	7bfa      	ldrb	r2, [r7, #15]
 8009f0c:	78fb      	ldrb	r3, [r7, #3]
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d3ec      	bcc.n	8009eee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009f14:	883b      	ldrh	r3, [r7, #0]
 8009f16:	0418      	lsls	r0, r3, #16
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6819      	ldr	r1, [r3, #0]
 8009f1c:	78fb      	ldrb	r3, [r7, #3]
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	68ba      	ldr	r2, [r7, #8]
 8009f22:	4302      	orrs	r2, r0
 8009f24:	3340      	adds	r3, #64	; 0x40
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	440b      	add	r3, r1
 8009f2a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3714      	adds	r7, #20
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr

08009f3a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b083      	sub	sp, #12
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	460b      	mov	r3, r1
 8009f44:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	887a      	ldrh	r2, [r7, #2]
 8009f4c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	460b      	mov	r3, r1
 8009f66:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009f68:	bf00      	nop
 8009f6a:	370c      	adds	r7, #12
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b083      	sub	sp, #12
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8009f7c:	4b05      	ldr	r3, [pc, #20]	; (8009f94 <HAL_PWR_EnableWakeUpPin+0x20>)
 8009f7e:	685a      	ldr	r2, [r3, #4]
 8009f80:	4904      	ldr	r1, [pc, #16]	; (8009f94 <HAL_PWR_EnableWakeUpPin+0x20>)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	604b      	str	r3, [r1, #4]
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr
 8009f94:	40007000 	.word	0x40007000

08009f98 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009fa0:	4b06      	ldr	r3, [pc, #24]	; (8009fbc <HAL_PWR_DisableWakeUpPin+0x24>)
 8009fa2:	685a      	ldr	r2, [r3, #4]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	43db      	mvns	r3, r3
 8009fa8:	4904      	ldr	r1, [pc, #16]	; (8009fbc <HAL_PWR_DisableWakeUpPin+0x24>)
 8009faa:	4013      	ands	r3, r2
 8009fac:	604b      	str	r3, [r1, #4]
}
 8009fae:	bf00      	nop
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop
 8009fbc:	40007000 	.word	0x40007000

08009fc0 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8009fc4:	4b08      	ldr	r3, [pc, #32]	; (8009fe8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a07      	ldr	r2, [pc, #28]	; (8009fe8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009fca:	f043 0302 	orr.w	r3, r3, #2
 8009fce:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009fd0:	4b06      	ldr	r3, [pc, #24]	; (8009fec <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009fd2:	691b      	ldr	r3, [r3, #16]
 8009fd4:	4a05      	ldr	r2, [pc, #20]	; (8009fec <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009fd6:	f043 0304 	orr.w	r3, r3, #4
 8009fda:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8009fdc:	bf30      	wfi
}
 8009fde:	bf00      	nop
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr
 8009fe8:	40007000 	.word	0x40007000
 8009fec:	e000ed00 	.word	0xe000ed00

08009ff0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b086      	sub	sp, #24
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009ffe:	2301      	movs	r3, #1
 800a000:	e25b      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f003 0301 	and.w	r3, r3, #1
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d075      	beq.n	800a0fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a00e:	4ba3      	ldr	r3, [pc, #652]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	f003 030c 	and.w	r3, r3, #12
 800a016:	2b04      	cmp	r3, #4
 800a018:	d00c      	beq.n	800a034 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a01a:	4ba0      	ldr	r3, [pc, #640]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a022:	2b08      	cmp	r3, #8
 800a024:	d112      	bne.n	800a04c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a026:	4b9d      	ldr	r3, [pc, #628]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a02e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a032:	d10b      	bne.n	800a04c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a034:	4b99      	ldr	r3, [pc, #612]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d05b      	beq.n	800a0f8 <HAL_RCC_OscConfig+0x108>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d157      	bne.n	800a0f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	e236      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a054:	d106      	bne.n	800a064 <HAL_RCC_OscConfig+0x74>
 800a056:	4b91      	ldr	r3, [pc, #580]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	4a90      	ldr	r2, [pc, #576]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a05c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a060:	6013      	str	r3, [r2, #0]
 800a062:	e01d      	b.n	800a0a0 <HAL_RCC_OscConfig+0xb0>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a06c:	d10c      	bne.n	800a088 <HAL_RCC_OscConfig+0x98>
 800a06e:	4b8b      	ldr	r3, [pc, #556]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a8a      	ldr	r2, [pc, #552]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a074:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a078:	6013      	str	r3, [r2, #0]
 800a07a:	4b88      	ldr	r3, [pc, #544]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a87      	ldr	r2, [pc, #540]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a080:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a084:	6013      	str	r3, [r2, #0]
 800a086:	e00b      	b.n	800a0a0 <HAL_RCC_OscConfig+0xb0>
 800a088:	4b84      	ldr	r3, [pc, #528]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a83      	ldr	r2, [pc, #524]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a08e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a092:	6013      	str	r3, [r2, #0]
 800a094:	4b81      	ldr	r3, [pc, #516]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a80      	ldr	r2, [pc, #512]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a09a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a09e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	685b      	ldr	r3, [r3, #4]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d013      	beq.n	800a0d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0a8:	f7fa fcf0 	bl	8004a8c <HAL_GetTick>
 800a0ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0ae:	e008      	b.n	800a0c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a0b0:	f7fa fcec 	bl	8004a8c <HAL_GetTick>
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	1ad3      	subs	r3, r2, r3
 800a0ba:	2b64      	cmp	r3, #100	; 0x64
 800a0bc:	d901      	bls.n	800a0c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a0be:	2303      	movs	r3, #3
 800a0c0:	e1fb      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0c2:	4b76      	ldr	r3, [pc, #472]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d0f0      	beq.n	800a0b0 <HAL_RCC_OscConfig+0xc0>
 800a0ce:	e014      	b.n	800a0fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0d0:	f7fa fcdc 	bl	8004a8c <HAL_GetTick>
 800a0d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a0d6:	e008      	b.n	800a0ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a0d8:	f7fa fcd8 	bl	8004a8c <HAL_GetTick>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	2b64      	cmp	r3, #100	; 0x64
 800a0e4:	d901      	bls.n	800a0ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a0e6:	2303      	movs	r3, #3
 800a0e8:	e1e7      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a0ea:	4b6c      	ldr	r3, [pc, #432]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1f0      	bne.n	800a0d8 <HAL_RCC_OscConfig+0xe8>
 800a0f6:	e000      	b.n	800a0fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0302 	and.w	r3, r3, #2
 800a102:	2b00      	cmp	r3, #0
 800a104:	d063      	beq.n	800a1ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a106:	4b65      	ldr	r3, [pc, #404]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	f003 030c 	and.w	r3, r3, #12
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00b      	beq.n	800a12a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a112:	4b62      	ldr	r3, [pc, #392]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a11a:	2b08      	cmp	r3, #8
 800a11c:	d11c      	bne.n	800a158 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a11e:	4b5f      	ldr	r3, [pc, #380]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a126:	2b00      	cmp	r3, #0
 800a128:	d116      	bne.n	800a158 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a12a:	4b5c      	ldr	r3, [pc, #368]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f003 0302 	and.w	r3, r3, #2
 800a132:	2b00      	cmp	r3, #0
 800a134:	d005      	beq.n	800a142 <HAL_RCC_OscConfig+0x152>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d001      	beq.n	800a142 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e1bb      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a142:	4b56      	ldr	r3, [pc, #344]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	691b      	ldr	r3, [r3, #16]
 800a14e:	00db      	lsls	r3, r3, #3
 800a150:	4952      	ldr	r1, [pc, #328]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a152:	4313      	orrs	r3, r2
 800a154:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a156:	e03a      	b.n	800a1ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d020      	beq.n	800a1a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a160:	4b4f      	ldr	r3, [pc, #316]	; (800a2a0 <HAL_RCC_OscConfig+0x2b0>)
 800a162:	2201      	movs	r2, #1
 800a164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a166:	f7fa fc91 	bl	8004a8c <HAL_GetTick>
 800a16a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a16c:	e008      	b.n	800a180 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a16e:	f7fa fc8d 	bl	8004a8c <HAL_GetTick>
 800a172:	4602      	mov	r2, r0
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	1ad3      	subs	r3, r2, r3
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d901      	bls.n	800a180 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a17c:	2303      	movs	r3, #3
 800a17e:	e19c      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a180:	4b46      	ldr	r3, [pc, #280]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0302 	and.w	r3, r3, #2
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d0f0      	beq.n	800a16e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a18c:	4b43      	ldr	r3, [pc, #268]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	00db      	lsls	r3, r3, #3
 800a19a:	4940      	ldr	r1, [pc, #256]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a19c:	4313      	orrs	r3, r2
 800a19e:	600b      	str	r3, [r1, #0]
 800a1a0:	e015      	b.n	800a1ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a1a2:	4b3f      	ldr	r3, [pc, #252]	; (800a2a0 <HAL_RCC_OscConfig+0x2b0>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1a8:	f7fa fc70 	bl	8004a8c <HAL_GetTick>
 800a1ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a1ae:	e008      	b.n	800a1c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a1b0:	f7fa fc6c 	bl	8004a8c <HAL_GetTick>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	1ad3      	subs	r3, r2, r3
 800a1ba:	2b02      	cmp	r3, #2
 800a1bc:	d901      	bls.n	800a1c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a1be:	2303      	movs	r3, #3
 800a1c0:	e17b      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a1c2:	4b36      	ldr	r3, [pc, #216]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0302 	and.w	r3, r3, #2
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1f0      	bne.n	800a1b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0308 	and.w	r3, r3, #8
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d030      	beq.n	800a23c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	695b      	ldr	r3, [r3, #20]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d016      	beq.n	800a210 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a1e2:	4b30      	ldr	r3, [pc, #192]	; (800a2a4 <HAL_RCC_OscConfig+0x2b4>)
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1e8:	f7fa fc50 	bl	8004a8c <HAL_GetTick>
 800a1ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1ee:	e008      	b.n	800a202 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a1f0:	f7fa fc4c 	bl	8004a8c <HAL_GetTick>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	1ad3      	subs	r3, r2, r3
 800a1fa:	2b02      	cmp	r3, #2
 800a1fc:	d901      	bls.n	800a202 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a1fe:	2303      	movs	r3, #3
 800a200:	e15b      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a202:	4b26      	ldr	r3, [pc, #152]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a204:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a206:	f003 0302 	and.w	r3, r3, #2
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d0f0      	beq.n	800a1f0 <HAL_RCC_OscConfig+0x200>
 800a20e:	e015      	b.n	800a23c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a210:	4b24      	ldr	r3, [pc, #144]	; (800a2a4 <HAL_RCC_OscConfig+0x2b4>)
 800a212:	2200      	movs	r2, #0
 800a214:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a216:	f7fa fc39 	bl	8004a8c <HAL_GetTick>
 800a21a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a21c:	e008      	b.n	800a230 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a21e:	f7fa fc35 	bl	8004a8c <HAL_GetTick>
 800a222:	4602      	mov	r2, r0
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	1ad3      	subs	r3, r2, r3
 800a228:	2b02      	cmp	r3, #2
 800a22a:	d901      	bls.n	800a230 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a22c:	2303      	movs	r3, #3
 800a22e:	e144      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a230:	4b1a      	ldr	r3, [pc, #104]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a234:	f003 0302 	and.w	r3, r3, #2
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d1f0      	bne.n	800a21e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f003 0304 	and.w	r3, r3, #4
 800a244:	2b00      	cmp	r3, #0
 800a246:	f000 80a0 	beq.w	800a38a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a24a:	2300      	movs	r3, #0
 800a24c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a24e:	4b13      	ldr	r3, [pc, #76]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a256:	2b00      	cmp	r3, #0
 800a258:	d10f      	bne.n	800a27a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a25a:	2300      	movs	r3, #0
 800a25c:	60bb      	str	r3, [r7, #8]
 800a25e:	4b0f      	ldr	r3, [pc, #60]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a262:	4a0e      	ldr	r2, [pc, #56]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a268:	6413      	str	r3, [r2, #64]	; 0x40
 800a26a:	4b0c      	ldr	r3, [pc, #48]	; (800a29c <HAL_RCC_OscConfig+0x2ac>)
 800a26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a26e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a272:	60bb      	str	r3, [r7, #8]
 800a274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a276:	2301      	movs	r3, #1
 800a278:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a27a:	4b0b      	ldr	r3, [pc, #44]	; (800a2a8 <HAL_RCC_OscConfig+0x2b8>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a282:	2b00      	cmp	r3, #0
 800a284:	d121      	bne.n	800a2ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a286:	4b08      	ldr	r3, [pc, #32]	; (800a2a8 <HAL_RCC_OscConfig+0x2b8>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a07      	ldr	r2, [pc, #28]	; (800a2a8 <HAL_RCC_OscConfig+0x2b8>)
 800a28c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a292:	f7fa fbfb 	bl	8004a8c <HAL_GetTick>
 800a296:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a298:	e011      	b.n	800a2be <HAL_RCC_OscConfig+0x2ce>
 800a29a:	bf00      	nop
 800a29c:	40023800 	.word	0x40023800
 800a2a0:	42470000 	.word	0x42470000
 800a2a4:	42470e80 	.word	0x42470e80
 800a2a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a2ac:	f7fa fbee 	bl	8004a8c <HAL_GetTick>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	1ad3      	subs	r3, r2, r3
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	d901      	bls.n	800a2be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a2ba:	2303      	movs	r3, #3
 800a2bc:	e0fd      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2be:	4b81      	ldr	r3, [pc, #516]	; (800a4c4 <HAL_RCC_OscConfig+0x4d4>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d0f0      	beq.n	800a2ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	689b      	ldr	r3, [r3, #8]
 800a2ce:	2b01      	cmp	r3, #1
 800a2d0:	d106      	bne.n	800a2e0 <HAL_RCC_OscConfig+0x2f0>
 800a2d2:	4b7d      	ldr	r3, [pc, #500]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a2d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2d6:	4a7c      	ldr	r2, [pc, #496]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a2d8:	f043 0301 	orr.w	r3, r3, #1
 800a2dc:	6713      	str	r3, [r2, #112]	; 0x70
 800a2de:	e01c      	b.n	800a31a <HAL_RCC_OscConfig+0x32a>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	2b05      	cmp	r3, #5
 800a2e6:	d10c      	bne.n	800a302 <HAL_RCC_OscConfig+0x312>
 800a2e8:	4b77      	ldr	r3, [pc, #476]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a2ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2ec:	4a76      	ldr	r2, [pc, #472]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a2ee:	f043 0304 	orr.w	r3, r3, #4
 800a2f2:	6713      	str	r3, [r2, #112]	; 0x70
 800a2f4:	4b74      	ldr	r3, [pc, #464]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a2f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2f8:	4a73      	ldr	r2, [pc, #460]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a2fa:	f043 0301 	orr.w	r3, r3, #1
 800a2fe:	6713      	str	r3, [r2, #112]	; 0x70
 800a300:	e00b      	b.n	800a31a <HAL_RCC_OscConfig+0x32a>
 800a302:	4b71      	ldr	r3, [pc, #452]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a306:	4a70      	ldr	r2, [pc, #448]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a308:	f023 0301 	bic.w	r3, r3, #1
 800a30c:	6713      	str	r3, [r2, #112]	; 0x70
 800a30e:	4b6e      	ldr	r3, [pc, #440]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a312:	4a6d      	ldr	r2, [pc, #436]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a314:	f023 0304 	bic.w	r3, r3, #4
 800a318:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d015      	beq.n	800a34e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a322:	f7fa fbb3 	bl	8004a8c <HAL_GetTick>
 800a326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a328:	e00a      	b.n	800a340 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a32a:	f7fa fbaf 	bl	8004a8c <HAL_GetTick>
 800a32e:	4602      	mov	r2, r0
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	1ad3      	subs	r3, r2, r3
 800a334:	f241 3288 	movw	r2, #5000	; 0x1388
 800a338:	4293      	cmp	r3, r2
 800a33a:	d901      	bls.n	800a340 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a33c:	2303      	movs	r3, #3
 800a33e:	e0bc      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a340:	4b61      	ldr	r3, [pc, #388]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a344:	f003 0302 	and.w	r3, r3, #2
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d0ee      	beq.n	800a32a <HAL_RCC_OscConfig+0x33a>
 800a34c:	e014      	b.n	800a378 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a34e:	f7fa fb9d 	bl	8004a8c <HAL_GetTick>
 800a352:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a354:	e00a      	b.n	800a36c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a356:	f7fa fb99 	bl	8004a8c <HAL_GetTick>
 800a35a:	4602      	mov	r2, r0
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	1ad3      	subs	r3, r2, r3
 800a360:	f241 3288 	movw	r2, #5000	; 0x1388
 800a364:	4293      	cmp	r3, r2
 800a366:	d901      	bls.n	800a36c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a368:	2303      	movs	r3, #3
 800a36a:	e0a6      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a36c:	4b56      	ldr	r3, [pc, #344]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a36e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a370:	f003 0302 	and.w	r3, r3, #2
 800a374:	2b00      	cmp	r3, #0
 800a376:	d1ee      	bne.n	800a356 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a378:	7dfb      	ldrb	r3, [r7, #23]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d105      	bne.n	800a38a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a37e:	4b52      	ldr	r3, [pc, #328]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a382:	4a51      	ldr	r2, [pc, #324]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a388:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	699b      	ldr	r3, [r3, #24]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	f000 8092 	beq.w	800a4b8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a394:	4b4c      	ldr	r3, [pc, #304]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a396:	689b      	ldr	r3, [r3, #8]
 800a398:	f003 030c 	and.w	r3, r3, #12
 800a39c:	2b08      	cmp	r3, #8
 800a39e:	d05c      	beq.n	800a45a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	699b      	ldr	r3, [r3, #24]
 800a3a4:	2b02      	cmp	r3, #2
 800a3a6:	d141      	bne.n	800a42c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3a8:	4b48      	ldr	r3, [pc, #288]	; (800a4cc <HAL_RCC_OscConfig+0x4dc>)
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3ae:	f7fa fb6d 	bl	8004a8c <HAL_GetTick>
 800a3b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3b4:	e008      	b.n	800a3c8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a3b6:	f7fa fb69 	bl	8004a8c <HAL_GetTick>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	1ad3      	subs	r3, r2, r3
 800a3c0:	2b02      	cmp	r3, #2
 800a3c2:	d901      	bls.n	800a3c8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a3c4:	2303      	movs	r3, #3
 800a3c6:	e078      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3c8:	4b3f      	ldr	r3, [pc, #252]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d1f0      	bne.n	800a3b6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	69da      	ldr	r2, [r3, #28]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6a1b      	ldr	r3, [r3, #32]
 800a3dc:	431a      	orrs	r2, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e2:	019b      	lsls	r3, r3, #6
 800a3e4:	431a      	orrs	r2, r3
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ea:	085b      	lsrs	r3, r3, #1
 800a3ec:	3b01      	subs	r3, #1
 800a3ee:	041b      	lsls	r3, r3, #16
 800a3f0:	431a      	orrs	r2, r3
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3f6:	061b      	lsls	r3, r3, #24
 800a3f8:	4933      	ldr	r1, [pc, #204]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a3fe:	4b33      	ldr	r3, [pc, #204]	; (800a4cc <HAL_RCC_OscConfig+0x4dc>)
 800a400:	2201      	movs	r2, #1
 800a402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a404:	f7fa fb42 	bl	8004a8c <HAL_GetTick>
 800a408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a40a:	e008      	b.n	800a41e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a40c:	f7fa fb3e 	bl	8004a8c <HAL_GetTick>
 800a410:	4602      	mov	r2, r0
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	1ad3      	subs	r3, r2, r3
 800a416:	2b02      	cmp	r3, #2
 800a418:	d901      	bls.n	800a41e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a41a:	2303      	movs	r3, #3
 800a41c:	e04d      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a41e:	4b2a      	ldr	r3, [pc, #168]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a426:	2b00      	cmp	r3, #0
 800a428:	d0f0      	beq.n	800a40c <HAL_RCC_OscConfig+0x41c>
 800a42a:	e045      	b.n	800a4b8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a42c:	4b27      	ldr	r3, [pc, #156]	; (800a4cc <HAL_RCC_OscConfig+0x4dc>)
 800a42e:	2200      	movs	r2, #0
 800a430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a432:	f7fa fb2b 	bl	8004a8c <HAL_GetTick>
 800a436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a438:	e008      	b.n	800a44c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a43a:	f7fa fb27 	bl	8004a8c <HAL_GetTick>
 800a43e:	4602      	mov	r2, r0
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	1ad3      	subs	r3, r2, r3
 800a444:	2b02      	cmp	r3, #2
 800a446:	d901      	bls.n	800a44c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a448:	2303      	movs	r3, #3
 800a44a:	e036      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a44c:	4b1e      	ldr	r3, [pc, #120]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1f0      	bne.n	800a43a <HAL_RCC_OscConfig+0x44a>
 800a458:	e02e      	b.n	800a4b8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	699b      	ldr	r3, [r3, #24]
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d101      	bne.n	800a466 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a462:	2301      	movs	r3, #1
 800a464:	e029      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a466:	4b18      	ldr	r3, [pc, #96]	; (800a4c8 <HAL_RCC_OscConfig+0x4d8>)
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	69db      	ldr	r3, [r3, #28]
 800a476:	429a      	cmp	r2, r3
 800a478:	d11c      	bne.n	800a4b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a484:	429a      	cmp	r2, r3
 800a486:	d115      	bne.n	800a4b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a488:	68fa      	ldr	r2, [r7, #12]
 800a48a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a48e:	4013      	ands	r3, r2
 800a490:	687a      	ldr	r2, [r7, #4]
 800a492:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a494:	4293      	cmp	r3, r2
 800a496:	d10d      	bne.n	800a4b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d106      	bne.n	800a4b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d001      	beq.n	800a4b8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e000      	b.n	800a4ba <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a4b8:	2300      	movs	r3, #0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3718      	adds	r7, #24
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	40007000 	.word	0x40007000
 800a4c8:	40023800 	.word	0x40023800
 800a4cc:	42470060 	.word	0x42470060

0800a4d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b084      	sub	sp, #16
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
 800a4d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d101      	bne.n	800a4e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e0cc      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a4e4:	4b68      	ldr	r3, [pc, #416]	; (800a688 <HAL_RCC_ClockConfig+0x1b8>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f003 030f 	and.w	r3, r3, #15
 800a4ec:	683a      	ldr	r2, [r7, #0]
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d90c      	bls.n	800a50c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4f2:	4b65      	ldr	r3, [pc, #404]	; (800a688 <HAL_RCC_ClockConfig+0x1b8>)
 800a4f4:	683a      	ldr	r2, [r7, #0]
 800a4f6:	b2d2      	uxtb	r2, r2
 800a4f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4fa:	4b63      	ldr	r3, [pc, #396]	; (800a688 <HAL_RCC_ClockConfig+0x1b8>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f003 030f 	and.w	r3, r3, #15
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	429a      	cmp	r2, r3
 800a506:	d001      	beq.n	800a50c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a508:	2301      	movs	r3, #1
 800a50a:	e0b8      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 0302 	and.w	r3, r3, #2
 800a514:	2b00      	cmp	r3, #0
 800a516:	d020      	beq.n	800a55a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f003 0304 	and.w	r3, r3, #4
 800a520:	2b00      	cmp	r3, #0
 800a522:	d005      	beq.n	800a530 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a524:	4b59      	ldr	r3, [pc, #356]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	4a58      	ldr	r2, [pc, #352]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a52a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a52e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0308 	and.w	r3, r3, #8
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d005      	beq.n	800a548 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a53c:	4b53      	ldr	r3, [pc, #332]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a53e:	689b      	ldr	r3, [r3, #8]
 800a540:	4a52      	ldr	r2, [pc, #328]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a542:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a546:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a548:	4b50      	ldr	r3, [pc, #320]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a54a:	689b      	ldr	r3, [r3, #8]
 800a54c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	494d      	ldr	r1, [pc, #308]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a556:	4313      	orrs	r3, r2
 800a558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f003 0301 	and.w	r3, r3, #1
 800a562:	2b00      	cmp	r3, #0
 800a564:	d044      	beq.n	800a5f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d107      	bne.n	800a57e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a56e:	4b47      	ldr	r3, [pc, #284]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a576:	2b00      	cmp	r3, #0
 800a578:	d119      	bne.n	800a5ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a57a:	2301      	movs	r3, #1
 800a57c:	e07f      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	2b02      	cmp	r3, #2
 800a584:	d003      	beq.n	800a58e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a58a:	2b03      	cmp	r3, #3
 800a58c:	d107      	bne.n	800a59e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a58e:	4b3f      	ldr	r3, [pc, #252]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a596:	2b00      	cmp	r3, #0
 800a598:	d109      	bne.n	800a5ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a59a:	2301      	movs	r3, #1
 800a59c:	e06f      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a59e:	4b3b      	ldr	r3, [pc, #236]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 0302 	and.w	r3, r3, #2
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e067      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a5ae:	4b37      	ldr	r3, [pc, #220]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f023 0203 	bic.w	r2, r3, #3
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	4934      	ldr	r1, [pc, #208]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a5c0:	f7fa fa64 	bl	8004a8c <HAL_GetTick>
 800a5c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5c6:	e00a      	b.n	800a5de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a5c8:	f7fa fa60 	bl	8004a8c <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d901      	bls.n	800a5de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e04f      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5de:	4b2b      	ldr	r3, [pc, #172]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a5e0:	689b      	ldr	r3, [r3, #8]
 800a5e2:	f003 020c 	and.w	r2, r3, #12
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d1eb      	bne.n	800a5c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a5f0:	4b25      	ldr	r3, [pc, #148]	; (800a688 <HAL_RCC_ClockConfig+0x1b8>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f003 030f 	and.w	r3, r3, #15
 800a5f8:	683a      	ldr	r2, [r7, #0]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d20c      	bcs.n	800a618 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5fe:	4b22      	ldr	r3, [pc, #136]	; (800a688 <HAL_RCC_ClockConfig+0x1b8>)
 800a600:	683a      	ldr	r2, [r7, #0]
 800a602:	b2d2      	uxtb	r2, r2
 800a604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a606:	4b20      	ldr	r3, [pc, #128]	; (800a688 <HAL_RCC_ClockConfig+0x1b8>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f003 030f 	and.w	r3, r3, #15
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	429a      	cmp	r2, r3
 800a612:	d001      	beq.n	800a618 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a614:	2301      	movs	r3, #1
 800a616:	e032      	b.n	800a67e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f003 0304 	and.w	r3, r3, #4
 800a620:	2b00      	cmp	r3, #0
 800a622:	d008      	beq.n	800a636 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a624:	4b19      	ldr	r3, [pc, #100]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	68db      	ldr	r3, [r3, #12]
 800a630:	4916      	ldr	r1, [pc, #88]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a632:	4313      	orrs	r3, r2
 800a634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f003 0308 	and.w	r3, r3, #8
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d009      	beq.n	800a656 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a642:	4b12      	ldr	r3, [pc, #72]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a644:	689b      	ldr	r3, [r3, #8]
 800a646:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	691b      	ldr	r3, [r3, #16]
 800a64e:	00db      	lsls	r3, r3, #3
 800a650:	490e      	ldr	r1, [pc, #56]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a652:	4313      	orrs	r3, r2
 800a654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a656:	f000 f82d 	bl	800a6b4 <HAL_RCC_GetSysClockFreq>
 800a65a:	4601      	mov	r1, r0
 800a65c:	4b0b      	ldr	r3, [pc, #44]	; (800a68c <HAL_RCC_ClockConfig+0x1bc>)
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	091b      	lsrs	r3, r3, #4
 800a662:	f003 030f 	and.w	r3, r3, #15
 800a666:	4a0a      	ldr	r2, [pc, #40]	; (800a690 <HAL_RCC_ClockConfig+0x1c0>)
 800a668:	5cd3      	ldrb	r3, [r2, r3]
 800a66a:	fa21 f303 	lsr.w	r3, r1, r3
 800a66e:	4a09      	ldr	r2, [pc, #36]	; (800a694 <HAL_RCC_ClockConfig+0x1c4>)
 800a670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a672:	4b09      	ldr	r3, [pc, #36]	; (800a698 <HAL_RCC_ClockConfig+0x1c8>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	4618      	mov	r0, r3
 800a678:	f7fa f9c4 	bl	8004a04 <HAL_InitTick>

  return HAL_OK;
 800a67c:	2300      	movs	r3, #0
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3710      	adds	r7, #16
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	40023c00 	.word	0x40023c00
 800a68c:	40023800 	.word	0x40023800
 800a690:	080132fc 	.word	0x080132fc
 800a694:	2000006c 	.word	0x2000006c
 800a698:	20000070 	.word	0x20000070

0800a69c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a69c:	b480      	push	{r7}
 800a69e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800a6a0:	4b03      	ldr	r3, [pc, #12]	; (800a6b0 <HAL_RCC_EnableCSS+0x14>)
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	601a      	str	r2, [r3, #0]
}
 800a6a6:	bf00      	nop
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr
 800a6b0:	4247004c 	.word	0x4247004c

0800a6b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a6b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	607b      	str	r3, [r7, #4]
 800a6be:	2300      	movs	r3, #0
 800a6c0:	60fb      	str	r3, [r7, #12]
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a6ca:	4b50      	ldr	r3, [pc, #320]	; (800a80c <HAL_RCC_GetSysClockFreq+0x158>)
 800a6cc:	689b      	ldr	r3, [r3, #8]
 800a6ce:	f003 030c 	and.w	r3, r3, #12
 800a6d2:	2b04      	cmp	r3, #4
 800a6d4:	d007      	beq.n	800a6e6 <HAL_RCC_GetSysClockFreq+0x32>
 800a6d6:	2b08      	cmp	r3, #8
 800a6d8:	d008      	beq.n	800a6ec <HAL_RCC_GetSysClockFreq+0x38>
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	f040 808d 	bne.w	800a7fa <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a6e0:	4b4b      	ldr	r3, [pc, #300]	; (800a810 <HAL_RCC_GetSysClockFreq+0x15c>)
 800a6e2:	60bb      	str	r3, [r7, #8]
       break;
 800a6e4:	e08c      	b.n	800a800 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a6e6:	4b4b      	ldr	r3, [pc, #300]	; (800a814 <HAL_RCC_GetSysClockFreq+0x160>)
 800a6e8:	60bb      	str	r3, [r7, #8]
      break;
 800a6ea:	e089      	b.n	800a800 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a6ec:	4b47      	ldr	r3, [pc, #284]	; (800a80c <HAL_RCC_GetSysClockFreq+0x158>)
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a6f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a6f6:	4b45      	ldr	r3, [pc, #276]	; (800a80c <HAL_RCC_GetSysClockFreq+0x158>)
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d023      	beq.n	800a74a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a702:	4b42      	ldr	r3, [pc, #264]	; (800a80c <HAL_RCC_GetSysClockFreq+0x158>)
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	099b      	lsrs	r3, r3, #6
 800a708:	f04f 0400 	mov.w	r4, #0
 800a70c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a710:	f04f 0200 	mov.w	r2, #0
 800a714:	ea03 0501 	and.w	r5, r3, r1
 800a718:	ea04 0602 	and.w	r6, r4, r2
 800a71c:	4a3d      	ldr	r2, [pc, #244]	; (800a814 <HAL_RCC_GetSysClockFreq+0x160>)
 800a71e:	fb02 f106 	mul.w	r1, r2, r6
 800a722:	2200      	movs	r2, #0
 800a724:	fb02 f205 	mul.w	r2, r2, r5
 800a728:	440a      	add	r2, r1
 800a72a:	493a      	ldr	r1, [pc, #232]	; (800a814 <HAL_RCC_GetSysClockFreq+0x160>)
 800a72c:	fba5 0101 	umull	r0, r1, r5, r1
 800a730:	1853      	adds	r3, r2, r1
 800a732:	4619      	mov	r1, r3
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f04f 0400 	mov.w	r4, #0
 800a73a:	461a      	mov	r2, r3
 800a73c:	4623      	mov	r3, r4
 800a73e:	f7f6 f98d 	bl	8000a5c <__aeabi_uldivmod>
 800a742:	4603      	mov	r3, r0
 800a744:	460c      	mov	r4, r1
 800a746:	60fb      	str	r3, [r7, #12]
 800a748:	e049      	b.n	800a7de <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a74a:	4b30      	ldr	r3, [pc, #192]	; (800a80c <HAL_RCC_GetSysClockFreq+0x158>)
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	099b      	lsrs	r3, r3, #6
 800a750:	f04f 0400 	mov.w	r4, #0
 800a754:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a758:	f04f 0200 	mov.w	r2, #0
 800a75c:	ea03 0501 	and.w	r5, r3, r1
 800a760:	ea04 0602 	and.w	r6, r4, r2
 800a764:	4629      	mov	r1, r5
 800a766:	4632      	mov	r2, r6
 800a768:	f04f 0300 	mov.w	r3, #0
 800a76c:	f04f 0400 	mov.w	r4, #0
 800a770:	0154      	lsls	r4, r2, #5
 800a772:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a776:	014b      	lsls	r3, r1, #5
 800a778:	4619      	mov	r1, r3
 800a77a:	4622      	mov	r2, r4
 800a77c:	1b49      	subs	r1, r1, r5
 800a77e:	eb62 0206 	sbc.w	r2, r2, r6
 800a782:	f04f 0300 	mov.w	r3, #0
 800a786:	f04f 0400 	mov.w	r4, #0
 800a78a:	0194      	lsls	r4, r2, #6
 800a78c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a790:	018b      	lsls	r3, r1, #6
 800a792:	1a5b      	subs	r3, r3, r1
 800a794:	eb64 0402 	sbc.w	r4, r4, r2
 800a798:	f04f 0100 	mov.w	r1, #0
 800a79c:	f04f 0200 	mov.w	r2, #0
 800a7a0:	00e2      	lsls	r2, r4, #3
 800a7a2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a7a6:	00d9      	lsls	r1, r3, #3
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	4614      	mov	r4, r2
 800a7ac:	195b      	adds	r3, r3, r5
 800a7ae:	eb44 0406 	adc.w	r4, r4, r6
 800a7b2:	f04f 0100 	mov.w	r1, #0
 800a7b6:	f04f 0200 	mov.w	r2, #0
 800a7ba:	02a2      	lsls	r2, r4, #10
 800a7bc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a7c0:	0299      	lsls	r1, r3, #10
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	4614      	mov	r4, r2
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f04f 0400 	mov.w	r4, #0
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	4623      	mov	r3, r4
 800a7d4:	f7f6 f942 	bl	8000a5c <__aeabi_uldivmod>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a7de:	4b0b      	ldr	r3, [pc, #44]	; (800a80c <HAL_RCC_GetSysClockFreq+0x158>)
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	0c1b      	lsrs	r3, r3, #16
 800a7e4:	f003 0303 	and.w	r3, r3, #3
 800a7e8:	3301      	adds	r3, #1
 800a7ea:	005b      	lsls	r3, r3, #1
 800a7ec:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a7ee:	68fa      	ldr	r2, [r7, #12]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7f6:	60bb      	str	r3, [r7, #8]
      break;
 800a7f8:	e002      	b.n	800a800 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a7fa:	4b05      	ldr	r3, [pc, #20]	; (800a810 <HAL_RCC_GetSysClockFreq+0x15c>)
 800a7fc:	60bb      	str	r3, [r7, #8]
      break;
 800a7fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a800:	68bb      	ldr	r3, [r7, #8]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3714      	adds	r7, #20
 800a806:	46bd      	mov	sp, r7
 800a808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a80a:	bf00      	nop
 800a80c:	40023800 	.word	0x40023800
 800a810:	00f42400 	.word	0x00f42400
 800a814:	017d7840 	.word	0x017d7840

0800a818 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a818:	b480      	push	{r7}
 800a81a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a81c:	4b03      	ldr	r3, [pc, #12]	; (800a82c <HAL_RCC_GetHCLKFreq+0x14>)
 800a81e:	681b      	ldr	r3, [r3, #0]
}
 800a820:	4618      	mov	r0, r3
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr
 800a82a:	bf00      	nop
 800a82c:	2000006c 	.word	0x2000006c

0800a830 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a834:	f7ff fff0 	bl	800a818 <HAL_RCC_GetHCLKFreq>
 800a838:	4601      	mov	r1, r0
 800a83a:	4b05      	ldr	r3, [pc, #20]	; (800a850 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	0a9b      	lsrs	r3, r3, #10
 800a840:	f003 0307 	and.w	r3, r3, #7
 800a844:	4a03      	ldr	r2, [pc, #12]	; (800a854 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a846:	5cd3      	ldrb	r3, [r2, r3]
 800a848:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	40023800 	.word	0x40023800
 800a854:	0801330c 	.word	0x0801330c

0800a858 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a85c:	f7ff ffdc 	bl	800a818 <HAL_RCC_GetHCLKFreq>
 800a860:	4601      	mov	r1, r0
 800a862:	4b05      	ldr	r3, [pc, #20]	; (800a878 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	0b5b      	lsrs	r3, r3, #13
 800a868:	f003 0307 	and.w	r3, r3, #7
 800a86c:	4a03      	ldr	r2, [pc, #12]	; (800a87c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a86e:	5cd3      	ldrb	r3, [r2, r3]
 800a870:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a874:	4618      	mov	r0, r3
 800a876:	bd80      	pop	{r7, pc}
 800a878:	40023800 	.word	0x40023800
 800a87c:	0801330c 	.word	0x0801330c

0800a880 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a884:	4b06      	ldr	r3, [pc, #24]	; (800a8a0 <HAL_RCC_NMI_IRQHandler+0x20>)
 800a886:	68db      	ldr	r3, [r3, #12]
 800a888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a88c:	2b80      	cmp	r3, #128	; 0x80
 800a88e:	d104      	bne.n	800a89a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a890:	f000 f80a 	bl	800a8a8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a894:	4b03      	ldr	r3, [pc, #12]	; (800a8a4 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a896:	2280      	movs	r2, #128	; 0x80
 800a898:	701a      	strb	r2, [r3, #0]
  }
}
 800a89a:	bf00      	nop
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	40023800 	.word	0x40023800
 800a8a4:	4002380e 	.word	0x4002380e

0800a8a8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a8ac:	bf00      	nop
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr
	...

0800a8b8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b086      	sub	sp, #24
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 0301 	and.w	r3, r3, #1
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d105      	bne.n	800a8e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d035      	beq.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a8e0:	4b62      	ldr	r3, [pc, #392]	; (800aa6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a8e6:	f7fa f8d1 	bl	8004a8c <HAL_GetTick>
 800a8ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a8ec:	e008      	b.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a8ee:	f7fa f8cd 	bl	8004a8c <HAL_GetTick>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	1ad3      	subs	r3, r2, r3
 800a8f8:	2b02      	cmp	r3, #2
 800a8fa:	d901      	bls.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a8fc:	2303      	movs	r3, #3
 800a8fe:	e0b0      	b.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a900:	4b5b      	ldr	r3, [pc, #364]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d1f0      	bne.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	019a      	lsls	r2, r3, #6
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	689b      	ldr	r3, [r3, #8]
 800a916:	071b      	lsls	r3, r3, #28
 800a918:	4955      	ldr	r1, [pc, #340]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a91a:	4313      	orrs	r3, r2
 800a91c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a920:	4b52      	ldr	r3, [pc, #328]	; (800aa6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a922:	2201      	movs	r2, #1
 800a924:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a926:	f7fa f8b1 	bl	8004a8c <HAL_GetTick>
 800a92a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a92c:	e008      	b.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a92e:	f7fa f8ad 	bl	8004a8c <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	2b02      	cmp	r3, #2
 800a93a:	d901      	bls.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a93c:	2303      	movs	r3, #3
 800a93e:	e090      	b.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a940:	4b4b      	ldr	r3, [pc, #300]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d0f0      	beq.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f003 0302 	and.w	r3, r3, #2
 800a954:	2b00      	cmp	r3, #0
 800a956:	f000 8083 	beq.w	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a95a:	2300      	movs	r3, #0
 800a95c:	60fb      	str	r3, [r7, #12]
 800a95e:	4b44      	ldr	r3, [pc, #272]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a962:	4a43      	ldr	r2, [pc, #268]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a968:	6413      	str	r3, [r2, #64]	; 0x40
 800a96a:	4b41      	ldr	r3, [pc, #260]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a96c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a96e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a972:	60fb      	str	r3, [r7, #12]
 800a974:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a976:	4b3f      	ldr	r3, [pc, #252]	; (800aa74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a3e      	ldr	r2, [pc, #248]	; (800aa74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a97c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a980:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a982:	f7fa f883 	bl	8004a8c <HAL_GetTick>
 800a986:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a988:	e008      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a98a:	f7fa f87f 	bl	8004a8c <HAL_GetTick>
 800a98e:	4602      	mov	r2, r0
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	1ad3      	subs	r3, r2, r3
 800a994:	2b02      	cmp	r3, #2
 800a996:	d901      	bls.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a998:	2303      	movs	r3, #3
 800a99a:	e062      	b.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a99c:	4b35      	ldr	r3, [pc, #212]	; (800aa74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d0f0      	beq.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a9a8:	4b31      	ldr	r3, [pc, #196]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a9b0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d02f      	beq.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a9c0:	693a      	ldr	r2, [r7, #16]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d028      	beq.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a9c6:	4b2a      	ldr	r3, [pc, #168]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a9d0:	4b29      	ldr	r3, [pc, #164]	; (800aa78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a9d6:	4b28      	ldr	r3, [pc, #160]	; (800aa78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a9d8:	2200      	movs	r2, #0
 800a9da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a9dc:	4a24      	ldr	r2, [pc, #144]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a9e2:	4b23      	ldr	r3, [pc, #140]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9e6:	f003 0301 	and.w	r3, r3, #1
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d114      	bne.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a9ee:	f7fa f84d 	bl	8004a8c <HAL_GetTick>
 800a9f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9f4:	e00a      	b.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a9f6:	f7fa f849 	bl	8004a8c <HAL_GetTick>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	1ad3      	subs	r3, r2, r3
 800aa00:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d901      	bls.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800aa08:	2303      	movs	r3, #3
 800aa0a:	e02a      	b.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa0c:	4b18      	ldr	r3, [pc, #96]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa10:	f003 0302 	and.w	r3, r3, #2
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d0ee      	beq.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aa24:	d10d      	bne.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800aa26:	4b12      	ldr	r3, [pc, #72]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	68db      	ldr	r3, [r3, #12]
 800aa32:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800aa36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa3a:	490d      	ldr	r1, [pc, #52]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	608b      	str	r3, [r1, #8]
 800aa40:	e005      	b.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800aa42:	4b0b      	ldr	r3, [pc, #44]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	4a0a      	ldr	r2, [pc, #40]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa48:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800aa4c:	6093      	str	r3, [r2, #8]
 800aa4e:	4b08      	ldr	r3, [pc, #32]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aa5a:	4905      	ldr	r1, [pc, #20]	; (800aa70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800aa60:	2300      	movs	r3, #0
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3718      	adds	r7, #24
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	42470068 	.word	0x42470068
 800aa70:	40023800 	.word	0x40023800
 800aa74:	40007000 	.word	0x40007000
 800aa78:	42470e40 	.word	0x42470e40

0800aa7c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b082      	sub	sp, #8
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d101      	bne.n	800aa8e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	e083      	b.n	800ab96 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	7f5b      	ldrb	r3, [r3, #29]
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d105      	bne.n	800aaa4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f7f9 fb58 	bl	8004154 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2202      	movs	r2, #2
 800aaa8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	22ca      	movs	r2, #202	; 0xca
 800aab0:	625a      	str	r2, [r3, #36]	; 0x24
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2253      	movs	r2, #83	; 0x53
 800aab8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 f9fb 	bl	800aeb6 <RTC_EnterInitMode>
 800aac0:	4603      	mov	r3, r0
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d008      	beq.n	800aad8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	22ff      	movs	r2, #255	; 0xff
 800aacc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2204      	movs	r2, #4
 800aad2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800aad4:	2301      	movs	r3, #1
 800aad6:	e05e      	b.n	800ab96 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	689b      	ldr	r3, [r3, #8]
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	6812      	ldr	r2, [r2, #0]
 800aae2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800aae6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaea:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	6899      	ldr	r1, [r3, #8]
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	691b      	ldr	r3, [r3, #16]
 800aafa:	431a      	orrs	r2, r3
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	695b      	ldr	r3, [r3, #20]
 800ab00:	431a      	orrs	r2, r3
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	430a      	orrs	r2, r1
 800ab08:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	68d2      	ldr	r2, [r2, #12]
 800ab12:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	6919      	ldr	r1, [r3, #16]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	041a      	lsls	r2, r3, #16
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	430a      	orrs	r2, r1
 800ab26:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	68da      	ldr	r2, [r3, #12]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab36:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	689b      	ldr	r3, [r3, #8]
 800ab3e:	f003 0320 	and.w	r3, r3, #32
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d10e      	bne.n	800ab64 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f000 f98d 	bl	800ae66 <HAL_RTC_WaitForSynchro>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d008      	beq.n	800ab64 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	22ff      	movs	r2, #255	; 0xff
 800ab58:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2204      	movs	r2, #4
 800ab5e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800ab60:	2301      	movs	r3, #1
 800ab62:	e018      	b.n	800ab96 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ab72:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	699a      	ldr	r2, [r3, #24]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	430a      	orrs	r2, r1
 800ab84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	22ff      	movs	r2, #255	; 0xff
 800ab8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2201      	movs	r2, #1
 800ab92:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800ab94:	2300      	movs	r3, #0
  }
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3708      	adds	r7, #8
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}

0800ab9e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ab9e:	b590      	push	{r4, r7, lr}
 800aba0:	b087      	sub	sp, #28
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	60f8      	str	r0, [r7, #12]
 800aba6:	60b9      	str	r1, [r7, #8]
 800aba8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800abaa:	2300      	movs	r3, #0
 800abac:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	7f1b      	ldrb	r3, [r3, #28]
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d101      	bne.n	800abba <HAL_RTC_SetTime+0x1c>
 800abb6:	2302      	movs	r3, #2
 800abb8:	e0aa      	b.n	800ad10 <HAL_RTC_SetTime+0x172>
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2201      	movs	r2, #1
 800abbe:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	2202      	movs	r2, #2
 800abc4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d126      	bne.n	800ac1a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d102      	bne.n	800abe0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	2200      	movs	r2, #0
 800abde:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	781b      	ldrb	r3, [r3, #0]
 800abe4:	4618      	mov	r0, r3
 800abe6:	f000 f992 	bl	800af0e <RTC_ByteToBcd2>
 800abea:	4603      	mov	r3, r0
 800abec:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	785b      	ldrb	r3, [r3, #1]
 800abf2:	4618      	mov	r0, r3
 800abf4:	f000 f98b 	bl	800af0e <RTC_ByteToBcd2>
 800abf8:	4603      	mov	r3, r0
 800abfa:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800abfc:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	789b      	ldrb	r3, [r3, #2]
 800ac02:	4618      	mov	r0, r3
 800ac04:	f000 f983 	bl	800af0e <RTC_ByteToBcd2>
 800ac08:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800ac0a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	78db      	ldrb	r3, [r3, #3]
 800ac12:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800ac14:	4313      	orrs	r3, r2
 800ac16:	617b      	str	r3, [r7, #20]
 800ac18:	e018      	b.n	800ac4c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	689b      	ldr	r3, [r3, #8]
 800ac20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d102      	bne.n	800ac2e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	785b      	ldrb	r3, [r3, #1]
 800ac38:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ac3a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800ac3c:	68ba      	ldr	r2, [r7, #8]
 800ac3e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800ac40:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	78db      	ldrb	r3, [r3, #3]
 800ac46:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	22ca      	movs	r2, #202	; 0xca
 800ac52:	625a      	str	r2, [r3, #36]	; 0x24
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	2253      	movs	r2, #83	; 0x53
 800ac5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800ac5c:	68f8      	ldr	r0, [r7, #12]
 800ac5e:	f000 f92a 	bl	800aeb6 <RTC_EnterInitMode>
 800ac62:	4603      	mov	r3, r0
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d00b      	beq.n	800ac80 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	22ff      	movs	r2, #255	; 0xff
 800ac6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2204      	movs	r2, #4
 800ac74:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	e047      	b.n	800ad10 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681a      	ldr	r2, [r3, #0]
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800ac8a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800ac8e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	689a      	ldr	r2, [r3, #8]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ac9e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	6899      	ldr	r1, [r3, #8]
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	68da      	ldr	r2, [r3, #12]
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	691b      	ldr	r3, [r3, #16]
 800acae:	431a      	orrs	r2, r3
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	430a      	orrs	r2, r1
 800acb6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	68da      	ldr	r2, [r3, #12]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800acc6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	f003 0320 	and.w	r3, r3, #32
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d111      	bne.n	800acfa <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800acd6:	68f8      	ldr	r0, [r7, #12]
 800acd8:	f000 f8c5 	bl	800ae66 <HAL_RTC_WaitForSynchro>
 800acdc:	4603      	mov	r3, r0
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d00b      	beq.n	800acfa <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	22ff      	movs	r2, #255	; 0xff
 800ace8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2204      	movs	r2, #4
 800acee:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2200      	movs	r2, #0
 800acf4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800acf6:	2301      	movs	r3, #1
 800acf8:	e00a      	b.n	800ad10 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	22ff      	movs	r2, #255	; 0xff
 800ad00:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2201      	movs	r2, #1
 800ad06:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800ad0e:	2300      	movs	r3, #0
  }
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	371c      	adds	r7, #28
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd90      	pop	{r4, r7, pc}

0800ad18 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ad18:	b590      	push	{r4, r7, lr}
 800ad1a:	b087      	sub	sp, #28
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	60f8      	str	r0, [r7, #12]
 800ad20:	60b9      	str	r1, [r7, #8]
 800ad22:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ad24:	2300      	movs	r3, #0
 800ad26:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	7f1b      	ldrb	r3, [r3, #28]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d101      	bne.n	800ad34 <HAL_RTC_SetDate+0x1c>
 800ad30:	2302      	movs	r3, #2
 800ad32:	e094      	b.n	800ae5e <HAL_RTC_SetDate+0x146>
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	2201      	movs	r2, #1
 800ad38:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2202      	movs	r2, #2
 800ad3e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d10e      	bne.n	800ad64 <HAL_RTC_SetDate+0x4c>
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	785b      	ldrb	r3, [r3, #1]
 800ad4a:	f003 0310 	and.w	r3, r3, #16
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d008      	beq.n	800ad64 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	785b      	ldrb	r3, [r3, #1]
 800ad56:	f023 0310 	bic.w	r3, r3, #16
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	330a      	adds	r3, #10
 800ad5e:	b2da      	uxtb	r2, r3
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d11c      	bne.n	800ada4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	78db      	ldrb	r3, [r3, #3]
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f000 f8cd 	bl	800af0e <RTC_ByteToBcd2>
 800ad74:	4603      	mov	r3, r0
 800ad76:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	785b      	ldrb	r3, [r3, #1]
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f000 f8c6 	bl	800af0e <RTC_ByteToBcd2>
 800ad82:	4603      	mov	r3, r0
 800ad84:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ad86:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	789b      	ldrb	r3, [r3, #2]
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f000 f8be 	bl	800af0e <RTC_ByteToBcd2>
 800ad92:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ad94:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	617b      	str	r3, [r7, #20]
 800ada2:	e00e      	b.n	800adc2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	78db      	ldrb	r3, [r3, #3]
 800ada8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	785b      	ldrb	r3, [r3, #1]
 800adae:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800adb0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800adb2:	68ba      	ldr	r2, [r7, #8]
 800adb4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800adb6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800adbe:	4313      	orrs	r3, r2
 800adc0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	22ca      	movs	r2, #202	; 0xca
 800adc8:	625a      	str	r2, [r3, #36]	; 0x24
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	2253      	movs	r2, #83	; 0x53
 800add0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800add2:	68f8      	ldr	r0, [r7, #12]
 800add4:	f000 f86f 	bl	800aeb6 <RTC_EnterInitMode>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d00b      	beq.n	800adf6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	22ff      	movs	r2, #255	; 0xff
 800ade4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2204      	movs	r2, #4
 800adea:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	2200      	movs	r2, #0
 800adf0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800adf2:	2301      	movs	r3, #1
 800adf4:	e033      	b.n	800ae5e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ae00:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ae04:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	68da      	ldr	r2, [r3, #12]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ae14:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	689b      	ldr	r3, [r3, #8]
 800ae1c:	f003 0320 	and.w	r3, r3, #32
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d111      	bne.n	800ae48 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ae24:	68f8      	ldr	r0, [r7, #12]
 800ae26:	f000 f81e 	bl	800ae66 <HAL_RTC_WaitForSynchro>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00b      	beq.n	800ae48 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	22ff      	movs	r2, #255	; 0xff
 800ae36:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2204      	movs	r2, #4
 800ae3c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2200      	movs	r2, #0
 800ae42:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e00a      	b.n	800ae5e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	22ff      	movs	r2, #255	; 0xff
 800ae4e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	2201      	movs	r2, #1
 800ae54:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800ae5c:	2300      	movs	r3, #0
  }
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	371c      	adds	r7, #28
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd90      	pop	{r4, r7, pc}

0800ae66 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b084      	sub	sp, #16
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	68da      	ldr	r2, [r3, #12]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ae80:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ae82:	f7f9 fe03 	bl	8004a8c <HAL_GetTick>
 800ae86:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ae88:	e009      	b.n	800ae9e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ae8a:	f7f9 fdff 	bl	8004a8c <HAL_GetTick>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	1ad3      	subs	r3, r2, r3
 800ae94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae98:	d901      	bls.n	800ae9e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ae9a:	2303      	movs	r3, #3
 800ae9c:	e007      	b.n	800aeae <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	f003 0320 	and.w	r3, r3, #32
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d0ee      	beq.n	800ae8a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800aebe:	2300      	movs	r3, #0
 800aec0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68db      	ldr	r3, [r3, #12]
 800aec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d119      	bne.n	800af04 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f04f 32ff 	mov.w	r2, #4294967295
 800aed8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aeda:	f7f9 fdd7 	bl	8004a8c <HAL_GetTick>
 800aede:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aee0:	e009      	b.n	800aef6 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aee2:	f7f9 fdd3 	bl	8004a8c <HAL_GetTick>
 800aee6:	4602      	mov	r2, r0
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	1ad3      	subs	r3, r2, r3
 800aeec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aef0:	d901      	bls.n	800aef6 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800aef2:	2303      	movs	r3, #3
 800aef4:	e007      	b.n	800af06 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af00:	2b00      	cmp	r3, #0
 800af02:	d0ee      	beq.n	800aee2 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800af04:	2300      	movs	r3, #0
}
 800af06:	4618      	mov	r0, r3
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}

0800af0e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800af0e:	b480      	push	{r7}
 800af10:	b085      	sub	sp, #20
 800af12:	af00      	add	r7, sp, #0
 800af14:	4603      	mov	r3, r0
 800af16:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800af18:	2300      	movs	r3, #0
 800af1a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800af1c:	e005      	b.n	800af2a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	3301      	adds	r3, #1
 800af22:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800af24:	79fb      	ldrb	r3, [r7, #7]
 800af26:	3b0a      	subs	r3, #10
 800af28:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800af2a:	79fb      	ldrb	r3, [r7, #7]
 800af2c:	2b09      	cmp	r3, #9
 800af2e:	d8f6      	bhi.n	800af1e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	b2db      	uxtb	r3, r3
 800af34:	011b      	lsls	r3, r3, #4
 800af36:	b2da      	uxtb	r2, r3
 800af38:	79fb      	ldrb	r3, [r7, #7]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	b2db      	uxtb	r3, r3
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3714      	adds	r7, #20
 800af42:	46bd      	mov	sp, r7
 800af44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af48:	4770      	bx	lr

0800af4a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b082      	sub	sp, #8
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d101      	bne.n	800af5c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800af58:	2301      	movs	r3, #1
 800af5a:	e056      	b.n	800b00a <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2200      	movs	r2, #0
 800af60:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d106      	bne.n	800af7c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2200      	movs	r2, #0
 800af72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f7f9 f902 	bl	8004180 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2202      	movs	r2, #2
 800af80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	681a      	ldr	r2, [r3, #0]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	685a      	ldr	r2, [r3, #4]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	431a      	orrs	r2, r3
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	431a      	orrs	r2, r3
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	691b      	ldr	r3, [r3, #16]
 800afa8:	431a      	orrs	r2, r3
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	695b      	ldr	r3, [r3, #20]
 800afae:	431a      	orrs	r2, r3
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	699b      	ldr	r3, [r3, #24]
 800afb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800afb8:	431a      	orrs	r2, r3
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	69db      	ldr	r3, [r3, #28]
 800afbe:	431a      	orrs	r2, r3
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6a1b      	ldr	r3, [r3, #32]
 800afc4:	ea42 0103 	orr.w	r1, r2, r3
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	430a      	orrs	r2, r1
 800afd2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	699b      	ldr	r3, [r3, #24]
 800afd8:	0c1b      	lsrs	r3, r3, #16
 800afda:	f003 0104 	and.w	r1, r3, #4
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	430a      	orrs	r2, r1
 800afe8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	69da      	ldr	r2, [r3, #28]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800aff8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2200      	movs	r2, #0
 800affe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2201      	movs	r2, #1
 800b004:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3708      	adds	r7, #8
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}

0800b012 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b012:	b580      	push	{r7, lr}
 800b014:	b088      	sub	sp, #32
 800b016:	af00      	add	r7, sp, #0
 800b018:	60f8      	str	r0, [r7, #12]
 800b01a:	60b9      	str	r1, [r7, #8]
 800b01c:	603b      	str	r3, [r7, #0]
 800b01e:	4613      	mov	r3, r2
 800b020:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b022:	2300      	movs	r3, #0
 800b024:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d101      	bne.n	800b034 <HAL_SPI_Transmit+0x22>
 800b030:	2302      	movs	r3, #2
 800b032:	e11e      	b.n	800b272 <HAL_SPI_Transmit+0x260>
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2201      	movs	r2, #1
 800b038:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b03c:	f7f9 fd26 	bl	8004a8c <HAL_GetTick>
 800b040:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b042:	88fb      	ldrh	r3, [r7, #6]
 800b044:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d002      	beq.n	800b058 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b052:	2302      	movs	r3, #2
 800b054:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b056:	e103      	b.n	800b260 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d002      	beq.n	800b064 <HAL_SPI_Transmit+0x52>
 800b05e:	88fb      	ldrh	r3, [r7, #6]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d102      	bne.n	800b06a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b068:	e0fa      	b.n	800b260 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2203      	movs	r2, #3
 800b06e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2200      	movs	r2, #0
 800b076:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	68ba      	ldr	r2, [r7, #8]
 800b07c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	88fa      	ldrh	r2, [r7, #6]
 800b082:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	88fa      	ldrh	r2, [r7, #6]
 800b088:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2200      	movs	r2, #0
 800b08e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2200      	movs	r2, #0
 800b094:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	2200      	movs	r2, #0
 800b09a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	689b      	ldr	r3, [r3, #8]
 800b0ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b0b0:	d107      	bne.n	800b0c2 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b0c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0cc:	2b40      	cmp	r3, #64	; 0x40
 800b0ce:	d007      	beq.n	800b0e0 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	681a      	ldr	r2, [r3, #0]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b0de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	68db      	ldr	r3, [r3, #12]
 800b0e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b0e8:	d14b      	bne.n	800b182 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	685b      	ldr	r3, [r3, #4]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d002      	beq.n	800b0f8 <HAL_SPI_Transmit+0xe6>
 800b0f2:	8afb      	ldrh	r3, [r7, #22]
 800b0f4:	2b01      	cmp	r3, #1
 800b0f6:	d13e      	bne.n	800b176 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0fc:	881a      	ldrh	r2, [r3, #0]
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b108:	1c9a      	adds	r2, r3, #2
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b112:	b29b      	uxth	r3, r3
 800b114:	3b01      	subs	r3, #1
 800b116:	b29a      	uxth	r2, r3
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b11c:	e02b      	b.n	800b176 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	f003 0302 	and.w	r3, r3, #2
 800b128:	2b02      	cmp	r3, #2
 800b12a:	d112      	bne.n	800b152 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b130:	881a      	ldrh	r2, [r3, #0]
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b13c:	1c9a      	adds	r2, r3, #2
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b146:	b29b      	uxth	r3, r3
 800b148:	3b01      	subs	r3, #1
 800b14a:	b29a      	uxth	r2, r3
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	86da      	strh	r2, [r3, #54]	; 0x36
 800b150:	e011      	b.n	800b176 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b152:	f7f9 fc9b 	bl	8004a8c <HAL_GetTick>
 800b156:	4602      	mov	r2, r0
 800b158:	69bb      	ldr	r3, [r7, #24]
 800b15a:	1ad3      	subs	r3, r2, r3
 800b15c:	683a      	ldr	r2, [r7, #0]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d803      	bhi.n	800b16a <HAL_SPI_Transmit+0x158>
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b168:	d102      	bne.n	800b170 <HAL_SPI_Transmit+0x15e>
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d102      	bne.n	800b176 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800b170:	2303      	movs	r3, #3
 800b172:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b174:	e074      	b.n	800b260 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b17a:	b29b      	uxth	r3, r3
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d1ce      	bne.n	800b11e <HAL_SPI_Transmit+0x10c>
 800b180:	e04c      	b.n	800b21c <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d002      	beq.n	800b190 <HAL_SPI_Transmit+0x17e>
 800b18a:	8afb      	ldrh	r3, [r7, #22]
 800b18c:	2b01      	cmp	r3, #1
 800b18e:	d140      	bne.n	800b212 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	330c      	adds	r3, #12
 800b19a:	7812      	ldrb	r2, [r2, #0]
 800b19c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a2:	1c5a      	adds	r2, r3, #1
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1ac:	b29b      	uxth	r3, r3
 800b1ae:	3b01      	subs	r3, #1
 800b1b0:	b29a      	uxth	r2, r3
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b1b6:	e02c      	b.n	800b212 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	689b      	ldr	r3, [r3, #8]
 800b1be:	f003 0302 	and.w	r3, r3, #2
 800b1c2:	2b02      	cmp	r3, #2
 800b1c4:	d113      	bne.n	800b1ee <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	330c      	adds	r3, #12
 800b1d0:	7812      	ldrb	r2, [r2, #0]
 800b1d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d8:	1c5a      	adds	r2, r3, #1
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1e2:	b29b      	uxth	r3, r3
 800b1e4:	3b01      	subs	r3, #1
 800b1e6:	b29a      	uxth	r2, r3
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	86da      	strh	r2, [r3, #54]	; 0x36
 800b1ec:	e011      	b.n	800b212 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1ee:	f7f9 fc4d 	bl	8004a8c <HAL_GetTick>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	683a      	ldr	r2, [r7, #0]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d803      	bhi.n	800b206 <HAL_SPI_Transmit+0x1f4>
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b204:	d102      	bne.n	800b20c <HAL_SPI_Transmit+0x1fa>
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d102      	bne.n	800b212 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800b20c:	2303      	movs	r3, #3
 800b20e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b210:	e026      	b.n	800b260 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b216:	b29b      	uxth	r3, r3
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d1cd      	bne.n	800b1b8 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b21c:	69ba      	ldr	r2, [r7, #24]
 800b21e:	6839      	ldr	r1, [r7, #0]
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f000 ffdb 	bl	800c1dc <SPI_EndRxTxTransaction>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d002      	beq.n	800b232 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2220      	movs	r2, #32
 800b230:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	689b      	ldr	r3, [r3, #8]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d10a      	bne.n	800b250 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b23a:	2300      	movs	r3, #0
 800b23c:	613b      	str	r3, [r7, #16]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	68db      	ldr	r3, [r3, #12]
 800b244:	613b      	str	r3, [r7, #16]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	689b      	ldr	r3, [r3, #8]
 800b24c:	613b      	str	r3, [r7, #16]
 800b24e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b254:	2b00      	cmp	r3, #0
 800b256:	d002      	beq.n	800b25e <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800b258:	2301      	movs	r3, #1
 800b25a:	77fb      	strb	r3, [r7, #31]
 800b25c:	e000      	b.n	800b260 <HAL_SPI_Transmit+0x24e>
  }

error:
 800b25e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2201      	movs	r2, #1
 800b264:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b270:	7ffb      	ldrb	r3, [r7, #31]
}
 800b272:	4618      	mov	r0, r3
 800b274:	3720      	adds	r7, #32
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}

0800b27a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	b088      	sub	sp, #32
 800b27e:	af02      	add	r7, sp, #8
 800b280:	60f8      	str	r0, [r7, #12]
 800b282:	60b9      	str	r1, [r7, #8]
 800b284:	603b      	str	r3, [r7, #0]
 800b286:	4613      	mov	r3, r2
 800b288:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b28a:	2300      	movs	r3, #0
 800b28c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b296:	d112      	bne.n	800b2be <HAL_SPI_Receive+0x44>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	689b      	ldr	r3, [r3, #8]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d10e      	bne.n	800b2be <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	2204      	movs	r2, #4
 800b2a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b2a8:	88fa      	ldrh	r2, [r7, #6]
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	9300      	str	r3, [sp, #0]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	68ba      	ldr	r2, [r7, #8]
 800b2b2:	68b9      	ldr	r1, [r7, #8]
 800b2b4:	68f8      	ldr	r0, [r7, #12]
 800b2b6:	f000 f8e9 	bl	800b48c <HAL_SPI_TransmitReceive>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	e0e2      	b.n	800b484 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d101      	bne.n	800b2cc <HAL_SPI_Receive+0x52>
 800b2c8:	2302      	movs	r3, #2
 800b2ca:	e0db      	b.n	800b484 <HAL_SPI_Receive+0x20a>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2d4:	f7f9 fbda 	bl	8004a8c <HAL_GetTick>
 800b2d8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d002      	beq.n	800b2ec <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b2e6:	2302      	movs	r3, #2
 800b2e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b2ea:	e0c2      	b.n	800b472 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d002      	beq.n	800b2f8 <HAL_SPI_Receive+0x7e>
 800b2f2:	88fb      	ldrh	r3, [r7, #6]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d102      	bne.n	800b2fe <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b2fc:	e0b9      	b.n	800b472 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	2204      	movs	r2, #4
 800b302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2200      	movs	r2, #0
 800b30a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	68ba      	ldr	r2, [r7, #8]
 800b310:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	88fa      	ldrh	r2, [r7, #6]
 800b316:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	88fa      	ldrh	r2, [r7, #6]
 800b31c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	2200      	movs	r2, #0
 800b322:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2200      	movs	r2, #0
 800b328:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2200      	movs	r2, #0
 800b334:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2200      	movs	r2, #0
 800b33a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b344:	d107      	bne.n	800b356 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	681a      	ldr	r2, [r3, #0]
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b354:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b360:	2b40      	cmp	r3, #64	; 0x40
 800b362:	d007      	beq.n	800b374 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	681a      	ldr	r2, [r3, #0]
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b372:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d162      	bne.n	800b442 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b37c:	e02e      	b.n	800b3dc <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	689b      	ldr	r3, [r3, #8]
 800b384:	f003 0301 	and.w	r3, r3, #1
 800b388:	2b01      	cmp	r3, #1
 800b38a:	d115      	bne.n	800b3b8 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	f103 020c 	add.w	r2, r3, #12
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b398:	7812      	ldrb	r2, [r2, #0]
 800b39a:	b2d2      	uxtb	r2, r2
 800b39c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3a2:	1c5a      	adds	r2, r3, #1
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	3b01      	subs	r3, #1
 800b3b0:	b29a      	uxth	r2, r3
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b3b6:	e011      	b.n	800b3dc <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3b8:	f7f9 fb68 	bl	8004a8c <HAL_GetTick>
 800b3bc:	4602      	mov	r2, r0
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	1ad3      	subs	r3, r2, r3
 800b3c2:	683a      	ldr	r2, [r7, #0]
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d803      	bhi.n	800b3d0 <HAL_SPI_Receive+0x156>
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ce:	d102      	bne.n	800b3d6 <HAL_SPI_Receive+0x15c>
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d102      	bne.n	800b3dc <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800b3d6:	2303      	movs	r3, #3
 800b3d8:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b3da:	e04a      	b.n	800b472 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1cb      	bne.n	800b37e <HAL_SPI_Receive+0x104>
 800b3e6:	e031      	b.n	800b44c <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	689b      	ldr	r3, [r3, #8]
 800b3ee:	f003 0301 	and.w	r3, r3, #1
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	d113      	bne.n	800b41e <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	68da      	ldr	r2, [r3, #12]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b400:	b292      	uxth	r2, r2
 800b402:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b408:	1c9a      	adds	r2, r3, #2
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b412:	b29b      	uxth	r3, r3
 800b414:	3b01      	subs	r3, #1
 800b416:	b29a      	uxth	r2, r3
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b41c:	e011      	b.n	800b442 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b41e:	f7f9 fb35 	bl	8004a8c <HAL_GetTick>
 800b422:	4602      	mov	r2, r0
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	683a      	ldr	r2, [r7, #0]
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d803      	bhi.n	800b436 <HAL_SPI_Receive+0x1bc>
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b434:	d102      	bne.n	800b43c <HAL_SPI_Receive+0x1c2>
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d102      	bne.n	800b442 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800b43c:	2303      	movs	r3, #3
 800b43e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b440:	e017      	b.n	800b472 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b446:	b29b      	uxth	r3, r3
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d1cd      	bne.n	800b3e8 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b44c:	693a      	ldr	r2, [r7, #16]
 800b44e:	6839      	ldr	r1, [r7, #0]
 800b450:	68f8      	ldr	r0, [r7, #12]
 800b452:	f000 fe5d 	bl	800c110 <SPI_EndRxTransaction>
 800b456:	4603      	mov	r3, r0
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d002      	beq.n	800b462 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2220      	movs	r2, #32
 800b460:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b466:	2b00      	cmp	r3, #0
 800b468:	d002      	beq.n	800b470 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	75fb      	strb	r3, [r7, #23]
 800b46e:	e000      	b.n	800b472 <HAL_SPI_Receive+0x1f8>
  }

error :
 800b470:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2201      	movs	r2, #1
 800b476:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2200      	movs	r2, #0
 800b47e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b482:	7dfb      	ldrb	r3, [r7, #23]
}
 800b484:	4618      	mov	r0, r3
 800b486:	3718      	adds	r7, #24
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b08c      	sub	sp, #48	; 0x30
 800b490:	af00      	add	r7, sp, #0
 800b492:	60f8      	str	r0, [r7, #12]
 800b494:	60b9      	str	r1, [r7, #8]
 800b496:	607a      	str	r2, [r7, #4]
 800b498:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b49a:	2301      	movs	r3, #1
 800b49c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d101      	bne.n	800b4b2 <HAL_SPI_TransmitReceive+0x26>
 800b4ae:	2302      	movs	r3, #2
 800b4b0:	e18a      	b.n	800b7c8 <HAL_SPI_TransmitReceive+0x33c>
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b4ba:	f7f9 fae7 	bl	8004a8c <HAL_GetTick>
 800b4be:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b4c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b4d0:	887b      	ldrh	r3, [r7, #2]
 800b4d2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b4d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d00f      	beq.n	800b4fc <HAL_SPI_TransmitReceive+0x70>
 800b4dc:	69fb      	ldr	r3, [r7, #28]
 800b4de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b4e2:	d107      	bne.n	800b4f4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	689b      	ldr	r3, [r3, #8]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d103      	bne.n	800b4f4 <HAL_SPI_TransmitReceive+0x68>
 800b4ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b4f0:	2b04      	cmp	r3, #4
 800b4f2:	d003      	beq.n	800b4fc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b4f4:	2302      	movs	r3, #2
 800b4f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b4fa:	e15b      	b.n	800b7b4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d005      	beq.n	800b50e <HAL_SPI_TransmitReceive+0x82>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d002      	beq.n	800b50e <HAL_SPI_TransmitReceive+0x82>
 800b508:	887b      	ldrh	r3, [r7, #2]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d103      	bne.n	800b516 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b50e:	2301      	movs	r3, #1
 800b510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b514:	e14e      	b.n	800b7b4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	2b04      	cmp	r3, #4
 800b520:	d003      	beq.n	800b52a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2205      	movs	r2, #5
 800b526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2200      	movs	r2, #0
 800b52e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	887a      	ldrh	r2, [r7, #2]
 800b53a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	887a      	ldrh	r2, [r7, #2]
 800b540:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	68ba      	ldr	r2, [r7, #8]
 800b546:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	887a      	ldrh	r2, [r7, #2]
 800b54c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	887a      	ldrh	r2, [r7, #2]
 800b552:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2200      	movs	r2, #0
 800b558:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2200      	movs	r2, #0
 800b55e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b56a:	2b40      	cmp	r3, #64	; 0x40
 800b56c:	d007      	beq.n	800b57e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b57c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b586:	d178      	bne.n	800b67a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d002      	beq.n	800b596 <HAL_SPI_TransmitReceive+0x10a>
 800b590:	8b7b      	ldrh	r3, [r7, #26]
 800b592:	2b01      	cmp	r3, #1
 800b594:	d166      	bne.n	800b664 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b59a:	881a      	ldrh	r2, [r3, #0]
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5a6:	1c9a      	adds	r2, r3, #2
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	3b01      	subs	r3, #1
 800b5b4:	b29a      	uxth	r2, r3
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b5ba:	e053      	b.n	800b664 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	689b      	ldr	r3, [r3, #8]
 800b5c2:	f003 0302 	and.w	r3, r3, #2
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	d11b      	bne.n	800b602 <HAL_SPI_TransmitReceive+0x176>
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5ce:	b29b      	uxth	r3, r3
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d016      	beq.n	800b602 <HAL_SPI_TransmitReceive+0x176>
 800b5d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d113      	bne.n	800b602 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5de:	881a      	ldrh	r2, [r3, #0]
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ea:	1c9a      	adds	r2, r3, #2
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5f4:	b29b      	uxth	r3, r3
 800b5f6:	3b01      	subs	r3, #1
 800b5f8:	b29a      	uxth	r2, r3
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b5fe:	2300      	movs	r3, #0
 800b600:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	f003 0301 	and.w	r3, r3, #1
 800b60c:	2b01      	cmp	r3, #1
 800b60e:	d119      	bne.n	800b644 <HAL_SPI_TransmitReceive+0x1b8>
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b614:	b29b      	uxth	r3, r3
 800b616:	2b00      	cmp	r3, #0
 800b618:	d014      	beq.n	800b644 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	68da      	ldr	r2, [r3, #12]
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b624:	b292      	uxth	r2, r2
 800b626:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b62c:	1c9a      	adds	r2, r3, #2
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b636:	b29b      	uxth	r3, r3
 800b638:	3b01      	subs	r3, #1
 800b63a:	b29a      	uxth	r2, r3
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b640:	2301      	movs	r3, #1
 800b642:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b644:	f7f9 fa22 	bl	8004a8c <HAL_GetTick>
 800b648:	4602      	mov	r2, r0
 800b64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64c:	1ad3      	subs	r3, r2, r3
 800b64e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b650:	429a      	cmp	r2, r3
 800b652:	d807      	bhi.n	800b664 <HAL_SPI_TransmitReceive+0x1d8>
 800b654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b65a:	d003      	beq.n	800b664 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b65c:	2303      	movs	r3, #3
 800b65e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b662:	e0a7      	b.n	800b7b4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b668:	b29b      	uxth	r3, r3
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d1a6      	bne.n	800b5bc <HAL_SPI_TransmitReceive+0x130>
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b672:	b29b      	uxth	r3, r3
 800b674:	2b00      	cmp	r3, #0
 800b676:	d1a1      	bne.n	800b5bc <HAL_SPI_TransmitReceive+0x130>
 800b678:	e07c      	b.n	800b774 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d002      	beq.n	800b688 <HAL_SPI_TransmitReceive+0x1fc>
 800b682:	8b7b      	ldrh	r3, [r7, #26]
 800b684:	2b01      	cmp	r3, #1
 800b686:	d16b      	bne.n	800b760 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	330c      	adds	r3, #12
 800b692:	7812      	ldrb	r2, [r2, #0]
 800b694:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b69a:	1c5a      	adds	r2, r3, #1
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	b29a      	uxth	r2, r3
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b6ae:	e057      	b.n	800b760 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	f003 0302 	and.w	r3, r3, #2
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	d11c      	bne.n	800b6f8 <HAL_SPI_TransmitReceive+0x26c>
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d017      	beq.n	800b6f8 <HAL_SPI_TransmitReceive+0x26c>
 800b6c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d114      	bne.n	800b6f8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	330c      	adds	r3, #12
 800b6d8:	7812      	ldrb	r2, [r2, #0]
 800b6da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6e0:	1c5a      	adds	r2, r3, #1
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6ea:	b29b      	uxth	r3, r3
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	b29a      	uxth	r2, r3
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b01      	cmp	r3, #1
 800b704:	d119      	bne.n	800b73a <HAL_SPI_TransmitReceive+0x2ae>
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b70a:	b29b      	uxth	r3, r3
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d014      	beq.n	800b73a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	68da      	ldr	r2, [r3, #12]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b71a:	b2d2      	uxtb	r2, r2
 800b71c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b722:	1c5a      	adds	r2, r3, #1
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b72c:	b29b      	uxth	r3, r3
 800b72e:	3b01      	subs	r3, #1
 800b730:	b29a      	uxth	r2, r3
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b736:	2301      	movs	r3, #1
 800b738:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b73a:	f7f9 f9a7 	bl	8004a8c <HAL_GetTick>
 800b73e:	4602      	mov	r2, r0
 800b740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b742:	1ad3      	subs	r3, r2, r3
 800b744:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b746:	429a      	cmp	r2, r3
 800b748:	d803      	bhi.n	800b752 <HAL_SPI_TransmitReceive+0x2c6>
 800b74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b74c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b750:	d102      	bne.n	800b758 <HAL_SPI_TransmitReceive+0x2cc>
 800b752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b754:	2b00      	cmp	r3, #0
 800b756:	d103      	bne.n	800b760 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b758:	2303      	movs	r3, #3
 800b75a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b75e:	e029      	b.n	800b7b4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b764:	b29b      	uxth	r3, r3
 800b766:	2b00      	cmp	r3, #0
 800b768:	d1a2      	bne.n	800b6b0 <HAL_SPI_TransmitReceive+0x224>
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b76e:	b29b      	uxth	r3, r3
 800b770:	2b00      	cmp	r3, #0
 800b772:	d19d      	bne.n	800b6b0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b776:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b778:	68f8      	ldr	r0, [r7, #12]
 800b77a:	f000 fd2f 	bl	800c1dc <SPI_EndRxTxTransaction>
 800b77e:	4603      	mov	r3, r0
 800b780:	2b00      	cmp	r3, #0
 800b782:	d006      	beq.n	800b792 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b784:	2301      	movs	r3, #1
 800b786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2220      	movs	r2, #32
 800b78e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b790:	e010      	b.n	800b7b4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d10b      	bne.n	800b7b2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b79a:	2300      	movs	r3, #0
 800b79c:	617b      	str	r3, [r7, #20]
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	68db      	ldr	r3, [r3, #12]
 800b7a4:	617b      	str	r3, [r7, #20]
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	617b      	str	r3, [r7, #20]
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	e000      	b.n	800b7b4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b7b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b7c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3730      	adds	r7, #48	; 0x30
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b087      	sub	sp, #28
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	4613      	mov	r3, r2
 800b7dc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d101      	bne.n	800b7f0 <HAL_SPI_Transmit_IT+0x20>
 800b7ec:	2302      	movs	r3, #2
 800b7ee:	e067      	b.n	800b8c0 <HAL_SPI_Transmit_IT+0xf0>
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d002      	beq.n	800b804 <HAL_SPI_Transmit_IT+0x34>
 800b7fe:	88fb      	ldrh	r3, [r7, #6]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d102      	bne.n	800b80a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800b804:	2301      	movs	r3, #1
 800b806:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b808:	e055      	b.n	800b8b6 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b810:	b2db      	uxtb	r3, r3
 800b812:	2b01      	cmp	r3, #1
 800b814:	d002      	beq.n	800b81c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800b816:	2302      	movs	r3, #2
 800b818:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b81a:	e04c      	b.n	800b8b6 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	2203      	movs	r2, #3
 800b820:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	2200      	movs	r2, #0
 800b828:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	68ba      	ldr	r2, [r7, #8]
 800b82e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	88fa      	ldrh	r2, [r7, #6]
 800b834:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	88fa      	ldrh	r2, [r7, #6]
 800b83a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2200      	movs	r2, #0
 800b840:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	2200      	movs	r2, #0
 800b846:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2200      	movs	r2, #0
 800b84c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	2200      	movs	r2, #0
 800b852:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d003      	beq.n	800b864 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	4a1b      	ldr	r2, [pc, #108]	; (800b8cc <HAL_SPI_Transmit_IT+0xfc>)
 800b860:	645a      	str	r2, [r3, #68]	; 0x44
 800b862:	e002      	b.n	800b86a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	4a1a      	ldr	r2, [pc, #104]	; (800b8d0 <HAL_SPI_Transmit_IT+0x100>)
 800b868:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	689b      	ldr	r3, [r3, #8]
 800b86e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b872:	d107      	bne.n	800b884 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	681a      	ldr	r2, [r3, #0]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b882:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	685a      	ldr	r2, [r3, #4]
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800b892:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b89e:	2b40      	cmp	r3, #64	; 0x40
 800b8a0:	d008      	beq.n	800b8b4 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	681a      	ldr	r2, [r3, #0]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8b0:	601a      	str	r2, [r3, #0]
 800b8b2:	e000      	b.n	800b8b6 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800b8b4:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b8be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	371c      	adds	r7, #28
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	0800bff9 	.word	0x0800bff9
 800b8d0:	0800bfb3 	.word	0x0800bfb3

0800b8d4 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b086      	sub	sp, #24
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	60f8      	str	r0, [r7, #12]
 800b8dc:	60b9      	str	r1, [r7, #8]
 800b8de:	4613      	mov	r3, r2
 800b8e0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	689b      	ldr	r3, [r3, #8]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d110      	bne.n	800b910 <HAL_SPI_Receive_IT+0x3c>
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8f6:	d10b      	bne.n	800b910 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2204      	movs	r2, #4
 800b8fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800b900:	88fb      	ldrh	r3, [r7, #6]
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	68b9      	ldr	r1, [r7, #8]
 800b906:	68f8      	ldr	r0, [r7, #12]
 800b908:	f000 f87a 	bl	800ba00 <HAL_SPI_TransmitReceive_IT>
 800b90c:	4603      	mov	r3, r0
 800b90e:	e06e      	b.n	800b9ee <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b916:	2b01      	cmp	r3, #1
 800b918:	d101      	bne.n	800b91e <HAL_SPI_Receive_IT+0x4a>
 800b91a:	2302      	movs	r3, #2
 800b91c:	e067      	b.n	800b9ee <HAL_SPI_Receive_IT+0x11a>
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	2201      	movs	r2, #1
 800b922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b92c:	b2db      	uxtb	r3, r3
 800b92e:	2b01      	cmp	r3, #1
 800b930:	d002      	beq.n	800b938 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800b932:	2302      	movs	r3, #2
 800b934:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b936:	e055      	b.n	800b9e4 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d002      	beq.n	800b944 <HAL_SPI_Receive_IT+0x70>
 800b93e:	88fb      	ldrh	r3, [r7, #6]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d102      	bne.n	800b94a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800b944:	2301      	movs	r3, #1
 800b946:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b948:	e04c      	b.n	800b9e4 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2204      	movs	r2, #4
 800b94e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2200      	movs	r2, #0
 800b956:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	68ba      	ldr	r2, [r7, #8]
 800b95c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	88fa      	ldrh	r2, [r7, #6]
 800b962:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	88fa      	ldrh	r2, [r7, #6]
 800b968:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2200      	movs	r2, #0
 800b96e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2200      	movs	r2, #0
 800b97a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2200      	movs	r2, #0
 800b980:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	68db      	ldr	r3, [r3, #12]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d003      	beq.n	800b992 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	4a1a      	ldr	r2, [pc, #104]	; (800b9f8 <HAL_SPI_Receive_IT+0x124>)
 800b98e:	641a      	str	r2, [r3, #64]	; 0x40
 800b990:	e002      	b.n	800b998 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	4a19      	ldr	r2, [pc, #100]	; (800b9fc <HAL_SPI_Receive_IT+0x128>)
 800b996:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9a0:	d107      	bne.n	800b9b2 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	681a      	ldr	r2, [r3, #0]
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b9b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800b9c0:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9cc:	2b40      	cmp	r3, #64	; 0x40
 800b9ce:	d008      	beq.n	800b9e2 <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	681a      	ldr	r2, [r3, #0]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9de:	601a      	str	r2, [r3, #0]
 800b9e0:	e000      	b.n	800b9e4 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800b9e2:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b9ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3718      	adds	r7, #24
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	0800bf6d 	.word	0x0800bf6d
 800b9fc:	0800bf23 	.word	0x0800bf23

0800ba00 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b087      	sub	sp, #28
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	60f8      	str	r0, [r7, #12]
 800ba08:	60b9      	str	r1, [r7, #8]
 800ba0a:	607a      	str	r2, [r7, #4]
 800ba0c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d101      	bne.n	800ba20 <HAL_SPI_TransmitReceive_IT+0x20>
 800ba1c:	2302      	movs	r3, #2
 800ba1e:	e075      	b.n	800bb0c <HAL_SPI_TransmitReceive_IT+0x10c>
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba2e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	685b      	ldr	r3, [r3, #4]
 800ba34:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ba36:	7dbb      	ldrb	r3, [r7, #22]
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d00d      	beq.n	800ba58 <HAL_SPI_TransmitReceive_IT+0x58>
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba42:	d106      	bne.n	800ba52 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	689b      	ldr	r3, [r3, #8]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d102      	bne.n	800ba52 <HAL_SPI_TransmitReceive_IT+0x52>
 800ba4c:	7dbb      	ldrb	r3, [r7, #22]
 800ba4e:	2b04      	cmp	r3, #4
 800ba50:	d002      	beq.n	800ba58 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800ba52:	2302      	movs	r3, #2
 800ba54:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba56:	e054      	b.n	800bb02 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ba58:	68bb      	ldr	r3, [r7, #8]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d005      	beq.n	800ba6a <HAL_SPI_TransmitReceive_IT+0x6a>
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d002      	beq.n	800ba6a <HAL_SPI_TransmitReceive_IT+0x6a>
 800ba64:	887b      	ldrh	r3, [r7, #2]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d102      	bne.n	800ba70 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba6e:	e048      	b.n	800bb02 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	2b04      	cmp	r3, #4
 800ba7a:	d003      	beq.n	800ba84 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2205      	movs	r2, #5
 800ba80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2200      	movs	r2, #0
 800ba88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	68ba      	ldr	r2, [r7, #8]
 800ba8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	887a      	ldrh	r2, [r7, #2]
 800ba94:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	887a      	ldrh	r2, [r7, #2]
 800ba9a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	887a      	ldrh	r2, [r7, #2]
 800baa6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	887a      	ldrh	r2, [r7, #2]
 800baac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	68db      	ldr	r3, [r3, #12]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d006      	beq.n	800bac4 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	4a17      	ldr	r2, [pc, #92]	; (800bb18 <HAL_SPI_TransmitReceive_IT+0x118>)
 800baba:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	4a17      	ldr	r2, [pc, #92]	; (800bb1c <HAL_SPI_TransmitReceive_IT+0x11c>)
 800bac0:	645a      	str	r2, [r3, #68]	; 0x44
 800bac2:	e005      	b.n	800bad0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	4a16      	ldr	r2, [pc, #88]	; (800bb20 <HAL_SPI_TransmitReceive_IT+0x120>)
 800bac8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	4a15      	ldr	r2, [pc, #84]	; (800bb24 <HAL_SPI_TransmitReceive_IT+0x124>)
 800bace:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	685a      	ldr	r2, [r3, #4]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800bade:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baea:	2b40      	cmp	r3, #64	; 0x40
 800baec:	d008      	beq.n	800bb00 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	681a      	ldr	r2, [r3, #0]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bafc:	601a      	str	r2, [r3, #0]
 800bafe:	e000      	b.n	800bb02 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800bb00:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	2200      	movs	r2, #0
 800bb06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bb0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	371c      	adds	r7, #28
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr
 800bb18:	0800be65 	.word	0x0800be65
 800bb1c:	0800bec5 	.word	0x0800bec5
 800bb20:	0800bda1 	.word	0x0800bda1
 800bb24:	0800be05 	.word	0x0800be05

0800bb28 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b088      	sub	sp, #32
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	685b      	ldr	r3, [r3, #4]
 800bb36:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	099b      	lsrs	r3, r3, #6
 800bb44:	f003 0301 	and.w	r3, r3, #1
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d10f      	bne.n	800bb6c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bb4c:	69bb      	ldr	r3, [r7, #24]
 800bb4e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00a      	beq.n	800bb6c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bb56:	69fb      	ldr	r3, [r7, #28]
 800bb58:	099b      	lsrs	r3, r3, #6
 800bb5a:	f003 0301 	and.w	r3, r3, #1
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d004      	beq.n	800bb6c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	4798      	blx	r3
    return;
 800bb6a:	e0d8      	b.n	800bd1e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800bb6c:	69bb      	ldr	r3, [r7, #24]
 800bb6e:	085b      	lsrs	r3, r3, #1
 800bb70:	f003 0301 	and.w	r3, r3, #1
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d00a      	beq.n	800bb8e <HAL_SPI_IRQHandler+0x66>
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	09db      	lsrs	r3, r3, #7
 800bb7c:	f003 0301 	and.w	r3, r3, #1
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d004      	beq.n	800bb8e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	4798      	blx	r3
    return;
 800bb8c:	e0c7      	b.n	800bd1e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bb8e:	69bb      	ldr	r3, [r7, #24]
 800bb90:	095b      	lsrs	r3, r3, #5
 800bb92:	f003 0301 	and.w	r3, r3, #1
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d10c      	bne.n	800bbb4 <HAL_SPI_IRQHandler+0x8c>
 800bb9a:	69bb      	ldr	r3, [r7, #24]
 800bb9c:	099b      	lsrs	r3, r3, #6
 800bb9e:	f003 0301 	and.w	r3, r3, #1
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d106      	bne.n	800bbb4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800bba6:	69bb      	ldr	r3, [r7, #24]
 800bba8:	0a1b      	lsrs	r3, r3, #8
 800bbaa:	f003 0301 	and.w	r3, r3, #1
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	f000 80b5 	beq.w	800bd1e <HAL_SPI_IRQHandler+0x1f6>
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	095b      	lsrs	r3, r3, #5
 800bbb8:	f003 0301 	and.w	r3, r3, #1
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f000 80ae 	beq.w	800bd1e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bbc2:	69bb      	ldr	r3, [r7, #24]
 800bbc4:	099b      	lsrs	r3, r3, #6
 800bbc6:	f003 0301 	and.w	r3, r3, #1
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d023      	beq.n	800bc16 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bbd4:	b2db      	uxtb	r3, r3
 800bbd6:	2b03      	cmp	r3, #3
 800bbd8:	d011      	beq.n	800bbfe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbde:	f043 0204 	orr.w	r2, r3, #4
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	617b      	str	r3, [r7, #20]
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	68db      	ldr	r3, [r3, #12]
 800bbf0:	617b      	str	r3, [r7, #20]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	689b      	ldr	r3, [r3, #8]
 800bbf8:	617b      	str	r3, [r7, #20]
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	e00b      	b.n	800bc16 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbfe:	2300      	movs	r3, #0
 800bc00:	613b      	str	r3, [r7, #16]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	68db      	ldr	r3, [r3, #12]
 800bc08:	613b      	str	r3, [r7, #16]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	613b      	str	r3, [r7, #16]
 800bc12:	693b      	ldr	r3, [r7, #16]
        return;
 800bc14:	e083      	b.n	800bd1e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800bc16:	69bb      	ldr	r3, [r7, #24]
 800bc18:	095b      	lsrs	r3, r3, #5
 800bc1a:	f003 0301 	and.w	r3, r3, #1
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d014      	beq.n	800bc4c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc26:	f043 0201 	orr.w	r2, r3, #1
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bc2e:	2300      	movs	r3, #0
 800bc30:	60fb      	str	r3, [r7, #12]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	689b      	ldr	r3, [r3, #8]
 800bc38:	60fb      	str	r3, [r7, #12]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	681a      	ldr	r2, [r3, #0]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc48:	601a      	str	r2, [r3, #0]
 800bc4a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800bc4c:	69bb      	ldr	r3, [r7, #24]
 800bc4e:	0a1b      	lsrs	r3, r3, #8
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d00c      	beq.n	800bc72 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc5c:	f043 0208 	orr.w	r2, r3, #8
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bc64:	2300      	movs	r3, #0
 800bc66:	60bb      	str	r3, [r7, #8]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	60bb      	str	r3, [r7, #8]
 800bc70:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d050      	beq.n	800bd1c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	685a      	ldr	r2, [r3, #4]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bc88:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2201      	movs	r2, #1
 800bc8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bc92:	69fb      	ldr	r3, [r7, #28]
 800bc94:	f003 0302 	and.w	r3, r3, #2
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d104      	bne.n	800bca6 <HAL_SPI_IRQHandler+0x17e>
 800bc9c:	69fb      	ldr	r3, [r7, #28]
 800bc9e:	f003 0301 	and.w	r3, r3, #1
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d034      	beq.n	800bd10 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	685a      	ldr	r2, [r3, #4]
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	f022 0203 	bic.w	r2, r2, #3
 800bcb4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d011      	beq.n	800bce2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcc2:	4a18      	ldr	r2, [pc, #96]	; (800bd24 <HAL_SPI_IRQHandler+0x1fc>)
 800bcc4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7fa fcb5 	bl	800663a <HAL_DMA_Abort_IT>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d005      	beq.n	800bce2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d016      	beq.n	800bd18 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcee:	4a0d      	ldr	r2, [pc, #52]	; (800bd24 <HAL_SPI_IRQHandler+0x1fc>)
 800bcf0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7fa fc9f 	bl	800663a <HAL_DMA_Abort_IT>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d00a      	beq.n	800bd18 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800bd0e:	e003      	b.n	800bd18 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 f827 	bl	800bd64 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bd16:	e000      	b.n	800bd1a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bd18:	bf00      	nop
    return;
 800bd1a:	bf00      	nop
 800bd1c:	bf00      	nop
  }
}
 800bd1e:	3720      	adds	r7, #32
 800bd20:	46bd      	mov	sp, r7
 800bd22:	bd80      	pop	{r7, pc}
 800bd24:	0800bd79 	.word	0x0800bd79

0800bd28 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b083      	sub	sp, #12
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800bd30:	bf00      	nop
 800bd32:	370c      	adds	r7, #12
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b083      	sub	sp, #12
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800bd44:	bf00      	nop
 800bd46:	370c      	adds	r7, #12
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4e:	4770      	bx	lr

0800bd50 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bd50:	b480      	push	{r7}
 800bd52:	b083      	sub	sp, #12
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800bd58:	bf00      	nop
 800bd5a:	370c      	adds	r7, #12
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd62:	4770      	bx	lr

0800bd64 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bd64:	b480      	push	{r7}
 800bd66:	b083      	sub	sp, #12
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bd6c:	bf00      	nop
 800bd6e:	370c      	adds	r7, #12
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr

0800bd78 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b084      	sub	sp, #16
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd84:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bd92:	68f8      	ldr	r0, [r7, #12]
 800bd94:	f7ff ffe6 	bl	800bd64 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bd98:	bf00      	nop
 800bd9a:	3710      	adds	r7, #16
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}

0800bda0 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f103 020c 	add.w	r2, r3, #12
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdb4:	7812      	ldrb	r2, [r2, #0]
 800bdb6:	b2d2      	uxtb	r2, r2
 800bdb8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdbe:	1c5a      	adds	r2, r3, #1
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	3b01      	subs	r3, #1
 800bdcc:	b29a      	uxth	r2, r3
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d10f      	bne.n	800bdfc <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	685a      	ldr	r2, [r3, #4]
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bdea:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d102      	bne.n	800bdfc <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f000 fa32 	bl	800c260 <SPI_CloseRxTx_ISR>
    }
  }
}
 800bdfc:	bf00      	nop
 800bdfe:	3708      	adds	r7, #8
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	330c      	adds	r3, #12
 800be16:	7812      	ldrb	r2, [r2, #0]
 800be18:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be1e:	1c5a      	adds	r2, r3, #1
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be28:	b29b      	uxth	r3, r3
 800be2a:	3b01      	subs	r3, #1
 800be2c:	b29a      	uxth	r2, r3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be36:	b29b      	uxth	r3, r3
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d10f      	bne.n	800be5c <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	685a      	ldr	r2, [r3, #4]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be4a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be50:	b29b      	uxth	r3, r3
 800be52:	2b00      	cmp	r3, #0
 800be54:	d102      	bne.n	800be5c <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f000 fa02 	bl	800c260 <SPI_CloseRxTx_ISR>
    }
  }
}
 800be5c:	bf00      	nop
 800be5e:	3708      	adds	r7, #8
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	68da      	ldr	r2, [r3, #12]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be76:	b292      	uxth	r2, r2
 800be78:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be7e:	1c9a      	adds	r2, r3, #2
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be88:	b29b      	uxth	r3, r3
 800be8a:	3b01      	subs	r3, #1
 800be8c:	b29a      	uxth	r2, r3
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be96:	b29b      	uxth	r3, r3
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10f      	bne.n	800bebc <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	685a      	ldr	r2, [r3, #4]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800beaa:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d102      	bne.n	800bebc <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f9d2 	bl	800c260 <SPI_CloseRxTx_ISR>
    }
  }
}
 800bebc:	bf00      	nop
 800bebe:	3708      	adds	r7, #8
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bed0:	881a      	ldrh	r2, [r3, #0]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bedc:	1c9a      	adds	r2, r3, #2
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bee6:	b29b      	uxth	r3, r3
 800bee8:	3b01      	subs	r3, #1
 800beea:	b29a      	uxth	r2, r3
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d10f      	bne.n	800bf1a <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	685a      	ldr	r2, [r3, #4]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bf08:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d102      	bne.n	800bf1a <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f000 f9a3 	bl	800c260 <SPI_CloseRxTx_ISR>
    }
  }
}
 800bf1a:	bf00      	nop
 800bf1c:	3708      	adds	r7, #8
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}

0800bf22 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bf22:	b580      	push	{r7, lr}
 800bf24:	b082      	sub	sp, #8
 800bf26:	af00      	add	r7, sp, #0
 800bf28:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f103 020c 	add.w	r2, r3, #12
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf36:	7812      	ldrb	r2, [r2, #0]
 800bf38:	b2d2      	uxtb	r2, r2
 800bf3a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf40:	1c5a      	adds	r2, r3, #1
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	3b01      	subs	r3, #1
 800bf4e:	b29a      	uxth	r2, r3
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf58:	b29b      	uxth	r3, r3
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d102      	bne.n	800bf64 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f000 f9f2 	bl	800c348 <SPI_CloseRx_ISR>
  }
}
 800bf64:	bf00      	nop
 800bf66:	3708      	adds	r7, #8
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b082      	sub	sp, #8
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	68da      	ldr	r2, [r3, #12]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf7e:	b292      	uxth	r2, r2
 800bf80:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf86:	1c9a      	adds	r2, r3, #2
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	3b01      	subs	r3, #1
 800bf94:	b29a      	uxth	r2, r3
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf9e:	b29b      	uxth	r3, r3
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d102      	bne.n	800bfaa <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f000 f9cf 	bl	800c348 <SPI_CloseRx_ISR>
  }
}
 800bfaa:	bf00      	nop
 800bfac:	3708      	adds	r7, #8
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}

0800bfb2 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b082      	sub	sp, #8
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	330c      	adds	r3, #12
 800bfc4:	7812      	ldrb	r2, [r2, #0]
 800bfc6:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfcc:	1c5a      	adds	r2, r3, #1
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	3b01      	subs	r3, #1
 800bfda:	b29a      	uxth	r2, r3
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfe4:	b29b      	uxth	r3, r3
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d102      	bne.n	800bff0 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f000 f9ec 	bl	800c3c8 <SPI_CloseTx_ISR>
  }
}
 800bff0:	bf00      	nop
 800bff2:	3708      	adds	r7, #8
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c004:	881a      	ldrh	r2, [r3, #0]
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c010:	1c9a      	adds	r2, r3, #2
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	3b01      	subs	r3, #1
 800c01e:	b29a      	uxth	r2, r3
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c028:	b29b      	uxth	r3, r3
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d102      	bne.n	800c034 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f000 f9ca 	bl	800c3c8 <SPI_CloseTx_ISR>
  }
}
 800c034:	bf00      	nop
 800c036:	3708      	adds	r7, #8
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	60f8      	str	r0, [r7, #12]
 800c044:	60b9      	str	r1, [r7, #8]
 800c046:	603b      	str	r3, [r7, #0]
 800c048:	4613      	mov	r3, r2
 800c04a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c04c:	e04c      	b.n	800c0e8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c054:	d048      	beq.n	800c0e8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c056:	f7f8 fd19 	bl	8004a8c <HAL_GetTick>
 800c05a:	4602      	mov	r2, r0
 800c05c:	69bb      	ldr	r3, [r7, #24]
 800c05e:	1ad3      	subs	r3, r2, r3
 800c060:	683a      	ldr	r2, [r7, #0]
 800c062:	429a      	cmp	r2, r3
 800c064:	d902      	bls.n	800c06c <SPI_WaitFlagStateUntilTimeout+0x30>
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d13d      	bne.n	800c0e8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	685a      	ldr	r2, [r3, #4]
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c07a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c084:	d111      	bne.n	800c0aa <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	689b      	ldr	r3, [r3, #8]
 800c08a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c08e:	d004      	beq.n	800c09a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	689b      	ldr	r3, [r3, #8]
 800c094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c098:	d107      	bne.n	800c0aa <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	681a      	ldr	r2, [r3, #0]
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c0a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c0b2:	d10f      	bne.n	800c0d4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c0c2:	601a      	str	r2, [r3, #0]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c0d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c0e4:	2303      	movs	r3, #3
 800c0e6:	e00f      	b.n	800c108 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	689a      	ldr	r2, [r3, #8]
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	4013      	ands	r3, r2
 800c0f2:	68ba      	ldr	r2, [r7, #8]
 800c0f4:	429a      	cmp	r2, r3
 800c0f6:	bf0c      	ite	eq
 800c0f8:	2301      	moveq	r3, #1
 800c0fa:	2300      	movne	r3, #0
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	461a      	mov	r2, r3
 800c100:	79fb      	ldrb	r3, [r7, #7]
 800c102:	429a      	cmp	r2, r3
 800c104:	d1a3      	bne.n	800c04e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c106:	2300      	movs	r3, #0
}
 800c108:	4618      	mov	r0, r3
 800c10a:	3710      	adds	r7, #16
 800c10c:	46bd      	mov	sp, r7
 800c10e:	bd80      	pop	{r7, pc}

0800c110 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b086      	sub	sp, #24
 800c114:	af02      	add	r7, sp, #8
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	685b      	ldr	r3, [r3, #4]
 800c120:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c124:	d111      	bne.n	800c14a <SPI_EndRxTransaction+0x3a>
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	689b      	ldr	r3, [r3, #8]
 800c12a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c12e:	d004      	beq.n	800c13a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	689b      	ldr	r3, [r3, #8]
 800c134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c138:	d107      	bne.n	800c14a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	681a      	ldr	r2, [r3, #0]
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c148:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c152:	d12a      	bne.n	800c1aa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c15c:	d012      	beq.n	800c184 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	9300      	str	r3, [sp, #0]
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	2200      	movs	r2, #0
 800c166:	2180      	movs	r1, #128	; 0x80
 800c168:	68f8      	ldr	r0, [r7, #12]
 800c16a:	f7ff ff67 	bl	800c03c <SPI_WaitFlagStateUntilTimeout>
 800c16e:	4603      	mov	r3, r0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d02d      	beq.n	800c1d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c178:	f043 0220 	orr.w	r2, r3, #32
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c180:	2303      	movs	r3, #3
 800c182:	e026      	b.n	800c1d2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	9300      	str	r3, [sp, #0]
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	2200      	movs	r2, #0
 800c18c:	2101      	movs	r1, #1
 800c18e:	68f8      	ldr	r0, [r7, #12]
 800c190:	f7ff ff54 	bl	800c03c <SPI_WaitFlagStateUntilTimeout>
 800c194:	4603      	mov	r3, r0
 800c196:	2b00      	cmp	r3, #0
 800c198:	d01a      	beq.n	800c1d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c19e:	f043 0220 	orr.w	r2, r3, #32
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c1a6:	2303      	movs	r3, #3
 800c1a8:	e013      	b.n	800c1d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	9300      	str	r3, [sp, #0]
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	2101      	movs	r1, #1
 800c1b4:	68f8      	ldr	r0, [r7, #12]
 800c1b6:	f7ff ff41 	bl	800c03c <SPI_WaitFlagStateUntilTimeout>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d007      	beq.n	800c1d0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1c4:	f043 0220 	orr.w	r2, r3, #32
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c1cc:	2303      	movs	r3, #3
 800c1ce:	e000      	b.n	800c1d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c1d0:	2300      	movs	r3, #0
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3710      	adds	r7, #16
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}
	...

0800c1dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b088      	sub	sp, #32
 800c1e0:	af02      	add	r7, sp, #8
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c1e8:	4b1b      	ldr	r3, [pc, #108]	; (800c258 <SPI_EndRxTxTransaction+0x7c>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	4a1b      	ldr	r2, [pc, #108]	; (800c25c <SPI_EndRxTxTransaction+0x80>)
 800c1ee:	fba2 2303 	umull	r2, r3, r2, r3
 800c1f2:	0d5b      	lsrs	r3, r3, #21
 800c1f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c1f8:	fb02 f303 	mul.w	r3, r2, r3
 800c1fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	685b      	ldr	r3, [r3, #4]
 800c202:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c206:	d112      	bne.n	800c22e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	2200      	movs	r2, #0
 800c210:	2180      	movs	r1, #128	; 0x80
 800c212:	68f8      	ldr	r0, [r7, #12]
 800c214:	f7ff ff12 	bl	800c03c <SPI_WaitFlagStateUntilTimeout>
 800c218:	4603      	mov	r3, r0
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d016      	beq.n	800c24c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c222:	f043 0220 	orr.w	r2, r3, #32
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c22a:	2303      	movs	r3, #3
 800c22c:	e00f      	b.n	800c24e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d00a      	beq.n	800c24a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	3b01      	subs	r3, #1
 800c238:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c244:	2b80      	cmp	r3, #128	; 0x80
 800c246:	d0f2      	beq.n	800c22e <SPI_EndRxTxTransaction+0x52>
 800c248:	e000      	b.n	800c24c <SPI_EndRxTxTransaction+0x70>
        break;
 800c24a:	bf00      	nop
  }

  return HAL_OK;
 800c24c:	2300      	movs	r3, #0
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3718      	adds	r7, #24
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
 800c256:	bf00      	nop
 800c258:	2000006c 	.word	0x2000006c
 800c25c:	165e9f81 	.word	0x165e9f81

0800c260 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b086      	sub	sp, #24
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c268:	4b35      	ldr	r3, [pc, #212]	; (800c340 <SPI_CloseRxTx_ISR+0xe0>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a35      	ldr	r2, [pc, #212]	; (800c344 <SPI_CloseRxTx_ISR+0xe4>)
 800c26e:	fba2 2303 	umull	r2, r3, r2, r3
 800c272:	0a5b      	lsrs	r3, r3, #9
 800c274:	2264      	movs	r2, #100	; 0x64
 800c276:	fb02 f303 	mul.w	r3, r2, r3
 800c27a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c27c:	f7f8 fc06 	bl	8004a8c <HAL_GetTick>
 800c280:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	685a      	ldr	r2, [r3, #4]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	f022 0220 	bic.w	r2, r2, #32
 800c290:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d106      	bne.n	800c2a6 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c29c:	f043 0220 	orr.w	r2, r3, #32
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c2a4:	e009      	b.n	800c2ba <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	689b      	ldr	r3, [r3, #8]
 800c2b2:	f003 0302 	and.w	r3, r3, #2
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d0eb      	beq.n	800c292 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c2ba:	697a      	ldr	r2, [r7, #20]
 800c2bc:	2164      	movs	r1, #100	; 0x64
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f7ff ff8c 	bl	800c1dc <SPI_EndRxTxTransaction>
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d005      	beq.n	800c2d6 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ce:	f043 0220 	orr.w	r2, r3, #32
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	689b      	ldr	r3, [r3, #8]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d10a      	bne.n	800c2f4 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c2de:	2300      	movs	r3, #0
 800c2e0:	60fb      	str	r3, [r7, #12]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	60fb      	str	r3, [r7, #12]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	689b      	ldr	r3, [r3, #8]
 800c2f0:	60fb      	str	r3, [r7, #12]
 800c2f2:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d115      	bne.n	800c328 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c302:	b2db      	uxtb	r3, r3
 800c304:	2b04      	cmp	r3, #4
 800c306:	d107      	bne.n	800c318 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2201      	movs	r2, #1
 800c30c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f7ff fd13 	bl	800bd3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800c316:	e00e      	b.n	800c336 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2201      	movs	r2, #1
 800c31c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f7ff fd15 	bl	800bd50 <HAL_SPI_TxRxCpltCallback>
}
 800c326:	e006      	b.n	800c336 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2201      	movs	r2, #1
 800c32c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f7ff fd17 	bl	800bd64 <HAL_SPI_ErrorCallback>
}
 800c336:	bf00      	nop
 800c338:	3718      	adds	r7, #24
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	2000006c 	.word	0x2000006c
 800c344:	057619f1 	.word	0x057619f1

0800c348 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b084      	sub	sp, #16
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	685a      	ldr	r2, [r3, #4]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c35e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c360:	f7f8 fb94 	bl	8004a8c <HAL_GetTick>
 800c364:	4603      	mov	r3, r0
 800c366:	461a      	mov	r2, r3
 800c368:	2164      	movs	r1, #100	; 0x64
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f7ff fed0 	bl	800c110 <SPI_EndRxTransaction>
 800c370:	4603      	mov	r3, r0
 800c372:	2b00      	cmp	r3, #0
 800c374:	d005      	beq.n	800c382 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c37a:	f043 0220 	orr.w	r2, r3, #32
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	689b      	ldr	r3, [r3, #8]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d10a      	bne.n	800c3a0 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c38a:	2300      	movs	r3, #0
 800c38c:	60fb      	str	r3, [r7, #12]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	68db      	ldr	r3, [r3, #12]
 800c394:	60fb      	str	r3, [r7, #12]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	60fb      	str	r3, [r7, #12]
 800c39e:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d103      	bne.n	800c3b8 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f7ff fcc3 	bl	800bd3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800c3b6:	e002      	b.n	800c3be <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f7ff fcd3 	bl	800bd64 <HAL_SPI_ErrorCallback>
}
 800c3be:	bf00      	nop
 800c3c0:	3710      	adds	r7, #16
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd80      	pop	{r7, pc}
	...

0800c3c8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b086      	sub	sp, #24
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c3d0:	4b2c      	ldr	r3, [pc, #176]	; (800c484 <SPI_CloseTx_ISR+0xbc>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4a2c      	ldr	r2, [pc, #176]	; (800c488 <SPI_CloseTx_ISR+0xc0>)
 800c3d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c3da:	0a5b      	lsrs	r3, r3, #9
 800c3dc:	2264      	movs	r2, #100	; 0x64
 800c3de:	fb02 f303 	mul.w	r3, r2, r3
 800c3e2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c3e4:	f7f8 fb52 	bl	8004a8c <HAL_GetTick>
 800c3e8:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d106      	bne.n	800c3fe <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3f4:	f043 0220 	orr.w	r2, r3, #32
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c3fc:	e009      	b.n	800c412 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	3b01      	subs	r3, #1
 800c402:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	689b      	ldr	r3, [r3, #8]
 800c40a:	f003 0302 	and.w	r3, r3, #2
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d0eb      	beq.n	800c3ea <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	685a      	ldr	r2, [r3, #4]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c420:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c422:	697a      	ldr	r2, [r7, #20]
 800c424:	2164      	movs	r1, #100	; 0x64
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f7ff fed8 	bl	800c1dc <SPI_EndRxTxTransaction>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d005      	beq.n	800c43e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c436:	f043 0220 	orr.w	r2, r3, #32
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	689b      	ldr	r3, [r3, #8]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d10a      	bne.n	800c45c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c446:	2300      	movs	r3, #0
 800c448:	60fb      	str	r3, [r7, #12]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	68db      	ldr	r3, [r3, #12]
 800c450:	60fb      	str	r3, [r7, #12]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	689b      	ldr	r3, [r3, #8]
 800c458:	60fb      	str	r3, [r7, #12]
 800c45a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2201      	movs	r2, #1
 800c460:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d003      	beq.n	800c474 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f7ff fc79 	bl	800bd64 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800c472:	e002      	b.n	800c47a <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f7ff fc57 	bl	800bd28 <HAL_SPI_TxCpltCallback>
}
 800c47a:	bf00      	nop
 800c47c:	3718      	adds	r7, #24
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
 800c482:	bf00      	nop
 800c484:	2000006c 	.word	0x2000006c
 800c488:	057619f1 	.word	0x057619f1

0800c48c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b082      	sub	sp, #8
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d101      	bne.n	800c49e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c49a:	2301      	movs	r3, #1
 800c49c:	e01d      	b.n	800c4da <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4a4:	b2db      	uxtb	r3, r3
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d106      	bne.n	800c4b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f7f7 ff0a 	bl	80042cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2202      	movs	r2, #2
 800c4bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	4610      	mov	r0, r2
 800c4cc:	f000 fcc6 	bl	800ce5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c4d8:	2300      	movs	r3, #0
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	3708      	adds	r7, #8
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bd80      	pop	{r7, pc}

0800c4e2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c4e2:	b480      	push	{r7}
 800c4e4:	b085      	sub	sp, #20
 800c4e6:	af00      	add	r7, sp, #0
 800c4e8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2202      	movs	r2, #2
 800c4ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	689b      	ldr	r3, [r3, #8]
 800c4f8:	f003 0307 	and.w	r3, r3, #7
 800c4fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2b06      	cmp	r3, #6
 800c502:	d007      	beq.n	800c514 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f042 0201 	orr.w	r2, r2, #1
 800c512:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2201      	movs	r2, #1
 800c518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c51c:	2300      	movs	r3, #0
}
 800c51e:	4618      	mov	r0, r3
 800c520:	3714      	adds	r7, #20
 800c522:	46bd      	mov	sp, r7
 800c524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c528:	4770      	bx	lr

0800c52a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c52a:	b480      	push	{r7}
 800c52c:	b085      	sub	sp, #20
 800c52e:	af00      	add	r7, sp, #0
 800c530:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	68da      	ldr	r2, [r3, #12]
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f042 0201 	orr.w	r2, r2, #1
 800c540:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	689b      	ldr	r3, [r3, #8]
 800c548:	f003 0307 	and.w	r3, r3, #7
 800c54c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	2b06      	cmp	r3, #6
 800c552:	d007      	beq.n	800c564 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	681a      	ldr	r2, [r3, #0]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f042 0201 	orr.w	r2, r2, #1
 800c562:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c564:	2300      	movs	r3, #0
}
 800c566:	4618      	mov	r0, r3
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr

0800c572 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c572:	b480      	push	{r7}
 800c574:	b083      	sub	sp, #12
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	68da      	ldr	r2, [r3, #12]
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f022 0201 	bic.w	r2, r2, #1
 800c588:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	6a1a      	ldr	r2, [r3, #32]
 800c590:	f241 1311 	movw	r3, #4369	; 0x1111
 800c594:	4013      	ands	r3, r2
 800c596:	2b00      	cmp	r3, #0
 800c598:	d10f      	bne.n	800c5ba <HAL_TIM_Base_Stop_IT+0x48>
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	6a1a      	ldr	r2, [r3, #32]
 800c5a0:	f240 4344 	movw	r3, #1092	; 0x444
 800c5a4:	4013      	ands	r3, r2
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d107      	bne.n	800c5ba <HAL_TIM_Base_Stop_IT+0x48>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	681a      	ldr	r2, [r3, #0]
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f022 0201 	bic.w	r2, r2, #1
 800c5b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c5ba:	2300      	movs	r3, #0
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	370c      	adds	r7, #12
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b082      	sub	sp, #8
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d101      	bne.n	800c5da <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	e01d      	b.n	800c616 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c5e0:	b2db      	uxtb	r3, r3
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d106      	bne.n	800c5f4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f000 f815 	bl	800c61e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2202      	movs	r2, #2
 800c5f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681a      	ldr	r2, [r3, #0]
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	3304      	adds	r3, #4
 800c604:	4619      	mov	r1, r3
 800c606:	4610      	mov	r0, r2
 800c608:	f000 fc28 	bl	800ce5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2201      	movs	r2, #1
 800c610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c614:	2300      	movs	r3, #0
}
 800c616:	4618      	mov	r0, r3
 800c618:	3708      	adds	r7, #8
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bd80      	pop	{r7, pc}

0800c61e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800c61e:	b480      	push	{r7}
 800c620:	b083      	sub	sp, #12
 800c622:	af00      	add	r7, sp, #0
 800c624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800c626:	bf00      	nop
 800c628:	370c      	adds	r7, #12
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
	...

0800c634 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b084      	sub	sp, #16
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
 800c63c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	2201      	movs	r2, #1
 800c644:	6839      	ldr	r1, [r7, #0]
 800c646:	4618      	mov	r0, r3
 800c648:	f000 fef2 	bl	800d430 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	4a15      	ldr	r2, [pc, #84]	; (800c6a8 <HAL_TIM_OC_Start+0x74>)
 800c652:	4293      	cmp	r3, r2
 800c654:	d004      	beq.n	800c660 <HAL_TIM_OC_Start+0x2c>
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	4a14      	ldr	r2, [pc, #80]	; (800c6ac <HAL_TIM_OC_Start+0x78>)
 800c65c:	4293      	cmp	r3, r2
 800c65e:	d101      	bne.n	800c664 <HAL_TIM_OC_Start+0x30>
 800c660:	2301      	movs	r3, #1
 800c662:	e000      	b.n	800c666 <HAL_TIM_OC_Start+0x32>
 800c664:	2300      	movs	r3, #0
 800c666:	2b00      	cmp	r3, #0
 800c668:	d007      	beq.n	800c67a <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c678:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	689b      	ldr	r3, [r3, #8]
 800c680:	f003 0307 	and.w	r3, r3, #7
 800c684:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2b06      	cmp	r3, #6
 800c68a:	d007      	beq.n	800c69c <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	681a      	ldr	r2, [r3, #0]
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f042 0201 	orr.w	r2, r2, #1
 800c69a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c69c:	2300      	movs	r3, #0
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3710      	adds	r7, #16
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	40010000 	.word	0x40010000
 800c6ac:	40010400 	.word	0x40010400

0800c6b0 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b082      	sub	sp, #8
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	6839      	ldr	r1, [r7, #0]
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f000 feb4 	bl	800d430 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4a20      	ldr	r2, [pc, #128]	; (800c750 <HAL_TIM_OC_Stop+0xa0>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d004      	beq.n	800c6dc <HAL_TIM_OC_Stop+0x2c>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4a1f      	ldr	r2, [pc, #124]	; (800c754 <HAL_TIM_OC_Stop+0xa4>)
 800c6d8:	4293      	cmp	r3, r2
 800c6da:	d101      	bne.n	800c6e0 <HAL_TIM_OC_Stop+0x30>
 800c6dc:	2301      	movs	r3, #1
 800c6de:	e000      	b.n	800c6e2 <HAL_TIM_OC_Stop+0x32>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d017      	beq.n	800c716 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	6a1a      	ldr	r2, [r3, #32]
 800c6ec:	f241 1311 	movw	r3, #4369	; 0x1111
 800c6f0:	4013      	ands	r3, r2
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d10f      	bne.n	800c716 <HAL_TIM_OC_Stop+0x66>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	6a1a      	ldr	r2, [r3, #32]
 800c6fc:	f240 4344 	movw	r3, #1092	; 0x444
 800c700:	4013      	ands	r3, r2
 800c702:	2b00      	cmp	r3, #0
 800c704:	d107      	bne.n	800c716 <HAL_TIM_OC_Stop+0x66>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c714:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	6a1a      	ldr	r2, [r3, #32]
 800c71c:	f241 1311 	movw	r3, #4369	; 0x1111
 800c720:	4013      	ands	r3, r2
 800c722:	2b00      	cmp	r3, #0
 800c724:	d10f      	bne.n	800c746 <HAL_TIM_OC_Stop+0x96>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	6a1a      	ldr	r2, [r3, #32]
 800c72c:	f240 4344 	movw	r3, #1092	; 0x444
 800c730:	4013      	ands	r3, r2
 800c732:	2b00      	cmp	r3, #0
 800c734:	d107      	bne.n	800c746 <HAL_TIM_OC_Stop+0x96>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	681a      	ldr	r2, [r3, #0]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f022 0201 	bic.w	r2, r2, #1
 800c744:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3708      	adds	r7, #8
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	40010000 	.word	0x40010000
 800c754:	40010400 	.word	0x40010400

0800c758 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d101      	bne.n	800c76a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c766:	2301      	movs	r3, #1
 800c768:	e01d      	b.n	800c7a6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c770:	b2db      	uxtb	r3, r3
 800c772:	2b00      	cmp	r3, #0
 800c774:	d106      	bne.n	800c784 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f000 f815 	bl	800c7ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2202      	movs	r2, #2
 800c788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681a      	ldr	r2, [r3, #0]
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	3304      	adds	r3, #4
 800c794:	4619      	mov	r1, r3
 800c796:	4610      	mov	r0, r2
 800c798:	f000 fb60 	bl	800ce5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2201      	movs	r2, #1
 800c7a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c7a4:	2300      	movs	r3, #0
}
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	3708      	adds	r7, #8
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}

0800c7ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c7ae:	b480      	push	{r7}
 800c7b0:	b083      	sub	sp, #12
 800c7b2:	af00      	add	r7, sp, #0
 800c7b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c7b6:	bf00      	nop
 800c7b8:	370c      	adds	r7, #12
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr
	...

0800c7c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b084      	sub	sp, #16
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	2201      	movs	r2, #1
 800c7d4:	6839      	ldr	r1, [r7, #0]
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f000 fe2a 	bl	800d430 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4a15      	ldr	r2, [pc, #84]	; (800c838 <HAL_TIM_PWM_Start+0x74>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d004      	beq.n	800c7f0 <HAL_TIM_PWM_Start+0x2c>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	4a14      	ldr	r2, [pc, #80]	; (800c83c <HAL_TIM_PWM_Start+0x78>)
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d101      	bne.n	800c7f4 <HAL_TIM_PWM_Start+0x30>
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	e000      	b.n	800c7f6 <HAL_TIM_PWM_Start+0x32>
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d007      	beq.n	800c80a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c808:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	689b      	ldr	r3, [r3, #8]
 800c810:	f003 0307 	and.w	r3, r3, #7
 800c814:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2b06      	cmp	r3, #6
 800c81a:	d007      	beq.n	800c82c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	681a      	ldr	r2, [r3, #0]
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f042 0201 	orr.w	r2, r2, #1
 800c82a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c82c:	2300      	movs	r3, #0
}
 800c82e:	4618      	mov	r0, r3
 800c830:	3710      	adds	r7, #16
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}
 800c836:	bf00      	nop
 800c838:	40010000 	.word	0x40010000
 800c83c:	40010400 	.word	0x40010400

0800c840 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	691b      	ldr	r3, [r3, #16]
 800c84e:	f003 0302 	and.w	r3, r3, #2
 800c852:	2b02      	cmp	r3, #2
 800c854:	d122      	bne.n	800c89c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	68db      	ldr	r3, [r3, #12]
 800c85c:	f003 0302 	and.w	r3, r3, #2
 800c860:	2b02      	cmp	r3, #2
 800c862:	d11b      	bne.n	800c89c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f06f 0202 	mvn.w	r2, #2
 800c86c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2201      	movs	r2, #1
 800c872:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	699b      	ldr	r3, [r3, #24]
 800c87a:	f003 0303 	and.w	r3, r3, #3
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d003      	beq.n	800c88a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 facb 	bl	800ce1e <HAL_TIM_IC_CaptureCallback>
 800c888:	e005      	b.n	800c896 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 fabd 	bl	800ce0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f000 face 	bl	800ce32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2200      	movs	r2, #0
 800c89a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	691b      	ldr	r3, [r3, #16]
 800c8a2:	f003 0304 	and.w	r3, r3, #4
 800c8a6:	2b04      	cmp	r3, #4
 800c8a8:	d122      	bne.n	800c8f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	68db      	ldr	r3, [r3, #12]
 800c8b0:	f003 0304 	and.w	r3, r3, #4
 800c8b4:	2b04      	cmp	r3, #4
 800c8b6:	d11b      	bne.n	800c8f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	f06f 0204 	mvn.w	r2, #4
 800c8c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	2202      	movs	r2, #2
 800c8c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	699b      	ldr	r3, [r3, #24]
 800c8ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d003      	beq.n	800c8de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f000 faa1 	bl	800ce1e <HAL_TIM_IC_CaptureCallback>
 800c8dc:	e005      	b.n	800c8ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f000 fa93 	bl	800ce0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f000 faa4 	bl	800ce32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	691b      	ldr	r3, [r3, #16]
 800c8f6:	f003 0308 	and.w	r3, r3, #8
 800c8fa:	2b08      	cmp	r3, #8
 800c8fc:	d122      	bne.n	800c944 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	68db      	ldr	r3, [r3, #12]
 800c904:	f003 0308 	and.w	r3, r3, #8
 800c908:	2b08      	cmp	r3, #8
 800c90a:	d11b      	bne.n	800c944 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f06f 0208 	mvn.w	r2, #8
 800c914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2204      	movs	r2, #4
 800c91a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	69db      	ldr	r3, [r3, #28]
 800c922:	f003 0303 	and.w	r3, r3, #3
 800c926:	2b00      	cmp	r3, #0
 800c928:	d003      	beq.n	800c932 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f000 fa77 	bl	800ce1e <HAL_TIM_IC_CaptureCallback>
 800c930:	e005      	b.n	800c93e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f000 fa69 	bl	800ce0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f000 fa7a 	bl	800ce32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2200      	movs	r2, #0
 800c942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	691b      	ldr	r3, [r3, #16]
 800c94a:	f003 0310 	and.w	r3, r3, #16
 800c94e:	2b10      	cmp	r3, #16
 800c950:	d122      	bne.n	800c998 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	68db      	ldr	r3, [r3, #12]
 800c958:	f003 0310 	and.w	r3, r3, #16
 800c95c:	2b10      	cmp	r3, #16
 800c95e:	d11b      	bne.n	800c998 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f06f 0210 	mvn.w	r2, #16
 800c968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2208      	movs	r2, #8
 800c96e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	69db      	ldr	r3, [r3, #28]
 800c976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d003      	beq.n	800c986 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c97e:	6878      	ldr	r0, [r7, #4]
 800c980:	f000 fa4d 	bl	800ce1e <HAL_TIM_IC_CaptureCallback>
 800c984:	e005      	b.n	800c992 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 fa3f 	bl	800ce0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f000 fa50 	bl	800ce32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2200      	movs	r2, #0
 800c996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	691b      	ldr	r3, [r3, #16]
 800c99e:	f003 0301 	and.w	r3, r3, #1
 800c9a2:	2b01      	cmp	r3, #1
 800c9a4:	d10e      	bne.n	800c9c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	68db      	ldr	r3, [r3, #12]
 800c9ac:	f003 0301 	and.w	r3, r3, #1
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	d107      	bne.n	800c9c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	f06f 0201 	mvn.w	r2, #1
 800c9bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f7f6 f924 	bl	8002c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	691b      	ldr	r3, [r3, #16]
 800c9ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9ce:	2b80      	cmp	r3, #128	; 0x80
 800c9d0:	d10e      	bne.n	800c9f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	68db      	ldr	r3, [r3, #12]
 800c9d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9dc:	2b80      	cmp	r3, #128	; 0x80
 800c9de:	d107      	bne.n	800c9f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c9e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c9ea:	6878      	ldr	r0, [r7, #4]
 800c9ec:	f000 fe1e 	bl	800d62c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	691b      	ldr	r3, [r3, #16]
 800c9f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9fa:	2b40      	cmp	r3, #64	; 0x40
 800c9fc:	d10e      	bne.n	800ca1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	68db      	ldr	r3, [r3, #12]
 800ca04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca08:	2b40      	cmp	r3, #64	; 0x40
 800ca0a:	d107      	bne.n	800ca1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ca14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f000 fa15 	bl	800ce46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	691b      	ldr	r3, [r3, #16]
 800ca22:	f003 0320 	and.w	r3, r3, #32
 800ca26:	2b20      	cmp	r3, #32
 800ca28:	d10e      	bne.n	800ca48 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	f003 0320 	and.w	r3, r3, #32
 800ca34:	2b20      	cmp	r3, #32
 800ca36:	d107      	bne.n	800ca48 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f06f 0220 	mvn.w	r2, #32
 800ca40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f000 fde8 	bl	800d618 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ca48:	bf00      	nop
 800ca4a:	3708      	adds	r7, #8
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	bd80      	pop	{r7, pc}

0800ca50 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b084      	sub	sp, #16
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	60f8      	str	r0, [r7, #12]
 800ca58:	60b9      	str	r1, [r7, #8]
 800ca5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ca62:	2b01      	cmp	r3, #1
 800ca64:	d101      	bne.n	800ca6a <HAL_TIM_OC_ConfigChannel+0x1a>
 800ca66:	2302      	movs	r3, #2
 800ca68:	e04e      	b.n	800cb08 <HAL_TIM_OC_ConfigChannel+0xb8>
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	2201      	movs	r2, #1
 800ca6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	2202      	movs	r2, #2
 800ca76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2b0c      	cmp	r3, #12
 800ca7e:	d839      	bhi.n	800caf4 <HAL_TIM_OC_ConfigChannel+0xa4>
 800ca80:	a201      	add	r2, pc, #4	; (adr r2, 800ca88 <HAL_TIM_OC_ConfigChannel+0x38>)
 800ca82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca86:	bf00      	nop
 800ca88:	0800cabd 	.word	0x0800cabd
 800ca8c:	0800caf5 	.word	0x0800caf5
 800ca90:	0800caf5 	.word	0x0800caf5
 800ca94:	0800caf5 	.word	0x0800caf5
 800ca98:	0800cacb 	.word	0x0800cacb
 800ca9c:	0800caf5 	.word	0x0800caf5
 800caa0:	0800caf5 	.word	0x0800caf5
 800caa4:	0800caf5 	.word	0x0800caf5
 800caa8:	0800cad9 	.word	0x0800cad9
 800caac:	0800caf5 	.word	0x0800caf5
 800cab0:	0800caf5 	.word	0x0800caf5
 800cab4:	0800caf5 	.word	0x0800caf5
 800cab8:	0800cae7 	.word	0x0800cae7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68b9      	ldr	r1, [r7, #8]
 800cac2:	4618      	mov	r0, r3
 800cac4:	f000 fa6a 	bl	800cf9c <TIM_OC1_SetConfig>
      break;
 800cac8:	e015      	b.n	800caf6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	68b9      	ldr	r1, [r7, #8]
 800cad0:	4618      	mov	r0, r3
 800cad2:	f000 fad3 	bl	800d07c <TIM_OC2_SetConfig>
      break;
 800cad6:	e00e      	b.n	800caf6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	68b9      	ldr	r1, [r7, #8]
 800cade:	4618      	mov	r0, r3
 800cae0:	f000 fb42 	bl	800d168 <TIM_OC3_SetConfig>
      break;
 800cae4:	e007      	b.n	800caf6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	68b9      	ldr	r1, [r7, #8]
 800caec:	4618      	mov	r0, r3
 800caee:	f000 fbaf 	bl	800d250 <TIM_OC4_SetConfig>
      break;
 800caf2:	e000      	b.n	800caf6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800caf4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2201      	movs	r2, #1
 800cafa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	2200      	movs	r2, #0
 800cb02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cb06:	2300      	movs	r3, #0
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3710      	adds	r7, #16
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b084      	sub	sp, #16
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	60f8      	str	r0, [r7, #12]
 800cb18:	60b9      	str	r1, [r7, #8]
 800cb1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	d101      	bne.n	800cb2a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800cb26:	2302      	movs	r3, #2
 800cb28:	e0b4      	b.n	800cc94 <HAL_TIM_PWM_ConfigChannel+0x184>
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2201      	movs	r2, #1
 800cb2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2202      	movs	r2, #2
 800cb36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2b0c      	cmp	r3, #12
 800cb3e:	f200 809f 	bhi.w	800cc80 <HAL_TIM_PWM_ConfigChannel+0x170>
 800cb42:	a201      	add	r2, pc, #4	; (adr r2, 800cb48 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800cb44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb48:	0800cb7d 	.word	0x0800cb7d
 800cb4c:	0800cc81 	.word	0x0800cc81
 800cb50:	0800cc81 	.word	0x0800cc81
 800cb54:	0800cc81 	.word	0x0800cc81
 800cb58:	0800cbbd 	.word	0x0800cbbd
 800cb5c:	0800cc81 	.word	0x0800cc81
 800cb60:	0800cc81 	.word	0x0800cc81
 800cb64:	0800cc81 	.word	0x0800cc81
 800cb68:	0800cbff 	.word	0x0800cbff
 800cb6c:	0800cc81 	.word	0x0800cc81
 800cb70:	0800cc81 	.word	0x0800cc81
 800cb74:	0800cc81 	.word	0x0800cc81
 800cb78:	0800cc3f 	.word	0x0800cc3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68b9      	ldr	r1, [r7, #8]
 800cb82:	4618      	mov	r0, r3
 800cb84:	f000 fa0a 	bl	800cf9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	699a      	ldr	r2, [r3, #24]
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f042 0208 	orr.w	r2, r2, #8
 800cb96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	699a      	ldr	r2, [r3, #24]
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f022 0204 	bic.w	r2, r2, #4
 800cba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	6999      	ldr	r1, [r3, #24]
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	691a      	ldr	r2, [r3, #16]
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	430a      	orrs	r2, r1
 800cbb8:	619a      	str	r2, [r3, #24]
      break;
 800cbba:	e062      	b.n	800cc82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	68b9      	ldr	r1, [r7, #8]
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f000 fa5a 	bl	800d07c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	699a      	ldr	r2, [r3, #24]
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cbd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	699a      	ldr	r2, [r3, #24]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cbe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	6999      	ldr	r1, [r3, #24]
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	691b      	ldr	r3, [r3, #16]
 800cbf2:	021a      	lsls	r2, r3, #8
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	430a      	orrs	r2, r1
 800cbfa:	619a      	str	r2, [r3, #24]
      break;
 800cbfc:	e041      	b.n	800cc82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	68b9      	ldr	r1, [r7, #8]
 800cc04:	4618      	mov	r0, r3
 800cc06:	f000 faaf 	bl	800d168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	69da      	ldr	r2, [r3, #28]
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f042 0208 	orr.w	r2, r2, #8
 800cc18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	69da      	ldr	r2, [r3, #28]
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f022 0204 	bic.w	r2, r2, #4
 800cc28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	69d9      	ldr	r1, [r3, #28]
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	691a      	ldr	r2, [r3, #16]
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	430a      	orrs	r2, r1
 800cc3a:	61da      	str	r2, [r3, #28]
      break;
 800cc3c:	e021      	b.n	800cc82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	68b9      	ldr	r1, [r7, #8]
 800cc44:	4618      	mov	r0, r3
 800cc46:	f000 fb03 	bl	800d250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	69da      	ldr	r2, [r3, #28]
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cc58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	69da      	ldr	r2, [r3, #28]
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cc68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	69d9      	ldr	r1, [r3, #28]
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	691b      	ldr	r3, [r3, #16]
 800cc74:	021a      	lsls	r2, r3, #8
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	430a      	orrs	r2, r1
 800cc7c:	61da      	str	r2, [r3, #28]
      break;
 800cc7e:	e000      	b.n	800cc82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800cc80:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	2201      	movs	r2, #1
 800cc86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc92:	2300      	movs	r3, #0
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3710      	adds	r7, #16
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}

0800cc9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b084      	sub	sp, #16
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d101      	bne.n	800ccb4 <HAL_TIM_ConfigClockSource+0x18>
 800ccb0:	2302      	movs	r3, #2
 800ccb2:	e0a6      	b.n	800ce02 <HAL_TIM_ConfigClockSource+0x166>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2201      	movs	r2, #1
 800ccb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2202      	movs	r2, #2
 800ccc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	689b      	ldr	r3, [r3, #8]
 800ccca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ccd2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ccda:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	68fa      	ldr	r2, [r7, #12]
 800cce2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	2b40      	cmp	r3, #64	; 0x40
 800ccea:	d067      	beq.n	800cdbc <HAL_TIM_ConfigClockSource+0x120>
 800ccec:	2b40      	cmp	r3, #64	; 0x40
 800ccee:	d80b      	bhi.n	800cd08 <HAL_TIM_ConfigClockSource+0x6c>
 800ccf0:	2b10      	cmp	r3, #16
 800ccf2:	d073      	beq.n	800cddc <HAL_TIM_ConfigClockSource+0x140>
 800ccf4:	2b10      	cmp	r3, #16
 800ccf6:	d802      	bhi.n	800ccfe <HAL_TIM_ConfigClockSource+0x62>
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d06f      	beq.n	800cddc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ccfc:	e078      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ccfe:	2b20      	cmp	r3, #32
 800cd00:	d06c      	beq.n	800cddc <HAL_TIM_ConfigClockSource+0x140>
 800cd02:	2b30      	cmp	r3, #48	; 0x30
 800cd04:	d06a      	beq.n	800cddc <HAL_TIM_ConfigClockSource+0x140>
      break;
 800cd06:	e073      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800cd08:	2b70      	cmp	r3, #112	; 0x70
 800cd0a:	d00d      	beq.n	800cd28 <HAL_TIM_ConfigClockSource+0x8c>
 800cd0c:	2b70      	cmp	r3, #112	; 0x70
 800cd0e:	d804      	bhi.n	800cd1a <HAL_TIM_ConfigClockSource+0x7e>
 800cd10:	2b50      	cmp	r3, #80	; 0x50
 800cd12:	d033      	beq.n	800cd7c <HAL_TIM_ConfigClockSource+0xe0>
 800cd14:	2b60      	cmp	r3, #96	; 0x60
 800cd16:	d041      	beq.n	800cd9c <HAL_TIM_ConfigClockSource+0x100>
      break;
 800cd18:	e06a      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800cd1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd1e:	d066      	beq.n	800cdee <HAL_TIM_ConfigClockSource+0x152>
 800cd20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cd24:	d017      	beq.n	800cd56 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800cd26:	e063      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6818      	ldr	r0, [r3, #0]
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	6899      	ldr	r1, [r3, #8]
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	685a      	ldr	r2, [r3, #4]
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	68db      	ldr	r3, [r3, #12]
 800cd38:	f000 fb5a 	bl	800d3f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	689b      	ldr	r3, [r3, #8]
 800cd42:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cd4a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	68fa      	ldr	r2, [r7, #12]
 800cd52:	609a      	str	r2, [r3, #8]
      break;
 800cd54:	e04c      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	6818      	ldr	r0, [r3, #0]
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	6899      	ldr	r1, [r3, #8]
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	685a      	ldr	r2, [r3, #4]
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	f000 fb43 	bl	800d3f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	689a      	ldr	r2, [r3, #8]
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cd78:	609a      	str	r2, [r3, #8]
      break;
 800cd7a:	e039      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	6818      	ldr	r0, [r3, #0]
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	6859      	ldr	r1, [r3, #4]
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	68db      	ldr	r3, [r3, #12]
 800cd88:	461a      	mov	r2, r3
 800cd8a:	f000 fab7 	bl	800d2fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	2150      	movs	r1, #80	; 0x50
 800cd94:	4618      	mov	r0, r3
 800cd96:	f000 fb10 	bl	800d3ba <TIM_ITRx_SetConfig>
      break;
 800cd9a:	e029      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6818      	ldr	r0, [r3, #0]
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	6859      	ldr	r1, [r3, #4]
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	461a      	mov	r2, r3
 800cdaa:	f000 fad6 	bl	800d35a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	2160      	movs	r1, #96	; 0x60
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f000 fb00 	bl	800d3ba <TIM_ITRx_SetConfig>
      break;
 800cdba:	e019      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6818      	ldr	r0, [r3, #0]
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	6859      	ldr	r1, [r3, #4]
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	68db      	ldr	r3, [r3, #12]
 800cdc8:	461a      	mov	r2, r3
 800cdca:	f000 fa97 	bl	800d2fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	2140      	movs	r1, #64	; 0x40
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f000 faf0 	bl	800d3ba <TIM_ITRx_SetConfig>
      break;
 800cdda:	e009      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681a      	ldr	r2, [r3, #0]
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4619      	mov	r1, r3
 800cde6:	4610      	mov	r0, r2
 800cde8:	f000 fae7 	bl	800d3ba <TIM_ITRx_SetConfig>
      break;
 800cdec:	e000      	b.n	800cdf0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800cdee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2201      	movs	r2, #1
 800cdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ce00:	2300      	movs	r3, #0
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3710      	adds	r7, #16
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}

0800ce0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce0a:	b480      	push	{r7}
 800ce0c:	b083      	sub	sp, #12
 800ce0e:	af00      	add	r7, sp, #0
 800ce10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ce12:	bf00      	nop
 800ce14:	370c      	adds	r7, #12
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr

0800ce1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ce1e:	b480      	push	{r7}
 800ce20:	b083      	sub	sp, #12
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ce26:	bf00      	nop
 800ce28:	370c      	adds	r7, #12
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr

0800ce32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ce32:	b480      	push	{r7}
 800ce34:	b083      	sub	sp, #12
 800ce36:	af00      	add	r7, sp, #0
 800ce38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ce3a:	bf00      	nop
 800ce3c:	370c      	adds	r7, #12
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce44:	4770      	bx	lr

0800ce46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ce46:	b480      	push	{r7}
 800ce48:	b083      	sub	sp, #12
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ce4e:	bf00      	nop
 800ce50:	370c      	adds	r7, #12
 800ce52:	46bd      	mov	sp, r7
 800ce54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce58:	4770      	bx	lr
	...

0800ce5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b085      	sub	sp, #20
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
 800ce64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	4a40      	ldr	r2, [pc, #256]	; (800cf70 <TIM_Base_SetConfig+0x114>)
 800ce70:	4293      	cmp	r3, r2
 800ce72:	d013      	beq.n	800ce9c <TIM_Base_SetConfig+0x40>
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce7a:	d00f      	beq.n	800ce9c <TIM_Base_SetConfig+0x40>
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	4a3d      	ldr	r2, [pc, #244]	; (800cf74 <TIM_Base_SetConfig+0x118>)
 800ce80:	4293      	cmp	r3, r2
 800ce82:	d00b      	beq.n	800ce9c <TIM_Base_SetConfig+0x40>
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	4a3c      	ldr	r2, [pc, #240]	; (800cf78 <TIM_Base_SetConfig+0x11c>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d007      	beq.n	800ce9c <TIM_Base_SetConfig+0x40>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4a3b      	ldr	r2, [pc, #236]	; (800cf7c <TIM_Base_SetConfig+0x120>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d003      	beq.n	800ce9c <TIM_Base_SetConfig+0x40>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	4a3a      	ldr	r2, [pc, #232]	; (800cf80 <TIM_Base_SetConfig+0x124>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d108      	bne.n	800ceae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	685b      	ldr	r3, [r3, #4]
 800cea8:	68fa      	ldr	r2, [r7, #12]
 800ceaa:	4313      	orrs	r3, r2
 800ceac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	4a2f      	ldr	r2, [pc, #188]	; (800cf70 <TIM_Base_SetConfig+0x114>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d02b      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cebc:	d027      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	4a2c      	ldr	r2, [pc, #176]	; (800cf74 <TIM_Base_SetConfig+0x118>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d023      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	4a2b      	ldr	r2, [pc, #172]	; (800cf78 <TIM_Base_SetConfig+0x11c>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d01f      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	4a2a      	ldr	r2, [pc, #168]	; (800cf7c <TIM_Base_SetConfig+0x120>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d01b      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	4a29      	ldr	r2, [pc, #164]	; (800cf80 <TIM_Base_SetConfig+0x124>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d017      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	4a28      	ldr	r2, [pc, #160]	; (800cf84 <TIM_Base_SetConfig+0x128>)
 800cee2:	4293      	cmp	r3, r2
 800cee4:	d013      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	4a27      	ldr	r2, [pc, #156]	; (800cf88 <TIM_Base_SetConfig+0x12c>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d00f      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	4a26      	ldr	r2, [pc, #152]	; (800cf8c <TIM_Base_SetConfig+0x130>)
 800cef2:	4293      	cmp	r3, r2
 800cef4:	d00b      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	4a25      	ldr	r2, [pc, #148]	; (800cf90 <TIM_Base_SetConfig+0x134>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d007      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	4a24      	ldr	r2, [pc, #144]	; (800cf94 <TIM_Base_SetConfig+0x138>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d003      	beq.n	800cf0e <TIM_Base_SetConfig+0xb2>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	4a23      	ldr	r2, [pc, #140]	; (800cf98 <TIM_Base_SetConfig+0x13c>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d108      	bne.n	800cf20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cf14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	68db      	ldr	r3, [r3, #12]
 800cf1a:	68fa      	ldr	r2, [r7, #12]
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cf26:	683b      	ldr	r3, [r7, #0]
 800cf28:	695b      	ldr	r3, [r3, #20]
 800cf2a:	4313      	orrs	r3, r2
 800cf2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	68fa      	ldr	r2, [r7, #12]
 800cf32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	689a      	ldr	r2, [r3, #8]
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	681a      	ldr	r2, [r3, #0]
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	4a0a      	ldr	r2, [pc, #40]	; (800cf70 <TIM_Base_SetConfig+0x114>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d003      	beq.n	800cf54 <TIM_Base_SetConfig+0xf8>
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	4a0c      	ldr	r2, [pc, #48]	; (800cf80 <TIM_Base_SetConfig+0x124>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d103      	bne.n	800cf5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	691a      	ldr	r2, [r3, #16]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2201      	movs	r2, #1
 800cf60:	615a      	str	r2, [r3, #20]
}
 800cf62:	bf00      	nop
 800cf64:	3714      	adds	r7, #20
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr
 800cf6e:	bf00      	nop
 800cf70:	40010000 	.word	0x40010000
 800cf74:	40000400 	.word	0x40000400
 800cf78:	40000800 	.word	0x40000800
 800cf7c:	40000c00 	.word	0x40000c00
 800cf80:	40010400 	.word	0x40010400
 800cf84:	40014000 	.word	0x40014000
 800cf88:	40014400 	.word	0x40014400
 800cf8c:	40014800 	.word	0x40014800
 800cf90:	40001800 	.word	0x40001800
 800cf94:	40001c00 	.word	0x40001c00
 800cf98:	40002000 	.word	0x40002000

0800cf9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b087      	sub	sp, #28
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6a1b      	ldr	r3, [r3, #32]
 800cfaa:	f023 0201 	bic.w	r2, r3, #1
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6a1b      	ldr	r3, [r3, #32]
 800cfb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	685b      	ldr	r3, [r3, #4]
 800cfbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	699b      	ldr	r3, [r3, #24]
 800cfc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	f023 0303 	bic.w	r3, r3, #3
 800cfd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	68fa      	ldr	r2, [r7, #12]
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	f023 0302 	bic.w	r3, r3, #2
 800cfe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	689b      	ldr	r3, [r3, #8]
 800cfea:	697a      	ldr	r2, [r7, #20]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	4a20      	ldr	r2, [pc, #128]	; (800d074 <TIM_OC1_SetConfig+0xd8>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d003      	beq.n	800d000 <TIM_OC1_SetConfig+0x64>
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	4a1f      	ldr	r2, [pc, #124]	; (800d078 <TIM_OC1_SetConfig+0xdc>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d10c      	bne.n	800d01a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	f023 0308 	bic.w	r3, r3, #8
 800d006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	68db      	ldr	r3, [r3, #12]
 800d00c:	697a      	ldr	r2, [r7, #20]
 800d00e:	4313      	orrs	r3, r2
 800d010:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	f023 0304 	bic.w	r3, r3, #4
 800d018:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4a15      	ldr	r2, [pc, #84]	; (800d074 <TIM_OC1_SetConfig+0xd8>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d003      	beq.n	800d02a <TIM_OC1_SetConfig+0x8e>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	4a14      	ldr	r2, [pc, #80]	; (800d078 <TIM_OC1_SetConfig+0xdc>)
 800d026:	4293      	cmp	r3, r2
 800d028:	d111      	bne.n	800d04e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d030:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d038:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	695b      	ldr	r3, [r3, #20]
 800d03e:	693a      	ldr	r2, [r7, #16]
 800d040:	4313      	orrs	r3, r2
 800d042:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	699b      	ldr	r3, [r3, #24]
 800d048:	693a      	ldr	r2, [r7, #16]
 800d04a:	4313      	orrs	r3, r2
 800d04c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	693a      	ldr	r2, [r7, #16]
 800d052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	68fa      	ldr	r2, [r7, #12]
 800d058:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	685a      	ldr	r2, [r3, #4]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	697a      	ldr	r2, [r7, #20]
 800d066:	621a      	str	r2, [r3, #32]
}
 800d068:	bf00      	nop
 800d06a:	371c      	adds	r7, #28
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr
 800d074:	40010000 	.word	0x40010000
 800d078:	40010400 	.word	0x40010400

0800d07c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d07c:	b480      	push	{r7}
 800d07e:	b087      	sub	sp, #28
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
 800d084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6a1b      	ldr	r3, [r3, #32]
 800d08a:	f023 0210 	bic.w	r2, r3, #16
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6a1b      	ldr	r3, [r3, #32]
 800d096:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	699b      	ldr	r3, [r3, #24]
 800d0a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d0aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	021b      	lsls	r3, r3, #8
 800d0ba:	68fa      	ldr	r2, [r7, #12]
 800d0bc:	4313      	orrs	r3, r2
 800d0be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	f023 0320 	bic.w	r3, r3, #32
 800d0c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	689b      	ldr	r3, [r3, #8]
 800d0cc:	011b      	lsls	r3, r3, #4
 800d0ce:	697a      	ldr	r2, [r7, #20]
 800d0d0:	4313      	orrs	r3, r2
 800d0d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	4a22      	ldr	r2, [pc, #136]	; (800d160 <TIM_OC2_SetConfig+0xe4>)
 800d0d8:	4293      	cmp	r3, r2
 800d0da:	d003      	beq.n	800d0e4 <TIM_OC2_SetConfig+0x68>
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	4a21      	ldr	r2, [pc, #132]	; (800d164 <TIM_OC2_SetConfig+0xe8>)
 800d0e0:	4293      	cmp	r3, r2
 800d0e2:	d10d      	bne.n	800d100 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d0e4:	697b      	ldr	r3, [r7, #20]
 800d0e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d0ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	68db      	ldr	r3, [r3, #12]
 800d0f0:	011b      	lsls	r3, r3, #4
 800d0f2:	697a      	ldr	r2, [r7, #20]
 800d0f4:	4313      	orrs	r3, r2
 800d0f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d0fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	4a17      	ldr	r2, [pc, #92]	; (800d160 <TIM_OC2_SetConfig+0xe4>)
 800d104:	4293      	cmp	r3, r2
 800d106:	d003      	beq.n	800d110 <TIM_OC2_SetConfig+0x94>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	4a16      	ldr	r2, [pc, #88]	; (800d164 <TIM_OC2_SetConfig+0xe8>)
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d113      	bne.n	800d138 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d116:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d11e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	695b      	ldr	r3, [r3, #20]
 800d124:	009b      	lsls	r3, r3, #2
 800d126:	693a      	ldr	r2, [r7, #16]
 800d128:	4313      	orrs	r3, r2
 800d12a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	699b      	ldr	r3, [r3, #24]
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	693a      	ldr	r2, [r7, #16]
 800d134:	4313      	orrs	r3, r2
 800d136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	693a      	ldr	r2, [r7, #16]
 800d13c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	68fa      	ldr	r2, [r7, #12]
 800d142:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	685a      	ldr	r2, [r3, #4]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	697a      	ldr	r2, [r7, #20]
 800d150:	621a      	str	r2, [r3, #32]
}
 800d152:	bf00      	nop
 800d154:	371c      	adds	r7, #28
 800d156:	46bd      	mov	sp, r7
 800d158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15c:	4770      	bx	lr
 800d15e:	bf00      	nop
 800d160:	40010000 	.word	0x40010000
 800d164:	40010400 	.word	0x40010400

0800d168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d168:	b480      	push	{r7}
 800d16a:	b087      	sub	sp, #28
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
 800d170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	6a1b      	ldr	r3, [r3, #32]
 800d176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6a1b      	ldr	r3, [r3, #32]
 800d182:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	69db      	ldr	r3, [r3, #28]
 800d18e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f023 0303 	bic.w	r3, r3, #3
 800d19e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	68fa      	ldr	r2, [r7, #12]
 800d1a6:	4313      	orrs	r3, r2
 800d1a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d1aa:	697b      	ldr	r3, [r7, #20]
 800d1ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d1b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	021b      	lsls	r3, r3, #8
 800d1b8:	697a      	ldr	r2, [r7, #20]
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	4a21      	ldr	r2, [pc, #132]	; (800d248 <TIM_OC3_SetConfig+0xe0>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d003      	beq.n	800d1ce <TIM_OC3_SetConfig+0x66>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	4a20      	ldr	r2, [pc, #128]	; (800d24c <TIM_OC3_SetConfig+0xe4>)
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	d10d      	bne.n	800d1ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d1d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	68db      	ldr	r3, [r3, #12]
 800d1da:	021b      	lsls	r3, r3, #8
 800d1dc:	697a      	ldr	r2, [r7, #20]
 800d1de:	4313      	orrs	r3, r2
 800d1e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d1e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	4a16      	ldr	r2, [pc, #88]	; (800d248 <TIM_OC3_SetConfig+0xe0>)
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	d003      	beq.n	800d1fa <TIM_OC3_SetConfig+0x92>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	4a15      	ldr	r2, [pc, #84]	; (800d24c <TIM_OC3_SetConfig+0xe4>)
 800d1f6:	4293      	cmp	r3, r2
 800d1f8:	d113      	bne.n	800d222 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	695b      	ldr	r3, [r3, #20]
 800d20e:	011b      	lsls	r3, r3, #4
 800d210:	693a      	ldr	r2, [r7, #16]
 800d212:	4313      	orrs	r3, r2
 800d214:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	699b      	ldr	r3, [r3, #24]
 800d21a:	011b      	lsls	r3, r3, #4
 800d21c:	693a      	ldr	r2, [r7, #16]
 800d21e:	4313      	orrs	r3, r2
 800d220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	693a      	ldr	r2, [r7, #16]
 800d226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	68fa      	ldr	r2, [r7, #12]
 800d22c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	685a      	ldr	r2, [r3, #4]
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	697a      	ldr	r2, [r7, #20]
 800d23a:	621a      	str	r2, [r3, #32]
}
 800d23c:	bf00      	nop
 800d23e:	371c      	adds	r7, #28
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr
 800d248:	40010000 	.word	0x40010000
 800d24c:	40010400 	.word	0x40010400

0800d250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d250:	b480      	push	{r7}
 800d252:	b087      	sub	sp, #28
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
 800d258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	6a1b      	ldr	r3, [r3, #32]
 800d25e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	6a1b      	ldr	r3, [r3, #32]
 800d26a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	685b      	ldr	r3, [r3, #4]
 800d270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	69db      	ldr	r3, [r3, #28]
 800d276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d27e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	021b      	lsls	r3, r3, #8
 800d28e:	68fa      	ldr	r2, [r7, #12]
 800d290:	4313      	orrs	r3, r2
 800d292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d294:	693b      	ldr	r3, [r7, #16]
 800d296:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d29a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	689b      	ldr	r3, [r3, #8]
 800d2a0:	031b      	lsls	r3, r3, #12
 800d2a2:	693a      	ldr	r2, [r7, #16]
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4a12      	ldr	r2, [pc, #72]	; (800d2f4 <TIM_OC4_SetConfig+0xa4>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d003      	beq.n	800d2b8 <TIM_OC4_SetConfig+0x68>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a11      	ldr	r2, [pc, #68]	; (800d2f8 <TIM_OC4_SetConfig+0xa8>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d109      	bne.n	800d2cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d2be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	695b      	ldr	r3, [r3, #20]
 800d2c4:	019b      	lsls	r3, r3, #6
 800d2c6:	697a      	ldr	r2, [r7, #20]
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	697a      	ldr	r2, [r7, #20]
 800d2d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	68fa      	ldr	r2, [r7, #12]
 800d2d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	685a      	ldr	r2, [r3, #4]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	693a      	ldr	r2, [r7, #16]
 800d2e4:	621a      	str	r2, [r3, #32]
}
 800d2e6:	bf00      	nop
 800d2e8:	371c      	adds	r7, #28
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f0:	4770      	bx	lr
 800d2f2:	bf00      	nop
 800d2f4:	40010000 	.word	0x40010000
 800d2f8:	40010400 	.word	0x40010400

0800d2fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b087      	sub	sp, #28
 800d300:	af00      	add	r7, sp, #0
 800d302:	60f8      	str	r0, [r7, #12]
 800d304:	60b9      	str	r1, [r7, #8]
 800d306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	6a1b      	ldr	r3, [r3, #32]
 800d30c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	6a1b      	ldr	r3, [r3, #32]
 800d312:	f023 0201 	bic.w	r2, r3, #1
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	699b      	ldr	r3, [r3, #24]
 800d31e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	011b      	lsls	r3, r3, #4
 800d32c:	693a      	ldr	r2, [r7, #16]
 800d32e:	4313      	orrs	r3, r2
 800d330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d332:	697b      	ldr	r3, [r7, #20]
 800d334:	f023 030a 	bic.w	r3, r3, #10
 800d338:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d33a:	697a      	ldr	r2, [r7, #20]
 800d33c:	68bb      	ldr	r3, [r7, #8]
 800d33e:	4313      	orrs	r3, r2
 800d340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	693a      	ldr	r2, [r7, #16]
 800d346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	697a      	ldr	r2, [r7, #20]
 800d34c:	621a      	str	r2, [r3, #32]
}
 800d34e:	bf00      	nop
 800d350:	371c      	adds	r7, #28
 800d352:	46bd      	mov	sp, r7
 800d354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d358:	4770      	bx	lr

0800d35a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d35a:	b480      	push	{r7}
 800d35c:	b087      	sub	sp, #28
 800d35e:	af00      	add	r7, sp, #0
 800d360:	60f8      	str	r0, [r7, #12]
 800d362:	60b9      	str	r1, [r7, #8]
 800d364:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	6a1b      	ldr	r3, [r3, #32]
 800d36a:	f023 0210 	bic.w	r2, r3, #16
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	699b      	ldr	r3, [r3, #24]
 800d376:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6a1b      	ldr	r3, [r3, #32]
 800d37c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d384:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	031b      	lsls	r3, r3, #12
 800d38a:	697a      	ldr	r2, [r7, #20]
 800d38c:	4313      	orrs	r3, r2
 800d38e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d396:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	011b      	lsls	r3, r3, #4
 800d39c:	693a      	ldr	r2, [r7, #16]
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	697a      	ldr	r2, [r7, #20]
 800d3a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	693a      	ldr	r2, [r7, #16]
 800d3ac:	621a      	str	r2, [r3, #32]
}
 800d3ae:	bf00      	nop
 800d3b0:	371c      	adds	r7, #28
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b8:	4770      	bx	lr

0800d3ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d3ba:	b480      	push	{r7}
 800d3bc:	b085      	sub	sp, #20
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	6078      	str	r0, [r7, #4]
 800d3c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	689b      	ldr	r3, [r3, #8]
 800d3c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d3d2:	683a      	ldr	r2, [r7, #0]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	f043 0307 	orr.w	r3, r3, #7
 800d3dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	68fa      	ldr	r2, [r7, #12]
 800d3e2:	609a      	str	r2, [r3, #8]
}
 800d3e4:	bf00      	nop
 800d3e6:	3714      	adds	r7, #20
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr

0800d3f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	b087      	sub	sp, #28
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	60f8      	str	r0, [r7, #12]
 800d3f8:	60b9      	str	r1, [r7, #8]
 800d3fa:	607a      	str	r2, [r7, #4]
 800d3fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	689b      	ldr	r3, [r3, #8]
 800d402:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d40a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	021a      	lsls	r2, r3, #8
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	431a      	orrs	r2, r3
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	4313      	orrs	r3, r2
 800d418:	697a      	ldr	r2, [r7, #20]
 800d41a:	4313      	orrs	r3, r2
 800d41c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	697a      	ldr	r2, [r7, #20]
 800d422:	609a      	str	r2, [r3, #8]
}
 800d424:	bf00      	nop
 800d426:	371c      	adds	r7, #28
 800d428:	46bd      	mov	sp, r7
 800d42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42e:	4770      	bx	lr

0800d430 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d430:	b480      	push	{r7}
 800d432:	b087      	sub	sp, #28
 800d434:	af00      	add	r7, sp, #0
 800d436:	60f8      	str	r0, [r7, #12]
 800d438:	60b9      	str	r1, [r7, #8]
 800d43a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	f003 031f 	and.w	r3, r3, #31
 800d442:	2201      	movs	r2, #1
 800d444:	fa02 f303 	lsl.w	r3, r2, r3
 800d448:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	6a1a      	ldr	r2, [r3, #32]
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	43db      	mvns	r3, r3
 800d452:	401a      	ands	r2, r3
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	6a1a      	ldr	r2, [r3, #32]
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	f003 031f 	and.w	r3, r3, #31
 800d462:	6879      	ldr	r1, [r7, #4]
 800d464:	fa01 f303 	lsl.w	r3, r1, r3
 800d468:	431a      	orrs	r2, r3
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	621a      	str	r2, [r3, #32]
}
 800d46e:	bf00      	nop
 800d470:	371c      	adds	r7, #28
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr
	...

0800d47c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b085      	sub	sp, #20
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
 800d484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	d101      	bne.n	800d494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d490:	2302      	movs	r3, #2
 800d492:	e05a      	b.n	800d54a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2201      	movs	r2, #1
 800d498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2202      	movs	r2, #2
 800d4a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	685b      	ldr	r3, [r3, #4]
 800d4aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	689b      	ldr	r3, [r3, #8]
 800d4b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	68fa      	ldr	r2, [r7, #12]
 800d4c2:	4313      	orrs	r3, r2
 800d4c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	68fa      	ldr	r2, [r7, #12]
 800d4cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a21      	ldr	r2, [pc, #132]	; (800d558 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d022      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4e0:	d01d      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4a1d      	ldr	r2, [pc, #116]	; (800d55c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d018      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4a1b      	ldr	r2, [pc, #108]	; (800d560 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d013      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a1a      	ldr	r2, [pc, #104]	; (800d564 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d00e      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4a18      	ldr	r2, [pc, #96]	; (800d568 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d009      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	4a17      	ldr	r2, [pc, #92]	; (800d56c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d510:	4293      	cmp	r3, r2
 800d512:	d004      	beq.n	800d51e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4a15      	ldr	r2, [pc, #84]	; (800d570 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d10c      	bne.n	800d538 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d524:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	685b      	ldr	r3, [r3, #4]
 800d52a:	68ba      	ldr	r2, [r7, #8]
 800d52c:	4313      	orrs	r3, r2
 800d52e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	68ba      	ldr	r2, [r7, #8]
 800d536:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2201      	movs	r2, #1
 800d53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2200      	movs	r2, #0
 800d544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d548:	2300      	movs	r3, #0
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3714      	adds	r7, #20
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	40010000 	.word	0x40010000
 800d55c:	40000400 	.word	0x40000400
 800d560:	40000800 	.word	0x40000800
 800d564:	40000c00 	.word	0x40000c00
 800d568:	40010400 	.word	0x40010400
 800d56c:	40014000 	.word	0x40014000
 800d570:	40001800 	.word	0x40001800

0800d574 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d574:	b480      	push	{r7}
 800d576:	b085      	sub	sp, #20
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d57e:	2300      	movs	r3, #0
 800d580:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d101      	bne.n	800d590 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d58c:	2302      	movs	r3, #2
 800d58e:	e03d      	b.n	800d60c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2201      	movs	r2, #1
 800d594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	68db      	ldr	r3, [r3, #12]
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	689b      	ldr	r3, [r3, #8]
 800d5b0:	4313      	orrs	r3, r2
 800d5b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	685b      	ldr	r3, [r3, #4]
 800d5be:	4313      	orrs	r3, r2
 800d5c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	4313      	orrs	r3, r2
 800d5ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	691b      	ldr	r3, [r3, #16]
 800d5da:	4313      	orrs	r3, r2
 800d5dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d5e4:	683b      	ldr	r3, [r7, #0]
 800d5e6:	695b      	ldr	r3, [r3, #20]
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	69db      	ldr	r3, [r3, #28]
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	68fa      	ldr	r2, [r7, #12]
 800d600:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2200      	movs	r2, #0
 800d606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d60a:	2300      	movs	r3, #0
}
 800d60c:	4618      	mov	r0, r3
 800d60e:	3714      	adds	r7, #20
 800d610:	46bd      	mov	sp, r7
 800d612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d616:	4770      	bx	lr

0800d618 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d618:	b480      	push	{r7}
 800d61a:	b083      	sub	sp, #12
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d620:	bf00      	nop
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr

0800d62c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b083      	sub	sp, #12
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d634:	bf00      	nop
 800d636:	370c      	adds	r7, #12
 800d638:	46bd      	mov	sp, r7
 800d63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63e:	4770      	bx	lr

0800d640 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d101      	bne.n	800d652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d64e:	2301      	movs	r3, #1
 800d650:	e03f      	b.n	800d6d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d658:	b2db      	uxtb	r3, r3
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d106      	bne.n	800d66c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2200      	movs	r2, #0
 800d662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f7f6 ff6e 	bl	8004548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2224      	movs	r2, #36	; 0x24
 800d670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	68da      	ldr	r2, [r3, #12]
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d682:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f000 f829 	bl	800d6dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	691a      	ldr	r2, [r3, #16]
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d698:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	695a      	ldr	r2, [r3, #20]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d6a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	68da      	ldr	r2, [r3, #12]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d6b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2200      	movs	r2, #0
 800d6be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	2220      	movs	r2, #32
 800d6c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	2220      	movs	r2, #32
 800d6cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d6d0:	2300      	movs	r3, #0
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3708      	adds	r7, #8
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
	...

0800d6dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6e0:	b085      	sub	sp, #20
 800d6e2:	af00      	add	r7, sp, #0
 800d6e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	691b      	ldr	r3, [r3, #16]
 800d6ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	68da      	ldr	r2, [r3, #12]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	430a      	orrs	r2, r1
 800d6fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	689a      	ldr	r2, [r3, #8]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	431a      	orrs	r2, r3
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	695b      	ldr	r3, [r3, #20]
 800d70a:	431a      	orrs	r2, r3
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	69db      	ldr	r3, [r3, #28]
 800d710:	4313      	orrs	r3, r2
 800d712:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	68db      	ldr	r3, [r3, #12]
 800d71a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d71e:	f023 030c 	bic.w	r3, r3, #12
 800d722:	687a      	ldr	r2, [r7, #4]
 800d724:	6812      	ldr	r2, [r2, #0]
 800d726:	68f9      	ldr	r1, [r7, #12]
 800d728:	430b      	orrs	r3, r1
 800d72a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	695b      	ldr	r3, [r3, #20]
 800d732:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	699a      	ldr	r2, [r3, #24]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	430a      	orrs	r2, r1
 800d740:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	69db      	ldr	r3, [r3, #28]
 800d746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d74a:	f040 818b 	bne.w	800da64 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4ac1      	ldr	r2, [pc, #772]	; (800da58 <UART_SetConfig+0x37c>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d005      	beq.n	800d764 <UART_SetConfig+0x88>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4abf      	ldr	r2, [pc, #764]	; (800da5c <UART_SetConfig+0x380>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	f040 80bd 	bne.w	800d8de <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d764:	f7fd f878 	bl	800a858 <HAL_RCC_GetPCLK2Freq>
 800d768:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d76a:	68bb      	ldr	r3, [r7, #8]
 800d76c:	461d      	mov	r5, r3
 800d76e:	f04f 0600 	mov.w	r6, #0
 800d772:	46a8      	mov	r8, r5
 800d774:	46b1      	mov	r9, r6
 800d776:	eb18 0308 	adds.w	r3, r8, r8
 800d77a:	eb49 0409 	adc.w	r4, r9, r9
 800d77e:	4698      	mov	r8, r3
 800d780:	46a1      	mov	r9, r4
 800d782:	eb18 0805 	adds.w	r8, r8, r5
 800d786:	eb49 0906 	adc.w	r9, r9, r6
 800d78a:	f04f 0100 	mov.w	r1, #0
 800d78e:	f04f 0200 	mov.w	r2, #0
 800d792:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d796:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d79a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d79e:	4688      	mov	r8, r1
 800d7a0:	4691      	mov	r9, r2
 800d7a2:	eb18 0005 	adds.w	r0, r8, r5
 800d7a6:	eb49 0106 	adc.w	r1, r9, r6
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	461d      	mov	r5, r3
 800d7b0:	f04f 0600 	mov.w	r6, #0
 800d7b4:	196b      	adds	r3, r5, r5
 800d7b6:	eb46 0406 	adc.w	r4, r6, r6
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	4623      	mov	r3, r4
 800d7be:	f7f3 f94d 	bl	8000a5c <__aeabi_uldivmod>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	460c      	mov	r4, r1
 800d7c6:	461a      	mov	r2, r3
 800d7c8:	4ba5      	ldr	r3, [pc, #660]	; (800da60 <UART_SetConfig+0x384>)
 800d7ca:	fba3 2302 	umull	r2, r3, r3, r2
 800d7ce:	095b      	lsrs	r3, r3, #5
 800d7d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	461d      	mov	r5, r3
 800d7d8:	f04f 0600 	mov.w	r6, #0
 800d7dc:	46a9      	mov	r9, r5
 800d7de:	46b2      	mov	sl, r6
 800d7e0:	eb19 0309 	adds.w	r3, r9, r9
 800d7e4:	eb4a 040a 	adc.w	r4, sl, sl
 800d7e8:	4699      	mov	r9, r3
 800d7ea:	46a2      	mov	sl, r4
 800d7ec:	eb19 0905 	adds.w	r9, r9, r5
 800d7f0:	eb4a 0a06 	adc.w	sl, sl, r6
 800d7f4:	f04f 0100 	mov.w	r1, #0
 800d7f8:	f04f 0200 	mov.w	r2, #0
 800d7fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d800:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d804:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d808:	4689      	mov	r9, r1
 800d80a:	4692      	mov	sl, r2
 800d80c:	eb19 0005 	adds.w	r0, r9, r5
 800d810:	eb4a 0106 	adc.w	r1, sl, r6
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	685b      	ldr	r3, [r3, #4]
 800d818:	461d      	mov	r5, r3
 800d81a:	f04f 0600 	mov.w	r6, #0
 800d81e:	196b      	adds	r3, r5, r5
 800d820:	eb46 0406 	adc.w	r4, r6, r6
 800d824:	461a      	mov	r2, r3
 800d826:	4623      	mov	r3, r4
 800d828:	f7f3 f918 	bl	8000a5c <__aeabi_uldivmod>
 800d82c:	4603      	mov	r3, r0
 800d82e:	460c      	mov	r4, r1
 800d830:	461a      	mov	r2, r3
 800d832:	4b8b      	ldr	r3, [pc, #556]	; (800da60 <UART_SetConfig+0x384>)
 800d834:	fba3 1302 	umull	r1, r3, r3, r2
 800d838:	095b      	lsrs	r3, r3, #5
 800d83a:	2164      	movs	r1, #100	; 0x64
 800d83c:	fb01 f303 	mul.w	r3, r1, r3
 800d840:	1ad3      	subs	r3, r2, r3
 800d842:	00db      	lsls	r3, r3, #3
 800d844:	3332      	adds	r3, #50	; 0x32
 800d846:	4a86      	ldr	r2, [pc, #536]	; (800da60 <UART_SetConfig+0x384>)
 800d848:	fba2 2303 	umull	r2, r3, r2, r3
 800d84c:	095b      	lsrs	r3, r3, #5
 800d84e:	005b      	lsls	r3, r3, #1
 800d850:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d854:	4498      	add	r8, r3
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	461d      	mov	r5, r3
 800d85a:	f04f 0600 	mov.w	r6, #0
 800d85e:	46a9      	mov	r9, r5
 800d860:	46b2      	mov	sl, r6
 800d862:	eb19 0309 	adds.w	r3, r9, r9
 800d866:	eb4a 040a 	adc.w	r4, sl, sl
 800d86a:	4699      	mov	r9, r3
 800d86c:	46a2      	mov	sl, r4
 800d86e:	eb19 0905 	adds.w	r9, r9, r5
 800d872:	eb4a 0a06 	adc.w	sl, sl, r6
 800d876:	f04f 0100 	mov.w	r1, #0
 800d87a:	f04f 0200 	mov.w	r2, #0
 800d87e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d882:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d886:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d88a:	4689      	mov	r9, r1
 800d88c:	4692      	mov	sl, r2
 800d88e:	eb19 0005 	adds.w	r0, r9, r5
 800d892:	eb4a 0106 	adc.w	r1, sl, r6
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	461d      	mov	r5, r3
 800d89c:	f04f 0600 	mov.w	r6, #0
 800d8a0:	196b      	adds	r3, r5, r5
 800d8a2:	eb46 0406 	adc.w	r4, r6, r6
 800d8a6:	461a      	mov	r2, r3
 800d8a8:	4623      	mov	r3, r4
 800d8aa:	f7f3 f8d7 	bl	8000a5c <__aeabi_uldivmod>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	460c      	mov	r4, r1
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	4b6a      	ldr	r3, [pc, #424]	; (800da60 <UART_SetConfig+0x384>)
 800d8b6:	fba3 1302 	umull	r1, r3, r3, r2
 800d8ba:	095b      	lsrs	r3, r3, #5
 800d8bc:	2164      	movs	r1, #100	; 0x64
 800d8be:	fb01 f303 	mul.w	r3, r1, r3
 800d8c2:	1ad3      	subs	r3, r2, r3
 800d8c4:	00db      	lsls	r3, r3, #3
 800d8c6:	3332      	adds	r3, #50	; 0x32
 800d8c8:	4a65      	ldr	r2, [pc, #404]	; (800da60 <UART_SetConfig+0x384>)
 800d8ca:	fba2 2303 	umull	r2, r3, r2, r3
 800d8ce:	095b      	lsrs	r3, r3, #5
 800d8d0:	f003 0207 	and.w	r2, r3, #7
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	4442      	add	r2, r8
 800d8da:	609a      	str	r2, [r3, #8]
 800d8dc:	e26f      	b.n	800ddbe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d8de:	f7fc ffa7 	bl	800a830 <HAL_RCC_GetPCLK1Freq>
 800d8e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	461d      	mov	r5, r3
 800d8e8:	f04f 0600 	mov.w	r6, #0
 800d8ec:	46a8      	mov	r8, r5
 800d8ee:	46b1      	mov	r9, r6
 800d8f0:	eb18 0308 	adds.w	r3, r8, r8
 800d8f4:	eb49 0409 	adc.w	r4, r9, r9
 800d8f8:	4698      	mov	r8, r3
 800d8fa:	46a1      	mov	r9, r4
 800d8fc:	eb18 0805 	adds.w	r8, r8, r5
 800d900:	eb49 0906 	adc.w	r9, r9, r6
 800d904:	f04f 0100 	mov.w	r1, #0
 800d908:	f04f 0200 	mov.w	r2, #0
 800d90c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d910:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d914:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d918:	4688      	mov	r8, r1
 800d91a:	4691      	mov	r9, r2
 800d91c:	eb18 0005 	adds.w	r0, r8, r5
 800d920:	eb49 0106 	adc.w	r1, r9, r6
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	461d      	mov	r5, r3
 800d92a:	f04f 0600 	mov.w	r6, #0
 800d92e:	196b      	adds	r3, r5, r5
 800d930:	eb46 0406 	adc.w	r4, r6, r6
 800d934:	461a      	mov	r2, r3
 800d936:	4623      	mov	r3, r4
 800d938:	f7f3 f890 	bl	8000a5c <__aeabi_uldivmod>
 800d93c:	4603      	mov	r3, r0
 800d93e:	460c      	mov	r4, r1
 800d940:	461a      	mov	r2, r3
 800d942:	4b47      	ldr	r3, [pc, #284]	; (800da60 <UART_SetConfig+0x384>)
 800d944:	fba3 2302 	umull	r2, r3, r3, r2
 800d948:	095b      	lsrs	r3, r3, #5
 800d94a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	461d      	mov	r5, r3
 800d952:	f04f 0600 	mov.w	r6, #0
 800d956:	46a9      	mov	r9, r5
 800d958:	46b2      	mov	sl, r6
 800d95a:	eb19 0309 	adds.w	r3, r9, r9
 800d95e:	eb4a 040a 	adc.w	r4, sl, sl
 800d962:	4699      	mov	r9, r3
 800d964:	46a2      	mov	sl, r4
 800d966:	eb19 0905 	adds.w	r9, r9, r5
 800d96a:	eb4a 0a06 	adc.w	sl, sl, r6
 800d96e:	f04f 0100 	mov.w	r1, #0
 800d972:	f04f 0200 	mov.w	r2, #0
 800d976:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d97a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d97e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d982:	4689      	mov	r9, r1
 800d984:	4692      	mov	sl, r2
 800d986:	eb19 0005 	adds.w	r0, r9, r5
 800d98a:	eb4a 0106 	adc.w	r1, sl, r6
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	685b      	ldr	r3, [r3, #4]
 800d992:	461d      	mov	r5, r3
 800d994:	f04f 0600 	mov.w	r6, #0
 800d998:	196b      	adds	r3, r5, r5
 800d99a:	eb46 0406 	adc.w	r4, r6, r6
 800d99e:	461a      	mov	r2, r3
 800d9a0:	4623      	mov	r3, r4
 800d9a2:	f7f3 f85b 	bl	8000a5c <__aeabi_uldivmod>
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	460c      	mov	r4, r1
 800d9aa:	461a      	mov	r2, r3
 800d9ac:	4b2c      	ldr	r3, [pc, #176]	; (800da60 <UART_SetConfig+0x384>)
 800d9ae:	fba3 1302 	umull	r1, r3, r3, r2
 800d9b2:	095b      	lsrs	r3, r3, #5
 800d9b4:	2164      	movs	r1, #100	; 0x64
 800d9b6:	fb01 f303 	mul.w	r3, r1, r3
 800d9ba:	1ad3      	subs	r3, r2, r3
 800d9bc:	00db      	lsls	r3, r3, #3
 800d9be:	3332      	adds	r3, #50	; 0x32
 800d9c0:	4a27      	ldr	r2, [pc, #156]	; (800da60 <UART_SetConfig+0x384>)
 800d9c2:	fba2 2303 	umull	r2, r3, r2, r3
 800d9c6:	095b      	lsrs	r3, r3, #5
 800d9c8:	005b      	lsls	r3, r3, #1
 800d9ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d9ce:	4498      	add	r8, r3
 800d9d0:	68bb      	ldr	r3, [r7, #8]
 800d9d2:	461d      	mov	r5, r3
 800d9d4:	f04f 0600 	mov.w	r6, #0
 800d9d8:	46a9      	mov	r9, r5
 800d9da:	46b2      	mov	sl, r6
 800d9dc:	eb19 0309 	adds.w	r3, r9, r9
 800d9e0:	eb4a 040a 	adc.w	r4, sl, sl
 800d9e4:	4699      	mov	r9, r3
 800d9e6:	46a2      	mov	sl, r4
 800d9e8:	eb19 0905 	adds.w	r9, r9, r5
 800d9ec:	eb4a 0a06 	adc.w	sl, sl, r6
 800d9f0:	f04f 0100 	mov.w	r1, #0
 800d9f4:	f04f 0200 	mov.w	r2, #0
 800d9f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d9fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800da00:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800da04:	4689      	mov	r9, r1
 800da06:	4692      	mov	sl, r2
 800da08:	eb19 0005 	adds.w	r0, r9, r5
 800da0c:	eb4a 0106 	adc.w	r1, sl, r6
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	461d      	mov	r5, r3
 800da16:	f04f 0600 	mov.w	r6, #0
 800da1a:	196b      	adds	r3, r5, r5
 800da1c:	eb46 0406 	adc.w	r4, r6, r6
 800da20:	461a      	mov	r2, r3
 800da22:	4623      	mov	r3, r4
 800da24:	f7f3 f81a 	bl	8000a5c <__aeabi_uldivmod>
 800da28:	4603      	mov	r3, r0
 800da2a:	460c      	mov	r4, r1
 800da2c:	461a      	mov	r2, r3
 800da2e:	4b0c      	ldr	r3, [pc, #48]	; (800da60 <UART_SetConfig+0x384>)
 800da30:	fba3 1302 	umull	r1, r3, r3, r2
 800da34:	095b      	lsrs	r3, r3, #5
 800da36:	2164      	movs	r1, #100	; 0x64
 800da38:	fb01 f303 	mul.w	r3, r1, r3
 800da3c:	1ad3      	subs	r3, r2, r3
 800da3e:	00db      	lsls	r3, r3, #3
 800da40:	3332      	adds	r3, #50	; 0x32
 800da42:	4a07      	ldr	r2, [pc, #28]	; (800da60 <UART_SetConfig+0x384>)
 800da44:	fba2 2303 	umull	r2, r3, r2, r3
 800da48:	095b      	lsrs	r3, r3, #5
 800da4a:	f003 0207 	and.w	r2, r3, #7
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	4442      	add	r2, r8
 800da54:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800da56:	e1b2      	b.n	800ddbe <UART_SetConfig+0x6e2>
 800da58:	40011000 	.word	0x40011000
 800da5c:	40011400 	.word	0x40011400
 800da60:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	4ad7      	ldr	r2, [pc, #860]	; (800ddc8 <UART_SetConfig+0x6ec>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d005      	beq.n	800da7a <UART_SetConfig+0x39e>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4ad6      	ldr	r2, [pc, #856]	; (800ddcc <UART_SetConfig+0x6f0>)
 800da74:	4293      	cmp	r3, r2
 800da76:	f040 80d1 	bne.w	800dc1c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800da7a:	f7fc feed 	bl	800a858 <HAL_RCC_GetPCLK2Freq>
 800da7e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800da80:	68bb      	ldr	r3, [r7, #8]
 800da82:	469a      	mov	sl, r3
 800da84:	f04f 0b00 	mov.w	fp, #0
 800da88:	46d0      	mov	r8, sl
 800da8a:	46d9      	mov	r9, fp
 800da8c:	eb18 0308 	adds.w	r3, r8, r8
 800da90:	eb49 0409 	adc.w	r4, r9, r9
 800da94:	4698      	mov	r8, r3
 800da96:	46a1      	mov	r9, r4
 800da98:	eb18 080a 	adds.w	r8, r8, sl
 800da9c:	eb49 090b 	adc.w	r9, r9, fp
 800daa0:	f04f 0100 	mov.w	r1, #0
 800daa4:	f04f 0200 	mov.w	r2, #0
 800daa8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800daac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dab0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dab4:	4688      	mov	r8, r1
 800dab6:	4691      	mov	r9, r2
 800dab8:	eb1a 0508 	adds.w	r5, sl, r8
 800dabc:	eb4b 0609 	adc.w	r6, fp, r9
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	4619      	mov	r1, r3
 800dac6:	f04f 0200 	mov.w	r2, #0
 800daca:	f04f 0300 	mov.w	r3, #0
 800dace:	f04f 0400 	mov.w	r4, #0
 800dad2:	0094      	lsls	r4, r2, #2
 800dad4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dad8:	008b      	lsls	r3, r1, #2
 800dada:	461a      	mov	r2, r3
 800dadc:	4623      	mov	r3, r4
 800dade:	4628      	mov	r0, r5
 800dae0:	4631      	mov	r1, r6
 800dae2:	f7f2 ffbb 	bl	8000a5c <__aeabi_uldivmod>
 800dae6:	4603      	mov	r3, r0
 800dae8:	460c      	mov	r4, r1
 800daea:	461a      	mov	r2, r3
 800daec:	4bb8      	ldr	r3, [pc, #736]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800daee:	fba3 2302 	umull	r2, r3, r3, r2
 800daf2:	095b      	lsrs	r3, r3, #5
 800daf4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	469b      	mov	fp, r3
 800dafc:	f04f 0c00 	mov.w	ip, #0
 800db00:	46d9      	mov	r9, fp
 800db02:	46e2      	mov	sl, ip
 800db04:	eb19 0309 	adds.w	r3, r9, r9
 800db08:	eb4a 040a 	adc.w	r4, sl, sl
 800db0c:	4699      	mov	r9, r3
 800db0e:	46a2      	mov	sl, r4
 800db10:	eb19 090b 	adds.w	r9, r9, fp
 800db14:	eb4a 0a0c 	adc.w	sl, sl, ip
 800db18:	f04f 0100 	mov.w	r1, #0
 800db1c:	f04f 0200 	mov.w	r2, #0
 800db20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800db24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800db28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800db2c:	4689      	mov	r9, r1
 800db2e:	4692      	mov	sl, r2
 800db30:	eb1b 0509 	adds.w	r5, fp, r9
 800db34:	eb4c 060a 	adc.w	r6, ip, sl
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	685b      	ldr	r3, [r3, #4]
 800db3c:	4619      	mov	r1, r3
 800db3e:	f04f 0200 	mov.w	r2, #0
 800db42:	f04f 0300 	mov.w	r3, #0
 800db46:	f04f 0400 	mov.w	r4, #0
 800db4a:	0094      	lsls	r4, r2, #2
 800db4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800db50:	008b      	lsls	r3, r1, #2
 800db52:	461a      	mov	r2, r3
 800db54:	4623      	mov	r3, r4
 800db56:	4628      	mov	r0, r5
 800db58:	4631      	mov	r1, r6
 800db5a:	f7f2 ff7f 	bl	8000a5c <__aeabi_uldivmod>
 800db5e:	4603      	mov	r3, r0
 800db60:	460c      	mov	r4, r1
 800db62:	461a      	mov	r2, r3
 800db64:	4b9a      	ldr	r3, [pc, #616]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800db66:	fba3 1302 	umull	r1, r3, r3, r2
 800db6a:	095b      	lsrs	r3, r3, #5
 800db6c:	2164      	movs	r1, #100	; 0x64
 800db6e:	fb01 f303 	mul.w	r3, r1, r3
 800db72:	1ad3      	subs	r3, r2, r3
 800db74:	011b      	lsls	r3, r3, #4
 800db76:	3332      	adds	r3, #50	; 0x32
 800db78:	4a95      	ldr	r2, [pc, #596]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800db7a:	fba2 2303 	umull	r2, r3, r2, r3
 800db7e:	095b      	lsrs	r3, r3, #5
 800db80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db84:	4498      	add	r8, r3
 800db86:	68bb      	ldr	r3, [r7, #8]
 800db88:	469b      	mov	fp, r3
 800db8a:	f04f 0c00 	mov.w	ip, #0
 800db8e:	46d9      	mov	r9, fp
 800db90:	46e2      	mov	sl, ip
 800db92:	eb19 0309 	adds.w	r3, r9, r9
 800db96:	eb4a 040a 	adc.w	r4, sl, sl
 800db9a:	4699      	mov	r9, r3
 800db9c:	46a2      	mov	sl, r4
 800db9e:	eb19 090b 	adds.w	r9, r9, fp
 800dba2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dba6:	f04f 0100 	mov.w	r1, #0
 800dbaa:	f04f 0200 	mov.w	r2, #0
 800dbae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dbb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dbb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dbba:	4689      	mov	r9, r1
 800dbbc:	4692      	mov	sl, r2
 800dbbe:	eb1b 0509 	adds.w	r5, fp, r9
 800dbc2:	eb4c 060a 	adc.w	r6, ip, sl
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	685b      	ldr	r3, [r3, #4]
 800dbca:	4619      	mov	r1, r3
 800dbcc:	f04f 0200 	mov.w	r2, #0
 800dbd0:	f04f 0300 	mov.w	r3, #0
 800dbd4:	f04f 0400 	mov.w	r4, #0
 800dbd8:	0094      	lsls	r4, r2, #2
 800dbda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dbde:	008b      	lsls	r3, r1, #2
 800dbe0:	461a      	mov	r2, r3
 800dbe2:	4623      	mov	r3, r4
 800dbe4:	4628      	mov	r0, r5
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	f7f2 ff38 	bl	8000a5c <__aeabi_uldivmod>
 800dbec:	4603      	mov	r3, r0
 800dbee:	460c      	mov	r4, r1
 800dbf0:	461a      	mov	r2, r3
 800dbf2:	4b77      	ldr	r3, [pc, #476]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800dbf4:	fba3 1302 	umull	r1, r3, r3, r2
 800dbf8:	095b      	lsrs	r3, r3, #5
 800dbfa:	2164      	movs	r1, #100	; 0x64
 800dbfc:	fb01 f303 	mul.w	r3, r1, r3
 800dc00:	1ad3      	subs	r3, r2, r3
 800dc02:	011b      	lsls	r3, r3, #4
 800dc04:	3332      	adds	r3, #50	; 0x32
 800dc06:	4a72      	ldr	r2, [pc, #456]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800dc08:	fba2 2303 	umull	r2, r3, r2, r3
 800dc0c:	095b      	lsrs	r3, r3, #5
 800dc0e:	f003 020f 	and.w	r2, r3, #15
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	4442      	add	r2, r8
 800dc18:	609a      	str	r2, [r3, #8]
 800dc1a:	e0d0      	b.n	800ddbe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800dc1c:	f7fc fe08 	bl	800a830 <HAL_RCC_GetPCLK1Freq>
 800dc20:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	469a      	mov	sl, r3
 800dc26:	f04f 0b00 	mov.w	fp, #0
 800dc2a:	46d0      	mov	r8, sl
 800dc2c:	46d9      	mov	r9, fp
 800dc2e:	eb18 0308 	adds.w	r3, r8, r8
 800dc32:	eb49 0409 	adc.w	r4, r9, r9
 800dc36:	4698      	mov	r8, r3
 800dc38:	46a1      	mov	r9, r4
 800dc3a:	eb18 080a 	adds.w	r8, r8, sl
 800dc3e:	eb49 090b 	adc.w	r9, r9, fp
 800dc42:	f04f 0100 	mov.w	r1, #0
 800dc46:	f04f 0200 	mov.w	r2, #0
 800dc4a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dc4e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dc52:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dc56:	4688      	mov	r8, r1
 800dc58:	4691      	mov	r9, r2
 800dc5a:	eb1a 0508 	adds.w	r5, sl, r8
 800dc5e:	eb4b 0609 	adc.w	r6, fp, r9
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	4619      	mov	r1, r3
 800dc68:	f04f 0200 	mov.w	r2, #0
 800dc6c:	f04f 0300 	mov.w	r3, #0
 800dc70:	f04f 0400 	mov.w	r4, #0
 800dc74:	0094      	lsls	r4, r2, #2
 800dc76:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dc7a:	008b      	lsls	r3, r1, #2
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	4623      	mov	r3, r4
 800dc80:	4628      	mov	r0, r5
 800dc82:	4631      	mov	r1, r6
 800dc84:	f7f2 feea 	bl	8000a5c <__aeabi_uldivmod>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	460c      	mov	r4, r1
 800dc8c:	461a      	mov	r2, r3
 800dc8e:	4b50      	ldr	r3, [pc, #320]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800dc90:	fba3 2302 	umull	r2, r3, r3, r2
 800dc94:	095b      	lsrs	r3, r3, #5
 800dc96:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	469b      	mov	fp, r3
 800dc9e:	f04f 0c00 	mov.w	ip, #0
 800dca2:	46d9      	mov	r9, fp
 800dca4:	46e2      	mov	sl, ip
 800dca6:	eb19 0309 	adds.w	r3, r9, r9
 800dcaa:	eb4a 040a 	adc.w	r4, sl, sl
 800dcae:	4699      	mov	r9, r3
 800dcb0:	46a2      	mov	sl, r4
 800dcb2:	eb19 090b 	adds.w	r9, r9, fp
 800dcb6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dcba:	f04f 0100 	mov.w	r1, #0
 800dcbe:	f04f 0200 	mov.w	r2, #0
 800dcc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dcc6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dcca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dcce:	4689      	mov	r9, r1
 800dcd0:	4692      	mov	sl, r2
 800dcd2:	eb1b 0509 	adds.w	r5, fp, r9
 800dcd6:	eb4c 060a 	adc.w	r6, ip, sl
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	685b      	ldr	r3, [r3, #4]
 800dcde:	4619      	mov	r1, r3
 800dce0:	f04f 0200 	mov.w	r2, #0
 800dce4:	f04f 0300 	mov.w	r3, #0
 800dce8:	f04f 0400 	mov.w	r4, #0
 800dcec:	0094      	lsls	r4, r2, #2
 800dcee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dcf2:	008b      	lsls	r3, r1, #2
 800dcf4:	461a      	mov	r2, r3
 800dcf6:	4623      	mov	r3, r4
 800dcf8:	4628      	mov	r0, r5
 800dcfa:	4631      	mov	r1, r6
 800dcfc:	f7f2 feae 	bl	8000a5c <__aeabi_uldivmod>
 800dd00:	4603      	mov	r3, r0
 800dd02:	460c      	mov	r4, r1
 800dd04:	461a      	mov	r2, r3
 800dd06:	4b32      	ldr	r3, [pc, #200]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800dd08:	fba3 1302 	umull	r1, r3, r3, r2
 800dd0c:	095b      	lsrs	r3, r3, #5
 800dd0e:	2164      	movs	r1, #100	; 0x64
 800dd10:	fb01 f303 	mul.w	r3, r1, r3
 800dd14:	1ad3      	subs	r3, r2, r3
 800dd16:	011b      	lsls	r3, r3, #4
 800dd18:	3332      	adds	r3, #50	; 0x32
 800dd1a:	4a2d      	ldr	r2, [pc, #180]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800dd1c:	fba2 2303 	umull	r2, r3, r2, r3
 800dd20:	095b      	lsrs	r3, r3, #5
 800dd22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd26:	4498      	add	r8, r3
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	469b      	mov	fp, r3
 800dd2c:	f04f 0c00 	mov.w	ip, #0
 800dd30:	46d9      	mov	r9, fp
 800dd32:	46e2      	mov	sl, ip
 800dd34:	eb19 0309 	adds.w	r3, r9, r9
 800dd38:	eb4a 040a 	adc.w	r4, sl, sl
 800dd3c:	4699      	mov	r9, r3
 800dd3e:	46a2      	mov	sl, r4
 800dd40:	eb19 090b 	adds.w	r9, r9, fp
 800dd44:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dd48:	f04f 0100 	mov.w	r1, #0
 800dd4c:	f04f 0200 	mov.w	r2, #0
 800dd50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd5c:	4689      	mov	r9, r1
 800dd5e:	4692      	mov	sl, r2
 800dd60:	eb1b 0509 	adds.w	r5, fp, r9
 800dd64:	eb4c 060a 	adc.w	r6, ip, sl
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	685b      	ldr	r3, [r3, #4]
 800dd6c:	4619      	mov	r1, r3
 800dd6e:	f04f 0200 	mov.w	r2, #0
 800dd72:	f04f 0300 	mov.w	r3, #0
 800dd76:	f04f 0400 	mov.w	r4, #0
 800dd7a:	0094      	lsls	r4, r2, #2
 800dd7c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dd80:	008b      	lsls	r3, r1, #2
 800dd82:	461a      	mov	r2, r3
 800dd84:	4623      	mov	r3, r4
 800dd86:	4628      	mov	r0, r5
 800dd88:	4631      	mov	r1, r6
 800dd8a:	f7f2 fe67 	bl	8000a5c <__aeabi_uldivmod>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	460c      	mov	r4, r1
 800dd92:	461a      	mov	r2, r3
 800dd94:	4b0e      	ldr	r3, [pc, #56]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800dd96:	fba3 1302 	umull	r1, r3, r3, r2
 800dd9a:	095b      	lsrs	r3, r3, #5
 800dd9c:	2164      	movs	r1, #100	; 0x64
 800dd9e:	fb01 f303 	mul.w	r3, r1, r3
 800dda2:	1ad3      	subs	r3, r2, r3
 800dda4:	011b      	lsls	r3, r3, #4
 800dda6:	3332      	adds	r3, #50	; 0x32
 800dda8:	4a09      	ldr	r2, [pc, #36]	; (800ddd0 <UART_SetConfig+0x6f4>)
 800ddaa:	fba2 2303 	umull	r2, r3, r2, r3
 800ddae:	095b      	lsrs	r3, r3, #5
 800ddb0:	f003 020f 	and.w	r2, r3, #15
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	4442      	add	r2, r8
 800ddba:	609a      	str	r2, [r3, #8]
}
 800ddbc:	e7ff      	b.n	800ddbe <UART_SetConfig+0x6e2>
 800ddbe:	bf00      	nop
 800ddc0:	3714      	adds	r7, #20
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddc8:	40011000 	.word	0x40011000
 800ddcc:	40011400 	.word	0x40011400
 800ddd0:	51eb851f 	.word	0x51eb851f

0800ddd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ddd4:	b084      	sub	sp, #16
 800ddd6:	b580      	push	{r7, lr}
 800ddd8:	b084      	sub	sp, #16
 800ddda:	af00      	add	r7, sp, #0
 800dddc:	6078      	str	r0, [r7, #4]
 800ddde:	f107 001c 	add.w	r0, r7, #28
 800dde2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d122      	bne.n	800de32 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddf0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800de00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800de04:	687a      	ldr	r2, [r7, #4]
 800de06:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	68db      	ldr	r3, [r3, #12]
 800de0c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800de14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de16:	2b01      	cmp	r3, #1
 800de18:	d105      	bne.n	800de26 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	68db      	ldr	r3, [r3, #12]
 800de1e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f001 fac6 	bl	800f3b8 <USB_CoreReset>
 800de2c:	4603      	mov	r3, r0
 800de2e:	73fb      	strb	r3, [r7, #15]
 800de30:	e01a      	b.n	800de68 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	68db      	ldr	r3, [r3, #12]
 800de36:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800de3e:	6878      	ldr	r0, [r7, #4]
 800de40:	f001 faba 	bl	800f3b8 <USB_CoreReset>
 800de44:	4603      	mov	r3, r0
 800de46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800de48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d106      	bne.n	800de5c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	639a      	str	r2, [r3, #56]	; 0x38
 800de5a:	e005      	b.n	800de68 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800de68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de6a:	2b01      	cmp	r3, #1
 800de6c:	d10b      	bne.n	800de86 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	689b      	ldr	r3, [r3, #8]
 800de72:	f043 0206 	orr.w	r2, r3, #6
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	689b      	ldr	r3, [r3, #8]
 800de7e:	f043 0220 	orr.w	r2, r3, #32
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800de86:	7bfb      	ldrb	r3, [r7, #15]
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3710      	adds	r7, #16
 800de8c:	46bd      	mov	sp, r7
 800de8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800de92:	b004      	add	sp, #16
 800de94:	4770      	bx	lr
	...

0800de98 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800de98:	b480      	push	{r7}
 800de9a:	b087      	sub	sp, #28
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	60f8      	str	r0, [r7, #12]
 800dea0:	60b9      	str	r1, [r7, #8]
 800dea2:	4613      	mov	r3, r2
 800dea4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800dea6:	79fb      	ldrb	r3, [r7, #7]
 800dea8:	2b02      	cmp	r3, #2
 800deaa:	d165      	bne.n	800df78 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	4a41      	ldr	r2, [pc, #260]	; (800dfb4 <USB_SetTurnaroundTime+0x11c>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d906      	bls.n	800dec2 <USB_SetTurnaroundTime+0x2a>
 800deb4:	68bb      	ldr	r3, [r7, #8]
 800deb6:	4a40      	ldr	r2, [pc, #256]	; (800dfb8 <USB_SetTurnaroundTime+0x120>)
 800deb8:	4293      	cmp	r3, r2
 800deba:	d802      	bhi.n	800dec2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800debc:	230f      	movs	r3, #15
 800debe:	617b      	str	r3, [r7, #20]
 800dec0:	e062      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	4a3c      	ldr	r2, [pc, #240]	; (800dfb8 <USB_SetTurnaroundTime+0x120>)
 800dec6:	4293      	cmp	r3, r2
 800dec8:	d906      	bls.n	800ded8 <USB_SetTurnaroundTime+0x40>
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	4a3b      	ldr	r2, [pc, #236]	; (800dfbc <USB_SetTurnaroundTime+0x124>)
 800dece:	4293      	cmp	r3, r2
 800ded0:	d802      	bhi.n	800ded8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ded2:	230e      	movs	r3, #14
 800ded4:	617b      	str	r3, [r7, #20]
 800ded6:	e057      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	4a38      	ldr	r2, [pc, #224]	; (800dfbc <USB_SetTurnaroundTime+0x124>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d906      	bls.n	800deee <USB_SetTurnaroundTime+0x56>
 800dee0:	68bb      	ldr	r3, [r7, #8]
 800dee2:	4a37      	ldr	r2, [pc, #220]	; (800dfc0 <USB_SetTurnaroundTime+0x128>)
 800dee4:	4293      	cmp	r3, r2
 800dee6:	d802      	bhi.n	800deee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800dee8:	230d      	movs	r3, #13
 800deea:	617b      	str	r3, [r7, #20]
 800deec:	e04c      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800deee:	68bb      	ldr	r3, [r7, #8]
 800def0:	4a33      	ldr	r2, [pc, #204]	; (800dfc0 <USB_SetTurnaroundTime+0x128>)
 800def2:	4293      	cmp	r3, r2
 800def4:	d906      	bls.n	800df04 <USB_SetTurnaroundTime+0x6c>
 800def6:	68bb      	ldr	r3, [r7, #8]
 800def8:	4a32      	ldr	r2, [pc, #200]	; (800dfc4 <USB_SetTurnaroundTime+0x12c>)
 800defa:	4293      	cmp	r3, r2
 800defc:	d802      	bhi.n	800df04 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800defe:	230c      	movs	r3, #12
 800df00:	617b      	str	r3, [r7, #20]
 800df02:	e041      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	4a2f      	ldr	r2, [pc, #188]	; (800dfc4 <USB_SetTurnaroundTime+0x12c>)
 800df08:	4293      	cmp	r3, r2
 800df0a:	d906      	bls.n	800df1a <USB_SetTurnaroundTime+0x82>
 800df0c:	68bb      	ldr	r3, [r7, #8]
 800df0e:	4a2e      	ldr	r2, [pc, #184]	; (800dfc8 <USB_SetTurnaroundTime+0x130>)
 800df10:	4293      	cmp	r3, r2
 800df12:	d802      	bhi.n	800df1a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800df14:	230b      	movs	r3, #11
 800df16:	617b      	str	r3, [r7, #20]
 800df18:	e036      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	4a2a      	ldr	r2, [pc, #168]	; (800dfc8 <USB_SetTurnaroundTime+0x130>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d906      	bls.n	800df30 <USB_SetTurnaroundTime+0x98>
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	4a29      	ldr	r2, [pc, #164]	; (800dfcc <USB_SetTurnaroundTime+0x134>)
 800df26:	4293      	cmp	r3, r2
 800df28:	d802      	bhi.n	800df30 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800df2a:	230a      	movs	r3, #10
 800df2c:	617b      	str	r3, [r7, #20]
 800df2e:	e02b      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	4a26      	ldr	r2, [pc, #152]	; (800dfcc <USB_SetTurnaroundTime+0x134>)
 800df34:	4293      	cmp	r3, r2
 800df36:	d906      	bls.n	800df46 <USB_SetTurnaroundTime+0xae>
 800df38:	68bb      	ldr	r3, [r7, #8]
 800df3a:	4a25      	ldr	r2, [pc, #148]	; (800dfd0 <USB_SetTurnaroundTime+0x138>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d802      	bhi.n	800df46 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800df40:	2309      	movs	r3, #9
 800df42:	617b      	str	r3, [r7, #20]
 800df44:	e020      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	4a21      	ldr	r2, [pc, #132]	; (800dfd0 <USB_SetTurnaroundTime+0x138>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d906      	bls.n	800df5c <USB_SetTurnaroundTime+0xc4>
 800df4e:	68bb      	ldr	r3, [r7, #8]
 800df50:	4a20      	ldr	r2, [pc, #128]	; (800dfd4 <USB_SetTurnaroundTime+0x13c>)
 800df52:	4293      	cmp	r3, r2
 800df54:	d802      	bhi.n	800df5c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800df56:	2308      	movs	r3, #8
 800df58:	617b      	str	r3, [r7, #20]
 800df5a:	e015      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	4a1d      	ldr	r2, [pc, #116]	; (800dfd4 <USB_SetTurnaroundTime+0x13c>)
 800df60:	4293      	cmp	r3, r2
 800df62:	d906      	bls.n	800df72 <USB_SetTurnaroundTime+0xda>
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	4a1c      	ldr	r2, [pc, #112]	; (800dfd8 <USB_SetTurnaroundTime+0x140>)
 800df68:	4293      	cmp	r3, r2
 800df6a:	d802      	bhi.n	800df72 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800df6c:	2307      	movs	r3, #7
 800df6e:	617b      	str	r3, [r7, #20]
 800df70:	e00a      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800df72:	2306      	movs	r3, #6
 800df74:	617b      	str	r3, [r7, #20]
 800df76:	e007      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800df78:	79fb      	ldrb	r3, [r7, #7]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d102      	bne.n	800df84 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800df7e:	2309      	movs	r3, #9
 800df80:	617b      	str	r3, [r7, #20]
 800df82:	e001      	b.n	800df88 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800df84:	2309      	movs	r3, #9
 800df86:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	68da      	ldr	r2, [r3, #12]
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	029b      	lsls	r3, r3, #10
 800df9c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800dfa0:	431a      	orrs	r2, r3
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dfa6:	2300      	movs	r3, #0
}
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	371c      	adds	r7, #28
 800dfac:	46bd      	mov	sp, r7
 800dfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb2:	4770      	bx	lr
 800dfb4:	00d8acbf 	.word	0x00d8acbf
 800dfb8:	00e4e1bf 	.word	0x00e4e1bf
 800dfbc:	00f423ff 	.word	0x00f423ff
 800dfc0:	0106737f 	.word	0x0106737f
 800dfc4:	011a499f 	.word	0x011a499f
 800dfc8:	01312cff 	.word	0x01312cff
 800dfcc:	014ca43f 	.word	0x014ca43f
 800dfd0:	016e35ff 	.word	0x016e35ff
 800dfd4:	01a6ab1f 	.word	0x01a6ab1f
 800dfd8:	01e847ff 	.word	0x01e847ff

0800dfdc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b083      	sub	sp, #12
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	689b      	ldr	r3, [r3, #8]
 800dfe8:	f043 0201 	orr.w	r2, r3, #1
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dff0:	2300      	movs	r3, #0
}
 800dff2:	4618      	mov	r0, r3
 800dff4:	370c      	adds	r7, #12
 800dff6:	46bd      	mov	sp, r7
 800dff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffc:	4770      	bx	lr

0800dffe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dffe:	b480      	push	{r7}
 800e000:	b083      	sub	sp, #12
 800e002:	af00      	add	r7, sp, #0
 800e004:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	689b      	ldr	r3, [r3, #8]
 800e00a:	f023 0201 	bic.w	r2, r3, #1
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e012:	2300      	movs	r3, #0
}
 800e014:	4618      	mov	r0, r3
 800e016:	370c      	adds	r7, #12
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr

0800e020 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b082      	sub	sp, #8
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	460b      	mov	r3, r1
 800e02a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	68db      	ldr	r3, [r3, #12]
 800e030:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e038:	78fb      	ldrb	r3, [r7, #3]
 800e03a:	2b01      	cmp	r3, #1
 800e03c:	d106      	bne.n	800e04c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	60da      	str	r2, [r3, #12]
 800e04a:	e00b      	b.n	800e064 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800e04c:	78fb      	ldrb	r3, [r7, #3]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d106      	bne.n	800e060 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	68db      	ldr	r3, [r3, #12]
 800e056:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	60da      	str	r2, [r3, #12]
 800e05e:	e001      	b.n	800e064 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800e060:	2301      	movs	r3, #1
 800e062:	e003      	b.n	800e06c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800e064:	2032      	movs	r0, #50	; 0x32
 800e066:	f7f6 fd1d 	bl	8004aa4 <HAL_Delay>

  return HAL_OK;
 800e06a:	2300      	movs	r3, #0
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3708      	adds	r7, #8
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}

0800e074 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e074:	b084      	sub	sp, #16
 800e076:	b580      	push	{r7, lr}
 800e078:	b086      	sub	sp, #24
 800e07a:	af00      	add	r7, sp, #0
 800e07c:	6078      	str	r0, [r7, #4]
 800e07e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800e082:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e086:	2300      	movs	r3, #0
 800e088:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e08e:	2300      	movs	r3, #0
 800e090:	613b      	str	r3, [r7, #16]
 800e092:	e009      	b.n	800e0a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	693b      	ldr	r3, [r7, #16]
 800e098:	3340      	adds	r3, #64	; 0x40
 800e09a:	009b      	lsls	r3, r3, #2
 800e09c:	4413      	add	r3, r2
 800e09e:	2200      	movs	r2, #0
 800e0a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e0a2:	693b      	ldr	r3, [r7, #16]
 800e0a4:	3301      	adds	r3, #1
 800e0a6:	613b      	str	r3, [r7, #16]
 800e0a8:	693b      	ldr	r3, [r7, #16]
 800e0aa:	2b0e      	cmp	r3, #14
 800e0ac:	d9f2      	bls.n	800e094 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e0ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d11c      	bne.n	800e0ee <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0ba:	685b      	ldr	r3, [r3, #4]
 800e0bc:	68fa      	ldr	r2, [r7, #12]
 800e0be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e0c2:	f043 0302 	orr.w	r3, r3, #2
 800e0c6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0d8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0e4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	639a      	str	r2, [r3, #56]	; 0x38
 800e0ec:	e00b      	b.n	800e106 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0f2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e10c:	461a      	mov	r2, r3
 800e10e:	2300      	movs	r3, #0
 800e110:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e118:	4619      	mov	r1, r3
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e120:	461a      	mov	r2, r3
 800e122:	680b      	ldr	r3, [r1, #0]
 800e124:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e128:	2b01      	cmp	r3, #1
 800e12a:	d10c      	bne.n	800e146 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e12c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d104      	bne.n	800e13c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e132:	2100      	movs	r1, #0
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f000 f949 	bl	800e3cc <USB_SetDevSpeed>
 800e13a:	e008      	b.n	800e14e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e13c:	2101      	movs	r1, #1
 800e13e:	6878      	ldr	r0, [r7, #4]
 800e140:	f000 f944 	bl	800e3cc <USB_SetDevSpeed>
 800e144:	e003      	b.n	800e14e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e146:	2103      	movs	r1, #3
 800e148:	6878      	ldr	r0, [r7, #4]
 800e14a:	f000 f93f 	bl	800e3cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e14e:	2110      	movs	r1, #16
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f000 f8f3 	bl	800e33c <USB_FlushTxFifo>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d001      	beq.n	800e160 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800e15c:	2301      	movs	r3, #1
 800e15e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e160:	6878      	ldr	r0, [r7, #4]
 800e162:	f000 f911 	bl	800e388 <USB_FlushRxFifo>
 800e166:	4603      	mov	r3, r0
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d001      	beq.n	800e170 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800e16c:	2301      	movs	r3, #1
 800e16e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e176:	461a      	mov	r2, r3
 800e178:	2300      	movs	r3, #0
 800e17a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e182:	461a      	mov	r2, r3
 800e184:	2300      	movs	r3, #0
 800e186:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e18e:	461a      	mov	r2, r3
 800e190:	2300      	movs	r3, #0
 800e192:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e194:	2300      	movs	r3, #0
 800e196:	613b      	str	r3, [r7, #16]
 800e198:	e043      	b.n	800e222 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	015a      	lsls	r2, r3, #5
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e1ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e1b0:	d118      	bne.n	800e1e4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800e1b2:	693b      	ldr	r3, [r7, #16]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d10a      	bne.n	800e1ce <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	015a      	lsls	r2, r3, #5
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	4413      	add	r3, r2
 800e1c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1c4:	461a      	mov	r2, r3
 800e1c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e1ca:	6013      	str	r3, [r2, #0]
 800e1cc:	e013      	b.n	800e1f6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e1ce:	693b      	ldr	r3, [r7, #16]
 800e1d0:	015a      	lsls	r2, r3, #5
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1da:	461a      	mov	r2, r3
 800e1dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e1e0:	6013      	str	r3, [r2, #0]
 800e1e2:	e008      	b.n	800e1f6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e1e4:	693b      	ldr	r3, [r7, #16]
 800e1e6:	015a      	lsls	r2, r3, #5
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	4413      	add	r3, r2
 800e1ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e1f6:	693b      	ldr	r3, [r7, #16]
 800e1f8:	015a      	lsls	r2, r3, #5
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	4413      	add	r3, r2
 800e1fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e202:	461a      	mov	r2, r3
 800e204:	2300      	movs	r3, #0
 800e206:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e208:	693b      	ldr	r3, [r7, #16]
 800e20a:	015a      	lsls	r2, r3, #5
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	4413      	add	r3, r2
 800e210:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e214:	461a      	mov	r2, r3
 800e216:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e21a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	3301      	adds	r3, #1
 800e220:	613b      	str	r3, [r7, #16]
 800e222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e224:	693a      	ldr	r2, [r7, #16]
 800e226:	429a      	cmp	r2, r3
 800e228:	d3b7      	bcc.n	800e19a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e22a:	2300      	movs	r3, #0
 800e22c:	613b      	str	r3, [r7, #16]
 800e22e:	e043      	b.n	800e2b8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	015a      	lsls	r2, r3, #5
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	4413      	add	r3, r2
 800e238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e242:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e246:	d118      	bne.n	800e27a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d10a      	bne.n	800e264 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	015a      	lsls	r2, r3, #5
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	4413      	add	r3, r2
 800e256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e25a:	461a      	mov	r2, r3
 800e25c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e260:	6013      	str	r3, [r2, #0]
 800e262:	e013      	b.n	800e28c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	015a      	lsls	r2, r3, #5
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	4413      	add	r3, r2
 800e26c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e270:	461a      	mov	r2, r3
 800e272:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e276:	6013      	str	r3, [r2, #0]
 800e278:	e008      	b.n	800e28c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e27a:	693b      	ldr	r3, [r7, #16]
 800e27c:	015a      	lsls	r2, r3, #5
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	4413      	add	r3, r2
 800e282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e286:	461a      	mov	r2, r3
 800e288:	2300      	movs	r3, #0
 800e28a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e28c:	693b      	ldr	r3, [r7, #16]
 800e28e:	015a      	lsls	r2, r3, #5
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	4413      	add	r3, r2
 800e294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e298:	461a      	mov	r2, r3
 800e29a:	2300      	movs	r3, #0
 800e29c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e29e:	693b      	ldr	r3, [r7, #16]
 800e2a0:	015a      	lsls	r2, r3, #5
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	4413      	add	r3, r2
 800e2a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e2b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e2b2:	693b      	ldr	r3, [r7, #16]
 800e2b4:	3301      	adds	r3, #1
 800e2b6:	613b      	str	r3, [r7, #16]
 800e2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ba:	693a      	ldr	r2, [r7, #16]
 800e2bc:	429a      	cmp	r2, r3
 800e2be:	d3b7      	bcc.n	800e230 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2c6:	691b      	ldr	r3, [r3, #16]
 800e2c8:	68fa      	ldr	r2, [r7, #12]
 800e2ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e2ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e2d2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800e2e0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d105      	bne.n	800e2f4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	699b      	ldr	r3, [r3, #24]
 800e2ec:	f043 0210 	orr.w	r2, r3, #16
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	699a      	ldr	r2, [r3, #24]
 800e2f8:	4b0f      	ldr	r3, [pc, #60]	; (800e338 <USB_DevInit+0x2c4>)
 800e2fa:	4313      	orrs	r3, r2
 800e2fc:	687a      	ldr	r2, [r7, #4]
 800e2fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e302:	2b00      	cmp	r3, #0
 800e304:	d005      	beq.n	800e312 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	699b      	ldr	r3, [r3, #24]
 800e30a:	f043 0208 	orr.w	r2, r3, #8
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e312:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e314:	2b01      	cmp	r3, #1
 800e316:	d107      	bne.n	800e328 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	699b      	ldr	r3, [r3, #24]
 800e31c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e320:	f043 0304 	orr.w	r3, r3, #4
 800e324:	687a      	ldr	r2, [r7, #4]
 800e326:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e328:	7dfb      	ldrb	r3, [r7, #23]
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3718      	adds	r7, #24
 800e32e:	46bd      	mov	sp, r7
 800e330:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e334:	b004      	add	sp, #16
 800e336:	4770      	bx	lr
 800e338:	803c3800 	.word	0x803c3800

0800e33c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b085      	sub	sp, #20
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800e346:	2300      	movs	r3, #0
 800e348:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	019b      	lsls	r3, r3, #6
 800e34e:	f043 0220 	orr.w	r2, r3, #32
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	3301      	adds	r3, #1
 800e35a:	60fb      	str	r3, [r7, #12]
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	4a09      	ldr	r2, [pc, #36]	; (800e384 <USB_FlushTxFifo+0x48>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d901      	bls.n	800e368 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800e364:	2303      	movs	r3, #3
 800e366:	e006      	b.n	800e376 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	691b      	ldr	r3, [r3, #16]
 800e36c:	f003 0320 	and.w	r3, r3, #32
 800e370:	2b20      	cmp	r3, #32
 800e372:	d0f0      	beq.n	800e356 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800e374:	2300      	movs	r3, #0
}
 800e376:	4618      	mov	r0, r3
 800e378:	3714      	adds	r7, #20
 800e37a:	46bd      	mov	sp, r7
 800e37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e380:	4770      	bx	lr
 800e382:	bf00      	nop
 800e384:	00030d40 	.word	0x00030d40

0800e388 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e388:	b480      	push	{r7}
 800e38a:	b085      	sub	sp, #20
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800e390:	2300      	movs	r3, #0
 800e392:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2210      	movs	r2, #16
 800e398:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	3301      	adds	r3, #1
 800e39e:	60fb      	str	r3, [r7, #12]
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	4a09      	ldr	r2, [pc, #36]	; (800e3c8 <USB_FlushRxFifo+0x40>)
 800e3a4:	4293      	cmp	r3, r2
 800e3a6:	d901      	bls.n	800e3ac <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800e3a8:	2303      	movs	r3, #3
 800e3aa:	e006      	b.n	800e3ba <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	691b      	ldr	r3, [r3, #16]
 800e3b0:	f003 0310 	and.w	r3, r3, #16
 800e3b4:	2b10      	cmp	r3, #16
 800e3b6:	d0f0      	beq.n	800e39a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800e3b8:	2300      	movs	r3, #0
}
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	3714      	adds	r7, #20
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c4:	4770      	bx	lr
 800e3c6:	bf00      	nop
 800e3c8:	00030d40 	.word	0x00030d40

0800e3cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b085      	sub	sp, #20
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
 800e3d4:	460b      	mov	r3, r1
 800e3d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3e2:	681a      	ldr	r2, [r3, #0]
 800e3e4:	78fb      	ldrb	r3, [r7, #3]
 800e3e6:	68f9      	ldr	r1, [r7, #12]
 800e3e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e3ec:	4313      	orrs	r3, r2
 800e3ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e3f0:	2300      	movs	r3, #0
}
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	3714      	adds	r7, #20
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fc:	4770      	bx	lr

0800e3fe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800e3fe:	b480      	push	{r7}
 800e400:	b087      	sub	sp, #28
 800e402:	af00      	add	r7, sp, #0
 800e404:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e40a:	693b      	ldr	r3, [r7, #16]
 800e40c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e410:	689b      	ldr	r3, [r3, #8]
 800e412:	f003 0306 	and.w	r3, r3, #6
 800e416:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d102      	bne.n	800e424 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e41e:	2300      	movs	r3, #0
 800e420:	75fb      	strb	r3, [r7, #23]
 800e422:	e00a      	b.n	800e43a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	2b02      	cmp	r3, #2
 800e428:	d002      	beq.n	800e430 <USB_GetDevSpeed+0x32>
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	2b06      	cmp	r3, #6
 800e42e:	d102      	bne.n	800e436 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e430:	2302      	movs	r3, #2
 800e432:	75fb      	strb	r3, [r7, #23]
 800e434:	e001      	b.n	800e43a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e436:	230f      	movs	r3, #15
 800e438:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e43a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	371c      	adds	r7, #28
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e448:	b480      	push	{r7}
 800e44a:	b085      	sub	sp, #20
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	785b      	ldrb	r3, [r3, #1]
 800e460:	2b01      	cmp	r3, #1
 800e462:	d13a      	bne.n	800e4da <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e46a:	69da      	ldr	r2, [r3, #28]
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	781b      	ldrb	r3, [r3, #0]
 800e470:	f003 030f 	and.w	r3, r3, #15
 800e474:	2101      	movs	r1, #1
 800e476:	fa01 f303 	lsl.w	r3, r1, r3
 800e47a:	b29b      	uxth	r3, r3
 800e47c:	68f9      	ldr	r1, [r7, #12]
 800e47e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e482:	4313      	orrs	r3, r2
 800e484:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e486:	68bb      	ldr	r3, [r7, #8]
 800e488:	015a      	lsls	r2, r3, #5
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	4413      	add	r3, r2
 800e48e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d155      	bne.n	800e548 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e49c:	68bb      	ldr	r3, [r7, #8]
 800e49e:	015a      	lsls	r2, r3, #5
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	4413      	add	r3, r2
 800e4a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4a8:	681a      	ldr	r2, [r3, #0]
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	689b      	ldr	r3, [r3, #8]
 800e4ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	78db      	ldrb	r3, [r3, #3]
 800e4b6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e4b8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	059b      	lsls	r3, r3, #22
 800e4be:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e4c0:	4313      	orrs	r3, r2
 800e4c2:	68ba      	ldr	r2, [r7, #8]
 800e4c4:	0151      	lsls	r1, r2, #5
 800e4c6:	68fa      	ldr	r2, [r7, #12]
 800e4c8:	440a      	add	r2, r1
 800e4ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e4d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e4d6:	6013      	str	r3, [r2, #0]
 800e4d8:	e036      	b.n	800e548 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e4e0:	69da      	ldr	r2, [r3, #28]
 800e4e2:	683b      	ldr	r3, [r7, #0]
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	f003 030f 	and.w	r3, r3, #15
 800e4ea:	2101      	movs	r1, #1
 800e4ec:	fa01 f303 	lsl.w	r3, r1, r3
 800e4f0:	041b      	lsls	r3, r3, #16
 800e4f2:	68f9      	ldr	r1, [r7, #12]
 800e4f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e4f8:	4313      	orrs	r3, r2
 800e4fa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	015a      	lsls	r2, r3, #5
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	4413      	add	r3, r2
 800e504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d11a      	bne.n	800e548 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	015a      	lsls	r2, r3, #5
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	4413      	add	r3, r2
 800e51a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e51e:	681a      	ldr	r2, [r3, #0]
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	689b      	ldr	r3, [r3, #8]
 800e524:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	78db      	ldrb	r3, [r3, #3]
 800e52c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e52e:	430b      	orrs	r3, r1
 800e530:	4313      	orrs	r3, r2
 800e532:	68ba      	ldr	r2, [r7, #8]
 800e534:	0151      	lsls	r1, r2, #5
 800e536:	68fa      	ldr	r2, [r7, #12]
 800e538:	440a      	add	r2, r1
 800e53a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e53e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e546:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e548:	2300      	movs	r3, #0
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3714      	adds	r7, #20
 800e54e:	46bd      	mov	sp, r7
 800e550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e554:	4770      	bx	lr
	...

0800e558 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e558:	b480      	push	{r7}
 800e55a:	b085      	sub	sp, #20
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
 800e560:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	785b      	ldrb	r3, [r3, #1]
 800e570:	2b01      	cmp	r3, #1
 800e572:	d161      	bne.n	800e638 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	015a      	lsls	r2, r3, #5
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	4413      	add	r3, r2
 800e57c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e586:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e58a:	d11f      	bne.n	800e5cc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	015a      	lsls	r2, r3, #5
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	4413      	add	r3, r2
 800e594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	68ba      	ldr	r2, [r7, #8]
 800e59c:	0151      	lsls	r1, r2, #5
 800e59e:	68fa      	ldr	r2, [r7, #12]
 800e5a0:	440a      	add	r2, r1
 800e5a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e5a6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e5aa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	015a      	lsls	r2, r3, #5
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	4413      	add	r3, r2
 800e5b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	68ba      	ldr	r2, [r7, #8]
 800e5bc:	0151      	lsls	r1, r2, #5
 800e5be:	68fa      	ldr	r2, [r7, #12]
 800e5c0:	440a      	add	r2, r1
 800e5c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e5c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e5ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e5d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	f003 030f 	and.w	r3, r3, #15
 800e5dc:	2101      	movs	r1, #1
 800e5de:	fa01 f303 	lsl.w	r3, r1, r3
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	43db      	mvns	r3, r3
 800e5e6:	68f9      	ldr	r1, [r7, #12]
 800e5e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e5ec:	4013      	ands	r3, r2
 800e5ee:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e5f6:	69da      	ldr	r2, [r3, #28]
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	f003 030f 	and.w	r3, r3, #15
 800e600:	2101      	movs	r1, #1
 800e602:	fa01 f303 	lsl.w	r3, r1, r3
 800e606:	b29b      	uxth	r3, r3
 800e608:	43db      	mvns	r3, r3
 800e60a:	68f9      	ldr	r1, [r7, #12]
 800e60c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e610:	4013      	ands	r3, r2
 800e612:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e614:	68bb      	ldr	r3, [r7, #8]
 800e616:	015a      	lsls	r2, r3, #5
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	4413      	add	r3, r2
 800e61c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e620:	681a      	ldr	r2, [r3, #0]
 800e622:	68bb      	ldr	r3, [r7, #8]
 800e624:	0159      	lsls	r1, r3, #5
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	440b      	add	r3, r1
 800e62a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e62e:	4619      	mov	r1, r3
 800e630:	4b35      	ldr	r3, [pc, #212]	; (800e708 <USB_DeactivateEndpoint+0x1b0>)
 800e632:	4013      	ands	r3, r2
 800e634:	600b      	str	r3, [r1, #0]
 800e636:	e060      	b.n	800e6fa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e638:	68bb      	ldr	r3, [r7, #8]
 800e63a:	015a      	lsls	r2, r3, #5
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	4413      	add	r3, r2
 800e640:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e64a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e64e:	d11f      	bne.n	800e690 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	015a      	lsls	r2, r3, #5
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	4413      	add	r3, r2
 800e658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	68ba      	ldr	r2, [r7, #8]
 800e660:	0151      	lsls	r1, r2, #5
 800e662:	68fa      	ldr	r2, [r7, #12]
 800e664:	440a      	add	r2, r1
 800e666:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e66a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e66e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e670:	68bb      	ldr	r3, [r7, #8]
 800e672:	015a      	lsls	r2, r3, #5
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	4413      	add	r3, r2
 800e678:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	68ba      	ldr	r2, [r7, #8]
 800e680:	0151      	lsls	r1, r2, #5
 800e682:	68fa      	ldr	r2, [r7, #12]
 800e684:	440a      	add	r2, r1
 800e686:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e68a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e68e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e696:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	f003 030f 	and.w	r3, r3, #15
 800e6a0:	2101      	movs	r1, #1
 800e6a2:	fa01 f303 	lsl.w	r3, r1, r3
 800e6a6:	041b      	lsls	r3, r3, #16
 800e6a8:	43db      	mvns	r3, r3
 800e6aa:	68f9      	ldr	r1, [r7, #12]
 800e6ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e6b0:	4013      	ands	r3, r2
 800e6b2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e6ba:	69da      	ldr	r2, [r3, #28]
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	f003 030f 	and.w	r3, r3, #15
 800e6c4:	2101      	movs	r1, #1
 800e6c6:	fa01 f303 	lsl.w	r3, r1, r3
 800e6ca:	041b      	lsls	r3, r3, #16
 800e6cc:	43db      	mvns	r3, r3
 800e6ce:	68f9      	ldr	r1, [r7, #12]
 800e6d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e6d4:	4013      	ands	r3, r2
 800e6d6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e6d8:	68bb      	ldr	r3, [r7, #8]
 800e6da:	015a      	lsls	r2, r3, #5
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	4413      	add	r3, r2
 800e6e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6e4:	681a      	ldr	r2, [r3, #0]
 800e6e6:	68bb      	ldr	r3, [r7, #8]
 800e6e8:	0159      	lsls	r1, r3, #5
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	440b      	add	r3, r1
 800e6ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	4b05      	ldr	r3, [pc, #20]	; (800e70c <USB_DeactivateEndpoint+0x1b4>)
 800e6f6:	4013      	ands	r3, r2
 800e6f8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e6fa:	2300      	movs	r3, #0
}
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	3714      	adds	r7, #20
 800e700:	46bd      	mov	sp, r7
 800e702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e706:	4770      	bx	lr
 800e708:	ec337800 	.word	0xec337800
 800e70c:	eff37800 	.word	0xeff37800

0800e710 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b08a      	sub	sp, #40	; 0x28
 800e714:	af02      	add	r7, sp, #8
 800e716:	60f8      	str	r0, [r7, #12]
 800e718:	60b9      	str	r1, [r7, #8]
 800e71a:	4613      	mov	r3, r2
 800e71c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	781b      	ldrb	r3, [r3, #0]
 800e726:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	785b      	ldrb	r3, [r3, #1]
 800e72c:	2b01      	cmp	r3, #1
 800e72e:	f040 815c 	bne.w	800e9ea <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	695b      	ldr	r3, [r3, #20]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d132      	bne.n	800e7a0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e73a:	69bb      	ldr	r3, [r7, #24]
 800e73c:	015a      	lsls	r2, r3, #5
 800e73e:	69fb      	ldr	r3, [r7, #28]
 800e740:	4413      	add	r3, r2
 800e742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e746:	691b      	ldr	r3, [r3, #16]
 800e748:	69ba      	ldr	r2, [r7, #24]
 800e74a:	0151      	lsls	r1, r2, #5
 800e74c:	69fa      	ldr	r2, [r7, #28]
 800e74e:	440a      	add	r2, r1
 800e750:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e754:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e758:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e75c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e75e:	69bb      	ldr	r3, [r7, #24]
 800e760:	015a      	lsls	r2, r3, #5
 800e762:	69fb      	ldr	r3, [r7, #28]
 800e764:	4413      	add	r3, r2
 800e766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e76a:	691b      	ldr	r3, [r3, #16]
 800e76c:	69ba      	ldr	r2, [r7, #24]
 800e76e:	0151      	lsls	r1, r2, #5
 800e770:	69fa      	ldr	r2, [r7, #28]
 800e772:	440a      	add	r2, r1
 800e774:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e778:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e77c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e77e:	69bb      	ldr	r3, [r7, #24]
 800e780:	015a      	lsls	r2, r3, #5
 800e782:	69fb      	ldr	r3, [r7, #28]
 800e784:	4413      	add	r3, r2
 800e786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e78a:	691b      	ldr	r3, [r3, #16]
 800e78c:	69ba      	ldr	r2, [r7, #24]
 800e78e:	0151      	lsls	r1, r2, #5
 800e790:	69fa      	ldr	r2, [r7, #28]
 800e792:	440a      	add	r2, r1
 800e794:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e798:	0cdb      	lsrs	r3, r3, #19
 800e79a:	04db      	lsls	r3, r3, #19
 800e79c:	6113      	str	r3, [r2, #16]
 800e79e:	e074      	b.n	800e88a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e7a0:	69bb      	ldr	r3, [r7, #24]
 800e7a2:	015a      	lsls	r2, r3, #5
 800e7a4:	69fb      	ldr	r3, [r7, #28]
 800e7a6:	4413      	add	r3, r2
 800e7a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7ac:	691b      	ldr	r3, [r3, #16]
 800e7ae:	69ba      	ldr	r2, [r7, #24]
 800e7b0:	0151      	lsls	r1, r2, #5
 800e7b2:	69fa      	ldr	r2, [r7, #28]
 800e7b4:	440a      	add	r2, r1
 800e7b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7ba:	0cdb      	lsrs	r3, r3, #19
 800e7bc:	04db      	lsls	r3, r3, #19
 800e7be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e7c0:	69bb      	ldr	r3, [r7, #24]
 800e7c2:	015a      	lsls	r2, r3, #5
 800e7c4:	69fb      	ldr	r3, [r7, #28]
 800e7c6:	4413      	add	r3, r2
 800e7c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7cc:	691b      	ldr	r3, [r3, #16]
 800e7ce:	69ba      	ldr	r2, [r7, #24]
 800e7d0:	0151      	lsls	r1, r2, #5
 800e7d2:	69fa      	ldr	r2, [r7, #28]
 800e7d4:	440a      	add	r2, r1
 800e7d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7da:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e7de:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e7e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e7e4:	69bb      	ldr	r3, [r7, #24]
 800e7e6:	015a      	lsls	r2, r3, #5
 800e7e8:	69fb      	ldr	r3, [r7, #28]
 800e7ea:	4413      	add	r3, r2
 800e7ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7f0:	691a      	ldr	r2, [r3, #16]
 800e7f2:	68bb      	ldr	r3, [r7, #8]
 800e7f4:	6959      	ldr	r1, [r3, #20]
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	689b      	ldr	r3, [r3, #8]
 800e7fa:	440b      	add	r3, r1
 800e7fc:	1e59      	subs	r1, r3, #1
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	fbb1 f3f3 	udiv	r3, r1, r3
 800e806:	04d9      	lsls	r1, r3, #19
 800e808:	4b9d      	ldr	r3, [pc, #628]	; (800ea80 <USB_EPStartXfer+0x370>)
 800e80a:	400b      	ands	r3, r1
 800e80c:	69b9      	ldr	r1, [r7, #24]
 800e80e:	0148      	lsls	r0, r1, #5
 800e810:	69f9      	ldr	r1, [r7, #28]
 800e812:	4401      	add	r1, r0
 800e814:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e818:	4313      	orrs	r3, r2
 800e81a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e81c:	69bb      	ldr	r3, [r7, #24]
 800e81e:	015a      	lsls	r2, r3, #5
 800e820:	69fb      	ldr	r3, [r7, #28]
 800e822:	4413      	add	r3, r2
 800e824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e828:	691a      	ldr	r2, [r3, #16]
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	695b      	ldr	r3, [r3, #20]
 800e82e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e832:	69b9      	ldr	r1, [r7, #24]
 800e834:	0148      	lsls	r0, r1, #5
 800e836:	69f9      	ldr	r1, [r7, #28]
 800e838:	4401      	add	r1, r0
 800e83a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e83e:	4313      	orrs	r3, r2
 800e840:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	78db      	ldrb	r3, [r3, #3]
 800e846:	2b01      	cmp	r3, #1
 800e848:	d11f      	bne.n	800e88a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e84a:	69bb      	ldr	r3, [r7, #24]
 800e84c:	015a      	lsls	r2, r3, #5
 800e84e:	69fb      	ldr	r3, [r7, #28]
 800e850:	4413      	add	r3, r2
 800e852:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e856:	691b      	ldr	r3, [r3, #16]
 800e858:	69ba      	ldr	r2, [r7, #24]
 800e85a:	0151      	lsls	r1, r2, #5
 800e85c:	69fa      	ldr	r2, [r7, #28]
 800e85e:	440a      	add	r2, r1
 800e860:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e864:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e868:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e86a:	69bb      	ldr	r3, [r7, #24]
 800e86c:	015a      	lsls	r2, r3, #5
 800e86e:	69fb      	ldr	r3, [r7, #28]
 800e870:	4413      	add	r3, r2
 800e872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e876:	691b      	ldr	r3, [r3, #16]
 800e878:	69ba      	ldr	r2, [r7, #24]
 800e87a:	0151      	lsls	r1, r2, #5
 800e87c:	69fa      	ldr	r2, [r7, #28]
 800e87e:	440a      	add	r2, r1
 800e880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e884:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e888:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800e88a:	79fb      	ldrb	r3, [r7, #7]
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	d14b      	bne.n	800e928 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	691b      	ldr	r3, [r3, #16]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d009      	beq.n	800e8ac <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e898:	69bb      	ldr	r3, [r7, #24]
 800e89a:	015a      	lsls	r2, r3, #5
 800e89c:	69fb      	ldr	r3, [r7, #28]
 800e89e:	4413      	add	r3, r2
 800e8a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8a4:	461a      	mov	r2, r3
 800e8a6:	68bb      	ldr	r3, [r7, #8]
 800e8a8:	691b      	ldr	r3, [r3, #16]
 800e8aa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	78db      	ldrb	r3, [r3, #3]
 800e8b0:	2b01      	cmp	r3, #1
 800e8b2:	d128      	bne.n	800e906 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e8b4:	69fb      	ldr	r3, [r7, #28]
 800e8b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8ba:	689b      	ldr	r3, [r3, #8]
 800e8bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d110      	bne.n	800e8e6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e8c4:	69bb      	ldr	r3, [r7, #24]
 800e8c6:	015a      	lsls	r2, r3, #5
 800e8c8:	69fb      	ldr	r3, [r7, #28]
 800e8ca:	4413      	add	r3, r2
 800e8cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	69ba      	ldr	r2, [r7, #24]
 800e8d4:	0151      	lsls	r1, r2, #5
 800e8d6:	69fa      	ldr	r2, [r7, #28]
 800e8d8:	440a      	add	r2, r1
 800e8da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8de:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e8e2:	6013      	str	r3, [r2, #0]
 800e8e4:	e00f      	b.n	800e906 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e8e6:	69bb      	ldr	r3, [r7, #24]
 800e8e8:	015a      	lsls	r2, r3, #5
 800e8ea:	69fb      	ldr	r3, [r7, #28]
 800e8ec:	4413      	add	r3, r2
 800e8ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	69ba      	ldr	r2, [r7, #24]
 800e8f6:	0151      	lsls	r1, r2, #5
 800e8f8:	69fa      	ldr	r2, [r7, #28]
 800e8fa:	440a      	add	r2, r1
 800e8fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e904:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e906:	69bb      	ldr	r3, [r7, #24]
 800e908:	015a      	lsls	r2, r3, #5
 800e90a:	69fb      	ldr	r3, [r7, #28]
 800e90c:	4413      	add	r3, r2
 800e90e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	69ba      	ldr	r2, [r7, #24]
 800e916:	0151      	lsls	r1, r2, #5
 800e918:	69fa      	ldr	r2, [r7, #28]
 800e91a:	440a      	add	r2, r1
 800e91c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e920:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e924:	6013      	str	r3, [r2, #0]
 800e926:	e12f      	b.n	800eb88 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e928:	69bb      	ldr	r3, [r7, #24]
 800e92a:	015a      	lsls	r2, r3, #5
 800e92c:	69fb      	ldr	r3, [r7, #28]
 800e92e:	4413      	add	r3, r2
 800e930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	69ba      	ldr	r2, [r7, #24]
 800e938:	0151      	lsls	r1, r2, #5
 800e93a:	69fa      	ldr	r2, [r7, #28]
 800e93c:	440a      	add	r2, r1
 800e93e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e942:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e946:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	78db      	ldrb	r3, [r3, #3]
 800e94c:	2b01      	cmp	r3, #1
 800e94e:	d015      	beq.n	800e97c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e950:	68bb      	ldr	r3, [r7, #8]
 800e952:	695b      	ldr	r3, [r3, #20]
 800e954:	2b00      	cmp	r3, #0
 800e956:	f000 8117 	beq.w	800eb88 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e95a:	69fb      	ldr	r3, [r7, #28]
 800e95c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e960:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e962:	68bb      	ldr	r3, [r7, #8]
 800e964:	781b      	ldrb	r3, [r3, #0]
 800e966:	f003 030f 	and.w	r3, r3, #15
 800e96a:	2101      	movs	r1, #1
 800e96c:	fa01 f303 	lsl.w	r3, r1, r3
 800e970:	69f9      	ldr	r1, [r7, #28]
 800e972:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e976:	4313      	orrs	r3, r2
 800e978:	634b      	str	r3, [r1, #52]	; 0x34
 800e97a:	e105      	b.n	800eb88 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e97c:	69fb      	ldr	r3, [r7, #28]
 800e97e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e982:	689b      	ldr	r3, [r3, #8]
 800e984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d110      	bne.n	800e9ae <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e98c:	69bb      	ldr	r3, [r7, #24]
 800e98e:	015a      	lsls	r2, r3, #5
 800e990:	69fb      	ldr	r3, [r7, #28]
 800e992:	4413      	add	r3, r2
 800e994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	69ba      	ldr	r2, [r7, #24]
 800e99c:	0151      	lsls	r1, r2, #5
 800e99e:	69fa      	ldr	r2, [r7, #28]
 800e9a0:	440a      	add	r2, r1
 800e9a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e9aa:	6013      	str	r3, [r2, #0]
 800e9ac:	e00f      	b.n	800e9ce <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e9ae:	69bb      	ldr	r3, [r7, #24]
 800e9b0:	015a      	lsls	r2, r3, #5
 800e9b2:	69fb      	ldr	r3, [r7, #28]
 800e9b4:	4413      	add	r3, r2
 800e9b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	69ba      	ldr	r2, [r7, #24]
 800e9be:	0151      	lsls	r1, r2, #5
 800e9c0:	69fa      	ldr	r2, [r7, #28]
 800e9c2:	440a      	add	r2, r1
 800e9c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e9cc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e9ce:	68bb      	ldr	r3, [r7, #8]
 800e9d0:	68d9      	ldr	r1, [r3, #12]
 800e9d2:	68bb      	ldr	r3, [r7, #8]
 800e9d4:	781a      	ldrb	r2, [r3, #0]
 800e9d6:	68bb      	ldr	r3, [r7, #8]
 800e9d8:	695b      	ldr	r3, [r3, #20]
 800e9da:	b298      	uxth	r0, r3
 800e9dc:	79fb      	ldrb	r3, [r7, #7]
 800e9de:	9300      	str	r3, [sp, #0]
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	68f8      	ldr	r0, [r7, #12]
 800e9e4:	f000 fa2b 	bl	800ee3e <USB_WritePacket>
 800e9e8:	e0ce      	b.n	800eb88 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e9ea:	69bb      	ldr	r3, [r7, #24]
 800e9ec:	015a      	lsls	r2, r3, #5
 800e9ee:	69fb      	ldr	r3, [r7, #28]
 800e9f0:	4413      	add	r3, r2
 800e9f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9f6:	691b      	ldr	r3, [r3, #16]
 800e9f8:	69ba      	ldr	r2, [r7, #24]
 800e9fa:	0151      	lsls	r1, r2, #5
 800e9fc:	69fa      	ldr	r2, [r7, #28]
 800e9fe:	440a      	add	r2, r1
 800ea00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea04:	0cdb      	lsrs	r3, r3, #19
 800ea06:	04db      	lsls	r3, r3, #19
 800ea08:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ea0a:	69bb      	ldr	r3, [r7, #24]
 800ea0c:	015a      	lsls	r2, r3, #5
 800ea0e:	69fb      	ldr	r3, [r7, #28]
 800ea10:	4413      	add	r3, r2
 800ea12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea16:	691b      	ldr	r3, [r3, #16]
 800ea18:	69ba      	ldr	r2, [r7, #24]
 800ea1a:	0151      	lsls	r1, r2, #5
 800ea1c:	69fa      	ldr	r2, [r7, #28]
 800ea1e:	440a      	add	r2, r1
 800ea20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea24:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ea28:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ea2c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ea2e:	68bb      	ldr	r3, [r7, #8]
 800ea30:	695b      	ldr	r3, [r3, #20]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d126      	bne.n	800ea84 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ea36:	69bb      	ldr	r3, [r7, #24]
 800ea38:	015a      	lsls	r2, r3, #5
 800ea3a:	69fb      	ldr	r3, [r7, #28]
 800ea3c:	4413      	add	r3, r2
 800ea3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea42:	691a      	ldr	r2, [r3, #16]
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	689b      	ldr	r3, [r3, #8]
 800ea48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea4c:	69b9      	ldr	r1, [r7, #24]
 800ea4e:	0148      	lsls	r0, r1, #5
 800ea50:	69f9      	ldr	r1, [r7, #28]
 800ea52:	4401      	add	r1, r0
 800ea54:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ea58:	4313      	orrs	r3, r2
 800ea5a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ea5c:	69bb      	ldr	r3, [r7, #24]
 800ea5e:	015a      	lsls	r2, r3, #5
 800ea60:	69fb      	ldr	r3, [r7, #28]
 800ea62:	4413      	add	r3, r2
 800ea64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea68:	691b      	ldr	r3, [r3, #16]
 800ea6a:	69ba      	ldr	r2, [r7, #24]
 800ea6c:	0151      	lsls	r1, r2, #5
 800ea6e:	69fa      	ldr	r2, [r7, #28]
 800ea70:	440a      	add	r2, r1
 800ea72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ea7a:	6113      	str	r3, [r2, #16]
 800ea7c:	e036      	b.n	800eaec <USB_EPStartXfer+0x3dc>
 800ea7e:	bf00      	nop
 800ea80:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	695a      	ldr	r2, [r3, #20]
 800ea88:	68bb      	ldr	r3, [r7, #8]
 800ea8a:	689b      	ldr	r3, [r3, #8]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	1e5a      	subs	r2, r3, #1
 800ea90:	68bb      	ldr	r3, [r7, #8]
 800ea92:	689b      	ldr	r3, [r3, #8]
 800ea94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea98:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ea9a:	69bb      	ldr	r3, [r7, #24]
 800ea9c:	015a      	lsls	r2, r3, #5
 800ea9e:	69fb      	ldr	r3, [r7, #28]
 800eaa0:	4413      	add	r3, r2
 800eaa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eaa6:	691a      	ldr	r2, [r3, #16]
 800eaa8:	8afb      	ldrh	r3, [r7, #22]
 800eaaa:	04d9      	lsls	r1, r3, #19
 800eaac:	4b39      	ldr	r3, [pc, #228]	; (800eb94 <USB_EPStartXfer+0x484>)
 800eaae:	400b      	ands	r3, r1
 800eab0:	69b9      	ldr	r1, [r7, #24]
 800eab2:	0148      	lsls	r0, r1, #5
 800eab4:	69f9      	ldr	r1, [r7, #28]
 800eab6:	4401      	add	r1, r0
 800eab8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800eabc:	4313      	orrs	r3, r2
 800eabe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800eac0:	69bb      	ldr	r3, [r7, #24]
 800eac2:	015a      	lsls	r2, r3, #5
 800eac4:	69fb      	ldr	r3, [r7, #28]
 800eac6:	4413      	add	r3, r2
 800eac8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eacc:	691a      	ldr	r2, [r3, #16]
 800eace:	68bb      	ldr	r3, [r7, #8]
 800ead0:	689b      	ldr	r3, [r3, #8]
 800ead2:	8af9      	ldrh	r1, [r7, #22]
 800ead4:	fb01 f303 	mul.w	r3, r1, r3
 800ead8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800eadc:	69b9      	ldr	r1, [r7, #24]
 800eade:	0148      	lsls	r0, r1, #5
 800eae0:	69f9      	ldr	r1, [r7, #28]
 800eae2:	4401      	add	r1, r0
 800eae4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800eae8:	4313      	orrs	r3, r2
 800eaea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800eaec:	79fb      	ldrb	r3, [r7, #7]
 800eaee:	2b01      	cmp	r3, #1
 800eaf0:	d10d      	bne.n	800eb0e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800eaf2:	68bb      	ldr	r3, [r7, #8]
 800eaf4:	68db      	ldr	r3, [r3, #12]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d009      	beq.n	800eb0e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	68d9      	ldr	r1, [r3, #12]
 800eafe:	69bb      	ldr	r3, [r7, #24]
 800eb00:	015a      	lsls	r2, r3, #5
 800eb02:	69fb      	ldr	r3, [r7, #28]
 800eb04:	4413      	add	r3, r2
 800eb06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb0a:	460a      	mov	r2, r1
 800eb0c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800eb0e:	68bb      	ldr	r3, [r7, #8]
 800eb10:	78db      	ldrb	r3, [r3, #3]
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	d128      	bne.n	800eb68 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800eb16:	69fb      	ldr	r3, [r7, #28]
 800eb18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb1c:	689b      	ldr	r3, [r3, #8]
 800eb1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d110      	bne.n	800eb48 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800eb26:	69bb      	ldr	r3, [r7, #24]
 800eb28:	015a      	lsls	r2, r3, #5
 800eb2a:	69fb      	ldr	r3, [r7, #28]
 800eb2c:	4413      	add	r3, r2
 800eb2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	69ba      	ldr	r2, [r7, #24]
 800eb36:	0151      	lsls	r1, r2, #5
 800eb38:	69fa      	ldr	r2, [r7, #28]
 800eb3a:	440a      	add	r2, r1
 800eb3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800eb44:	6013      	str	r3, [r2, #0]
 800eb46:	e00f      	b.n	800eb68 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800eb48:	69bb      	ldr	r3, [r7, #24]
 800eb4a:	015a      	lsls	r2, r3, #5
 800eb4c:	69fb      	ldr	r3, [r7, #28]
 800eb4e:	4413      	add	r3, r2
 800eb50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	69ba      	ldr	r2, [r7, #24]
 800eb58:	0151      	lsls	r1, r2, #5
 800eb5a:	69fa      	ldr	r2, [r7, #28]
 800eb5c:	440a      	add	r2, r1
 800eb5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800eb66:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800eb68:	69bb      	ldr	r3, [r7, #24]
 800eb6a:	015a      	lsls	r2, r3, #5
 800eb6c:	69fb      	ldr	r3, [r7, #28]
 800eb6e:	4413      	add	r3, r2
 800eb70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	69ba      	ldr	r2, [r7, #24]
 800eb78:	0151      	lsls	r1, r2, #5
 800eb7a:	69fa      	ldr	r2, [r7, #28]
 800eb7c:	440a      	add	r2, r1
 800eb7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb82:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800eb86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eb88:	2300      	movs	r3, #0
}
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3720      	adds	r7, #32
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}
 800eb92:	bf00      	nop
 800eb94:	1ff80000 	.word	0x1ff80000

0800eb98 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b087      	sub	sp, #28
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	60f8      	str	r0, [r7, #12]
 800eba0:	60b9      	str	r1, [r7, #8]
 800eba2:	4613      	mov	r3, r2
 800eba4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ebaa:	68bb      	ldr	r3, [r7, #8]
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	785b      	ldrb	r3, [r3, #1]
 800ebb4:	2b01      	cmp	r3, #1
 800ebb6:	f040 80cd 	bne.w	800ed54 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	695b      	ldr	r3, [r3, #20]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d132      	bne.n	800ec28 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	015a      	lsls	r2, r3, #5
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	4413      	add	r3, r2
 800ebca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebce:	691b      	ldr	r3, [r3, #16]
 800ebd0:	693a      	ldr	r2, [r7, #16]
 800ebd2:	0151      	lsls	r1, r2, #5
 800ebd4:	697a      	ldr	r2, [r7, #20]
 800ebd6:	440a      	add	r2, r1
 800ebd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebdc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ebe0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ebe4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ebe6:	693b      	ldr	r3, [r7, #16]
 800ebe8:	015a      	lsls	r2, r3, #5
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	4413      	add	r3, r2
 800ebee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebf2:	691b      	ldr	r3, [r3, #16]
 800ebf4:	693a      	ldr	r2, [r7, #16]
 800ebf6:	0151      	lsls	r1, r2, #5
 800ebf8:	697a      	ldr	r2, [r7, #20]
 800ebfa:	440a      	add	r2, r1
 800ebfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ec04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ec06:	693b      	ldr	r3, [r7, #16]
 800ec08:	015a      	lsls	r2, r3, #5
 800ec0a:	697b      	ldr	r3, [r7, #20]
 800ec0c:	4413      	add	r3, r2
 800ec0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec12:	691b      	ldr	r3, [r3, #16]
 800ec14:	693a      	ldr	r2, [r7, #16]
 800ec16:	0151      	lsls	r1, r2, #5
 800ec18:	697a      	ldr	r2, [r7, #20]
 800ec1a:	440a      	add	r2, r1
 800ec1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec20:	0cdb      	lsrs	r3, r3, #19
 800ec22:	04db      	lsls	r3, r3, #19
 800ec24:	6113      	str	r3, [r2, #16]
 800ec26:	e04e      	b.n	800ecc6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ec28:	693b      	ldr	r3, [r7, #16]
 800ec2a:	015a      	lsls	r2, r3, #5
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	4413      	add	r3, r2
 800ec30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec34:	691b      	ldr	r3, [r3, #16]
 800ec36:	693a      	ldr	r2, [r7, #16]
 800ec38:	0151      	lsls	r1, r2, #5
 800ec3a:	697a      	ldr	r2, [r7, #20]
 800ec3c:	440a      	add	r2, r1
 800ec3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec42:	0cdb      	lsrs	r3, r3, #19
 800ec44:	04db      	lsls	r3, r3, #19
 800ec46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ec48:	693b      	ldr	r3, [r7, #16]
 800ec4a:	015a      	lsls	r2, r3, #5
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	4413      	add	r3, r2
 800ec50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec54:	691b      	ldr	r3, [r3, #16]
 800ec56:	693a      	ldr	r2, [r7, #16]
 800ec58:	0151      	lsls	r1, r2, #5
 800ec5a:	697a      	ldr	r2, [r7, #20]
 800ec5c:	440a      	add	r2, r1
 800ec5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec62:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ec66:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ec6a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ec6c:	68bb      	ldr	r3, [r7, #8]
 800ec6e:	695a      	ldr	r2, [r3, #20]
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	689b      	ldr	r3, [r3, #8]
 800ec74:	429a      	cmp	r2, r3
 800ec76:	d903      	bls.n	800ec80 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	689a      	ldr	r2, [r3, #8]
 800ec7c:	68bb      	ldr	r3, [r7, #8]
 800ec7e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ec80:	693b      	ldr	r3, [r7, #16]
 800ec82:	015a      	lsls	r2, r3, #5
 800ec84:	697b      	ldr	r3, [r7, #20]
 800ec86:	4413      	add	r3, r2
 800ec88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec8c:	691b      	ldr	r3, [r3, #16]
 800ec8e:	693a      	ldr	r2, [r7, #16]
 800ec90:	0151      	lsls	r1, r2, #5
 800ec92:	697a      	ldr	r2, [r7, #20]
 800ec94:	440a      	add	r2, r1
 800ec96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec9a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ec9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800eca0:	693b      	ldr	r3, [r7, #16]
 800eca2:	015a      	lsls	r2, r3, #5
 800eca4:	697b      	ldr	r3, [r7, #20]
 800eca6:	4413      	add	r3, r2
 800eca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ecac:	691a      	ldr	r2, [r3, #16]
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	695b      	ldr	r3, [r3, #20]
 800ecb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ecb6:	6939      	ldr	r1, [r7, #16]
 800ecb8:	0148      	lsls	r0, r1, #5
 800ecba:	6979      	ldr	r1, [r7, #20]
 800ecbc:	4401      	add	r1, r0
 800ecbe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ecc2:	4313      	orrs	r3, r2
 800ecc4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ecc6:	79fb      	ldrb	r3, [r7, #7]
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d11e      	bne.n	800ed0a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	691b      	ldr	r3, [r3, #16]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d009      	beq.n	800ece8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ecd4:	693b      	ldr	r3, [r7, #16]
 800ecd6:	015a      	lsls	r2, r3, #5
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	4413      	add	r3, r2
 800ecdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ece0:	461a      	mov	r2, r3
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	691b      	ldr	r3, [r3, #16]
 800ece6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ece8:	693b      	ldr	r3, [r7, #16]
 800ecea:	015a      	lsls	r2, r3, #5
 800ecec:	697b      	ldr	r3, [r7, #20]
 800ecee:	4413      	add	r3, r2
 800ecf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	693a      	ldr	r2, [r7, #16]
 800ecf8:	0151      	lsls	r1, r2, #5
 800ecfa:	697a      	ldr	r2, [r7, #20]
 800ecfc:	440a      	add	r2, r1
 800ecfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed02:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ed06:	6013      	str	r3, [r2, #0]
 800ed08:	e092      	b.n	800ee30 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ed0a:	693b      	ldr	r3, [r7, #16]
 800ed0c:	015a      	lsls	r2, r3, #5
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	4413      	add	r3, r2
 800ed12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	693a      	ldr	r2, [r7, #16]
 800ed1a:	0151      	lsls	r1, r2, #5
 800ed1c:	697a      	ldr	r2, [r7, #20]
 800ed1e:	440a      	add	r2, r1
 800ed20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed24:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ed28:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	695b      	ldr	r3, [r3, #20]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d07e      	beq.n	800ee30 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ed32:	697b      	ldr	r3, [r7, #20]
 800ed34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed3a:	68bb      	ldr	r3, [r7, #8]
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	f003 030f 	and.w	r3, r3, #15
 800ed42:	2101      	movs	r1, #1
 800ed44:	fa01 f303 	lsl.w	r3, r1, r3
 800ed48:	6979      	ldr	r1, [r7, #20]
 800ed4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	634b      	str	r3, [r1, #52]	; 0x34
 800ed52:	e06d      	b.n	800ee30 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ed54:	693b      	ldr	r3, [r7, #16]
 800ed56:	015a      	lsls	r2, r3, #5
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	4413      	add	r3, r2
 800ed5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed60:	691b      	ldr	r3, [r3, #16]
 800ed62:	693a      	ldr	r2, [r7, #16]
 800ed64:	0151      	lsls	r1, r2, #5
 800ed66:	697a      	ldr	r2, [r7, #20]
 800ed68:	440a      	add	r2, r1
 800ed6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed6e:	0cdb      	lsrs	r3, r3, #19
 800ed70:	04db      	lsls	r3, r3, #19
 800ed72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ed74:	693b      	ldr	r3, [r7, #16]
 800ed76:	015a      	lsls	r2, r3, #5
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	4413      	add	r3, r2
 800ed7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed80:	691b      	ldr	r3, [r3, #16]
 800ed82:	693a      	ldr	r2, [r7, #16]
 800ed84:	0151      	lsls	r1, r2, #5
 800ed86:	697a      	ldr	r2, [r7, #20]
 800ed88:	440a      	add	r2, r1
 800ed8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed8e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ed92:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ed96:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ed98:	68bb      	ldr	r3, [r7, #8]
 800ed9a:	695b      	ldr	r3, [r3, #20]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d003      	beq.n	800eda8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	689a      	ldr	r2, [r3, #8]
 800eda4:	68bb      	ldr	r3, [r7, #8]
 800eda6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	015a      	lsls	r2, r3, #5
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	4413      	add	r3, r2
 800edb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edb4:	691b      	ldr	r3, [r3, #16]
 800edb6:	693a      	ldr	r2, [r7, #16]
 800edb8:	0151      	lsls	r1, r2, #5
 800edba:	697a      	ldr	r2, [r7, #20]
 800edbc:	440a      	add	r2, r1
 800edbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800edc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800edc6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800edc8:	693b      	ldr	r3, [r7, #16]
 800edca:	015a      	lsls	r2, r3, #5
 800edcc:	697b      	ldr	r3, [r7, #20]
 800edce:	4413      	add	r3, r2
 800edd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edd4:	691a      	ldr	r2, [r3, #16]
 800edd6:	68bb      	ldr	r3, [r7, #8]
 800edd8:	689b      	ldr	r3, [r3, #8]
 800edda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800edde:	6939      	ldr	r1, [r7, #16]
 800ede0:	0148      	lsls	r0, r1, #5
 800ede2:	6979      	ldr	r1, [r7, #20]
 800ede4:	4401      	add	r1, r0
 800ede6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800edea:	4313      	orrs	r3, r2
 800edec:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800edee:	79fb      	ldrb	r3, [r7, #7]
 800edf0:	2b01      	cmp	r3, #1
 800edf2:	d10d      	bne.n	800ee10 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800edf4:	68bb      	ldr	r3, [r7, #8]
 800edf6:	68db      	ldr	r3, [r3, #12]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d009      	beq.n	800ee10 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800edfc:	68bb      	ldr	r3, [r7, #8]
 800edfe:	68d9      	ldr	r1, [r3, #12]
 800ee00:	693b      	ldr	r3, [r7, #16]
 800ee02:	015a      	lsls	r2, r3, #5
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	4413      	add	r3, r2
 800ee08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee0c:	460a      	mov	r2, r1
 800ee0e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	015a      	lsls	r2, r3, #5
 800ee14:	697b      	ldr	r3, [r7, #20]
 800ee16:	4413      	add	r3, r2
 800ee18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	693a      	ldr	r2, [r7, #16]
 800ee20:	0151      	lsls	r1, r2, #5
 800ee22:	697a      	ldr	r2, [r7, #20]
 800ee24:	440a      	add	r2, r1
 800ee26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ee2a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ee2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ee30:	2300      	movs	r3, #0
}
 800ee32:	4618      	mov	r0, r3
 800ee34:	371c      	adds	r7, #28
 800ee36:	46bd      	mov	sp, r7
 800ee38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3c:	4770      	bx	lr

0800ee3e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ee3e:	b480      	push	{r7}
 800ee40:	b089      	sub	sp, #36	; 0x24
 800ee42:	af00      	add	r7, sp, #0
 800ee44:	60f8      	str	r0, [r7, #12]
 800ee46:	60b9      	str	r1, [r7, #8]
 800ee48:	4611      	mov	r1, r2
 800ee4a:	461a      	mov	r2, r3
 800ee4c:	460b      	mov	r3, r1
 800ee4e:	71fb      	strb	r3, [r7, #7]
 800ee50:	4613      	mov	r3, r2
 800ee52:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ee58:	68bb      	ldr	r3, [r7, #8]
 800ee5a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ee5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d11a      	bne.n	800ee9a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ee64:	88bb      	ldrh	r3, [r7, #4]
 800ee66:	3303      	adds	r3, #3
 800ee68:	089b      	lsrs	r3, r3, #2
 800ee6a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	61bb      	str	r3, [r7, #24]
 800ee70:	e00f      	b.n	800ee92 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ee72:	79fb      	ldrb	r3, [r7, #7]
 800ee74:	031a      	lsls	r2, r3, #12
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	4413      	add	r3, r2
 800ee7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ee7e:	461a      	mov	r2, r3
 800ee80:	69fb      	ldr	r3, [r7, #28]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ee86:	69fb      	ldr	r3, [r7, #28]
 800ee88:	3304      	adds	r3, #4
 800ee8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ee8c:	69bb      	ldr	r3, [r7, #24]
 800ee8e:	3301      	adds	r3, #1
 800ee90:	61bb      	str	r3, [r7, #24]
 800ee92:	69ba      	ldr	r2, [r7, #24]
 800ee94:	693b      	ldr	r3, [r7, #16]
 800ee96:	429a      	cmp	r2, r3
 800ee98:	d3eb      	bcc.n	800ee72 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ee9a:	2300      	movs	r3, #0
}
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	3724      	adds	r7, #36	; 0x24
 800eea0:	46bd      	mov	sp, r7
 800eea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea6:	4770      	bx	lr

0800eea8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800eea8:	b480      	push	{r7}
 800eeaa:	b089      	sub	sp, #36	; 0x24
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	60f8      	str	r0, [r7, #12]
 800eeb0:	60b9      	str	r1, [r7, #8]
 800eeb2:	4613      	mov	r3, r2
 800eeb4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800eeba:	68bb      	ldr	r3, [r7, #8]
 800eebc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800eebe:	88fb      	ldrh	r3, [r7, #6]
 800eec0:	3303      	adds	r3, #3
 800eec2:	089b      	lsrs	r3, r3, #2
 800eec4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800eec6:	2300      	movs	r3, #0
 800eec8:	61bb      	str	r3, [r7, #24]
 800eeca:	e00b      	b.n	800eee4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800eecc:	697b      	ldr	r3, [r7, #20]
 800eece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eed2:	681a      	ldr	r2, [r3, #0]
 800eed4:	69fb      	ldr	r3, [r7, #28]
 800eed6:	601a      	str	r2, [r3, #0]
    pDest++;
 800eed8:	69fb      	ldr	r3, [r7, #28]
 800eeda:	3304      	adds	r3, #4
 800eedc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800eede:	69bb      	ldr	r3, [r7, #24]
 800eee0:	3301      	adds	r3, #1
 800eee2:	61bb      	str	r3, [r7, #24]
 800eee4:	69ba      	ldr	r2, [r7, #24]
 800eee6:	693b      	ldr	r3, [r7, #16]
 800eee8:	429a      	cmp	r2, r3
 800eeea:	d3ef      	bcc.n	800eecc <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800eeec:	69fb      	ldr	r3, [r7, #28]
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3724      	adds	r7, #36	; 0x24
 800eef2:	46bd      	mov	sp, r7
 800eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef8:	4770      	bx	lr

0800eefa <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eefa:	b480      	push	{r7}
 800eefc:	b085      	sub	sp, #20
 800eefe:	af00      	add	r7, sp, #0
 800ef00:	6078      	str	r0, [r7, #4]
 800ef02:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	781b      	ldrb	r3, [r3, #0]
 800ef0c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	785b      	ldrb	r3, [r3, #1]
 800ef12:	2b01      	cmp	r3, #1
 800ef14:	d12c      	bne.n	800ef70 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	015a      	lsls	r2, r3, #5
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	4413      	add	r3, r2
 800ef1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	db12      	blt.n	800ef4e <USB_EPSetStall+0x54>
 800ef28:	68bb      	ldr	r3, [r7, #8]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d00f      	beq.n	800ef4e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ef2e:	68bb      	ldr	r3, [r7, #8]
 800ef30:	015a      	lsls	r2, r3, #5
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	4413      	add	r3, r2
 800ef36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	68ba      	ldr	r2, [r7, #8]
 800ef3e:	0151      	lsls	r1, r2, #5
 800ef40:	68fa      	ldr	r2, [r7, #12]
 800ef42:	440a      	add	r2, r1
 800ef44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef48:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ef4c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ef4e:	68bb      	ldr	r3, [r7, #8]
 800ef50:	015a      	lsls	r2, r3, #5
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	4413      	add	r3, r2
 800ef56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	68ba      	ldr	r2, [r7, #8]
 800ef5e:	0151      	lsls	r1, r2, #5
 800ef60:	68fa      	ldr	r2, [r7, #12]
 800ef62:	440a      	add	r2, r1
 800ef64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ef6c:	6013      	str	r3, [r2, #0]
 800ef6e:	e02b      	b.n	800efc8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ef70:	68bb      	ldr	r3, [r7, #8]
 800ef72:	015a      	lsls	r2, r3, #5
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	4413      	add	r3, r2
 800ef78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	db12      	blt.n	800efa8 <USB_EPSetStall+0xae>
 800ef82:	68bb      	ldr	r3, [r7, #8]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d00f      	beq.n	800efa8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ef88:	68bb      	ldr	r3, [r7, #8]
 800ef8a:	015a      	lsls	r2, r3, #5
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	4413      	add	r3, r2
 800ef90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	68ba      	ldr	r2, [r7, #8]
 800ef98:	0151      	lsls	r1, r2, #5
 800ef9a:	68fa      	ldr	r2, [r7, #12]
 800ef9c:	440a      	add	r2, r1
 800ef9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800efa2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800efa6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	015a      	lsls	r2, r3, #5
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	4413      	add	r3, r2
 800efb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	68ba      	ldr	r2, [r7, #8]
 800efb8:	0151      	lsls	r1, r2, #5
 800efba:	68fa      	ldr	r2, [r7, #12]
 800efbc:	440a      	add	r2, r1
 800efbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800efc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800efc6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800efc8:	2300      	movs	r3, #0
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3714      	adds	r7, #20
 800efce:	46bd      	mov	sp, r7
 800efd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd4:	4770      	bx	lr

0800efd6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800efd6:	b480      	push	{r7}
 800efd8:	b085      	sub	sp, #20
 800efda:	af00      	add	r7, sp, #0
 800efdc:	6078      	str	r0, [r7, #4]
 800efde:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	785b      	ldrb	r3, [r3, #1]
 800efee:	2b01      	cmp	r3, #1
 800eff0:	d128      	bne.n	800f044 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	015a      	lsls	r2, r3, #5
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	4413      	add	r3, r2
 800effa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	68ba      	ldr	r2, [r7, #8]
 800f002:	0151      	lsls	r1, r2, #5
 800f004:	68fa      	ldr	r2, [r7, #12]
 800f006:	440a      	add	r2, r1
 800f008:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f00c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f010:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	78db      	ldrb	r3, [r3, #3]
 800f016:	2b03      	cmp	r3, #3
 800f018:	d003      	beq.n	800f022 <USB_EPClearStall+0x4c>
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	78db      	ldrb	r3, [r3, #3]
 800f01e:	2b02      	cmp	r3, #2
 800f020:	d138      	bne.n	800f094 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	015a      	lsls	r2, r3, #5
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	4413      	add	r3, r2
 800f02a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	68ba      	ldr	r2, [r7, #8]
 800f032:	0151      	lsls	r1, r2, #5
 800f034:	68fa      	ldr	r2, [r7, #12]
 800f036:	440a      	add	r2, r1
 800f038:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f03c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f040:	6013      	str	r3, [r2, #0]
 800f042:	e027      	b.n	800f094 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	015a      	lsls	r2, r3, #5
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	4413      	add	r3, r2
 800f04c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	68ba      	ldr	r2, [r7, #8]
 800f054:	0151      	lsls	r1, r2, #5
 800f056:	68fa      	ldr	r2, [r7, #12]
 800f058:	440a      	add	r2, r1
 800f05a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f05e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f062:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	78db      	ldrb	r3, [r3, #3]
 800f068:	2b03      	cmp	r3, #3
 800f06a:	d003      	beq.n	800f074 <USB_EPClearStall+0x9e>
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	78db      	ldrb	r3, [r3, #3]
 800f070:	2b02      	cmp	r3, #2
 800f072:	d10f      	bne.n	800f094 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	015a      	lsls	r2, r3, #5
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	4413      	add	r3, r2
 800f07c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	68ba      	ldr	r2, [r7, #8]
 800f084:	0151      	lsls	r1, r2, #5
 800f086:	68fa      	ldr	r2, [r7, #12]
 800f088:	440a      	add	r2, r1
 800f08a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f08e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f092:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f094:	2300      	movs	r3, #0
}
 800f096:	4618      	mov	r0, r3
 800f098:	3714      	adds	r7, #20
 800f09a:	46bd      	mov	sp, r7
 800f09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a0:	4770      	bx	lr

0800f0a2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f0a2:	b480      	push	{r7}
 800f0a4:	b085      	sub	sp, #20
 800f0a6:	af00      	add	r7, sp, #0
 800f0a8:	6078      	str	r0, [r7, #4]
 800f0aa:	460b      	mov	r3, r1
 800f0ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	68fa      	ldr	r2, [r7, #12]
 800f0bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f0c0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f0c4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f0cc:	681a      	ldr	r2, [r3, #0]
 800f0ce:	78fb      	ldrb	r3, [r7, #3]
 800f0d0:	011b      	lsls	r3, r3, #4
 800f0d2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800f0d6:	68f9      	ldr	r1, [r7, #12]
 800f0d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f0dc:	4313      	orrs	r3, r2
 800f0de:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f0e0:	2300      	movs	r3, #0
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	3714      	adds	r7, #20
 800f0e6:	46bd      	mov	sp, r7
 800f0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ec:	4770      	bx	lr

0800f0ee <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f0ee:	b480      	push	{r7}
 800f0f0:	b085      	sub	sp, #20
 800f0f2:	af00      	add	r7, sp, #0
 800f0f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	68fa      	ldr	r2, [r7, #12]
 800f104:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f108:	f023 0303 	bic.w	r3, r3, #3
 800f10c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f114:	685b      	ldr	r3, [r3, #4]
 800f116:	68fa      	ldr	r2, [r7, #12]
 800f118:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f11c:	f023 0302 	bic.w	r3, r3, #2
 800f120:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f122:	2300      	movs	r3, #0
}
 800f124:	4618      	mov	r0, r3
 800f126:	3714      	adds	r7, #20
 800f128:	46bd      	mov	sp, r7
 800f12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12e:	4770      	bx	lr

0800f130 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f130:	b480      	push	{r7}
 800f132:	b085      	sub	sp, #20
 800f134:	af00      	add	r7, sp, #0
 800f136:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	68fa      	ldr	r2, [r7, #12]
 800f146:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f14a:	f023 0303 	bic.w	r3, r3, #3
 800f14e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f156:	685b      	ldr	r3, [r3, #4]
 800f158:	68fa      	ldr	r2, [r7, #12]
 800f15a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f15e:	f043 0302 	orr.w	r3, r3, #2
 800f162:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	3714      	adds	r7, #20
 800f16a:	46bd      	mov	sp, r7
 800f16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f170:	4770      	bx	lr

0800f172 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800f172:	b480      	push	{r7}
 800f174:	b085      	sub	sp, #20
 800f176:	af00      	add	r7, sp, #0
 800f178:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	695b      	ldr	r3, [r3, #20]
 800f17e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	699b      	ldr	r3, [r3, #24]
 800f184:	68fa      	ldr	r2, [r7, #12]
 800f186:	4013      	ands	r3, r2
 800f188:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f18a:	68fb      	ldr	r3, [r7, #12]
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3714      	adds	r7, #20
 800f190:	46bd      	mov	sp, r7
 800f192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f196:	4770      	bx	lr

0800f198 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f198:	b480      	push	{r7}
 800f19a:	b085      	sub	sp, #20
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1aa:	699b      	ldr	r3, [r3, #24]
 800f1ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1b4:	69db      	ldr	r3, [r3, #28]
 800f1b6:	68ba      	ldr	r2, [r7, #8]
 800f1b8:	4013      	ands	r3, r2
 800f1ba:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	0c1b      	lsrs	r3, r3, #16
}
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	3714      	adds	r7, #20
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ca:	4770      	bx	lr

0800f1cc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b085      	sub	sp, #20
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1de:	699b      	ldr	r3, [r3, #24]
 800f1e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1e8:	69db      	ldr	r3, [r3, #28]
 800f1ea:	68ba      	ldr	r2, [r7, #8]
 800f1ec:	4013      	ands	r3, r2
 800f1ee:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	b29b      	uxth	r3, r3
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3714      	adds	r7, #20
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fe:	4770      	bx	lr

0800f200 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f200:	b480      	push	{r7}
 800f202:	b085      	sub	sp, #20
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	460b      	mov	r3, r1
 800f20a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f210:	78fb      	ldrb	r3, [r7, #3]
 800f212:	015a      	lsls	r2, r3, #5
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	4413      	add	r3, r2
 800f218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f21c:	689b      	ldr	r3, [r3, #8]
 800f21e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f226:	695b      	ldr	r3, [r3, #20]
 800f228:	68ba      	ldr	r2, [r7, #8]
 800f22a:	4013      	ands	r3, r2
 800f22c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f22e:	68bb      	ldr	r3, [r7, #8]
}
 800f230:	4618      	mov	r0, r3
 800f232:	3714      	adds	r7, #20
 800f234:	46bd      	mov	sp, r7
 800f236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f23a:	4770      	bx	lr

0800f23c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f23c:	b480      	push	{r7}
 800f23e:	b087      	sub	sp, #28
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
 800f244:	460b      	mov	r3, r1
 800f246:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f24c:	697b      	ldr	r3, [r7, #20]
 800f24e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f252:	691b      	ldr	r3, [r3, #16]
 800f254:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f25c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f25e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f260:	78fb      	ldrb	r3, [r7, #3]
 800f262:	f003 030f 	and.w	r3, r3, #15
 800f266:	68fa      	ldr	r2, [r7, #12]
 800f268:	fa22 f303 	lsr.w	r3, r2, r3
 800f26c:	01db      	lsls	r3, r3, #7
 800f26e:	b2db      	uxtb	r3, r3
 800f270:	693a      	ldr	r2, [r7, #16]
 800f272:	4313      	orrs	r3, r2
 800f274:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f276:	78fb      	ldrb	r3, [r7, #3]
 800f278:	015a      	lsls	r2, r3, #5
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	4413      	add	r3, r2
 800f27e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f282:	689b      	ldr	r3, [r3, #8]
 800f284:	693a      	ldr	r2, [r7, #16]
 800f286:	4013      	ands	r3, r2
 800f288:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f28a:	68bb      	ldr	r3, [r7, #8]
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	371c      	adds	r7, #28
 800f290:	46bd      	mov	sp, r7
 800f292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f296:	4770      	bx	lr

0800f298 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800f298:	b480      	push	{r7}
 800f29a:	b083      	sub	sp, #12
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	695b      	ldr	r3, [r3, #20]
 800f2a4:	f003 0301 	and.w	r3, r3, #1
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	370c      	adds	r7, #12
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b2:	4770      	bx	lr

0800f2b4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b085      	sub	sp, #20
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	68fa      	ldr	r2, [r7, #12]
 800f2ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f2ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800f2d2:	f023 0307 	bic.w	r3, r3, #7
 800f2d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f2de:	685b      	ldr	r3, [r3, #4]
 800f2e0:	68fa      	ldr	r2, [r7, #12]
 800f2e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f2e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f2ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f2ec:	2300      	movs	r3, #0
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	3714      	adds	r7, #20
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f8:	4770      	bx	lr
	...

0800f2fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b087      	sub	sp, #28
 800f300:	af00      	add	r7, sp, #0
 800f302:	60f8      	str	r0, [r7, #12]
 800f304:	460b      	mov	r3, r1
 800f306:	607a      	str	r2, [r7, #4]
 800f308:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	333c      	adds	r3, #60	; 0x3c
 800f312:	3304      	adds	r3, #4
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	4a26      	ldr	r2, [pc, #152]	; (800f3b4 <USB_EP0_OutStart+0xb8>)
 800f31c:	4293      	cmp	r3, r2
 800f31e:	d90a      	bls.n	800f336 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f320:	697b      	ldr	r3, [r7, #20]
 800f322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f32c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f330:	d101      	bne.n	800f336 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f332:	2300      	movs	r3, #0
 800f334:	e037      	b.n	800f3a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f336:	697b      	ldr	r3, [r7, #20]
 800f338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f33c:	461a      	mov	r2, r3
 800f33e:	2300      	movs	r3, #0
 800f340:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f342:	697b      	ldr	r3, [r7, #20]
 800f344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f348:	691b      	ldr	r3, [r3, #16]
 800f34a:	697a      	ldr	r2, [r7, #20]
 800f34c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f350:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f354:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f35c:	691b      	ldr	r3, [r3, #16]
 800f35e:	697a      	ldr	r2, [r7, #20]
 800f360:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f364:	f043 0318 	orr.w	r3, r3, #24
 800f368:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f36a:	697b      	ldr	r3, [r7, #20]
 800f36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f370:	691b      	ldr	r3, [r3, #16]
 800f372:	697a      	ldr	r2, [r7, #20]
 800f374:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f378:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800f37c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f37e:	7afb      	ldrb	r3, [r7, #11]
 800f380:	2b01      	cmp	r3, #1
 800f382:	d10f      	bne.n	800f3a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f384:	697b      	ldr	r3, [r7, #20]
 800f386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f38a:	461a      	mov	r2, r3
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f390:	697b      	ldr	r3, [r7, #20]
 800f392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	697a      	ldr	r2, [r7, #20]
 800f39a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f39e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800f3a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f3a4:	2300      	movs	r3, #0
}
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	371c      	adds	r7, #28
 800f3aa:	46bd      	mov	sp, r7
 800f3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b0:	4770      	bx	lr
 800f3b2:	bf00      	nop
 800f3b4:	4f54300a 	.word	0x4f54300a

0800f3b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b085      	sub	sp, #20
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	3301      	adds	r3, #1
 800f3c8:	60fb      	str	r3, [r7, #12]
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	4a13      	ldr	r2, [pc, #76]	; (800f41c <USB_CoreReset+0x64>)
 800f3ce:	4293      	cmp	r3, r2
 800f3d0:	d901      	bls.n	800f3d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f3d2:	2303      	movs	r3, #3
 800f3d4:	e01b      	b.n	800f40e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	691b      	ldr	r3, [r3, #16]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	daf2      	bge.n	800f3c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f3de:	2300      	movs	r3, #0
 800f3e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	691b      	ldr	r3, [r3, #16]
 800f3e6:	f043 0201 	orr.w	r2, r3, #1
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	3301      	adds	r3, #1
 800f3f2:	60fb      	str	r3, [r7, #12]
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	4a09      	ldr	r2, [pc, #36]	; (800f41c <USB_CoreReset+0x64>)
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	d901      	bls.n	800f400 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f3fc:	2303      	movs	r3, #3
 800f3fe:	e006      	b.n	800f40e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	691b      	ldr	r3, [r3, #16]
 800f404:	f003 0301 	and.w	r3, r3, #1
 800f408:	2b01      	cmp	r3, #1
 800f40a:	d0f0      	beq.n	800f3ee <USB_CoreReset+0x36>

  return HAL_OK;
 800f40c:	2300      	movs	r3, #0
}
 800f40e:	4618      	mov	r0, r3
 800f410:	3714      	adds	r7, #20
 800f412:	46bd      	mov	sp, r7
 800f414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f418:	4770      	bx	lr
 800f41a:	bf00      	nop
 800f41c:	00030d40 	.word	0x00030d40

0800f420 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b084      	sub	sp, #16
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
 800f428:	460b      	mov	r3, r1
 800f42a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f42c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800f430:	f002 f9fc 	bl	801182c <malloc>
 800f434:	4603      	mov	r3, r0
 800f436:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d105      	bne.n	800f44a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2200      	movs	r2, #0
 800f442:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800f446:	2302      	movs	r3, #2
 800f448:	e066      	b.n	800f518 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	68fa      	ldr	r2, [r7, #12]
 800f44e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	7c1b      	ldrb	r3, [r3, #16]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d119      	bne.n	800f48e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f45a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f45e:	2202      	movs	r2, #2
 800f460:	2181      	movs	r1, #129	; 0x81
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f002 f839 	bl	80114da <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2201      	movs	r2, #1
 800f46c:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f46e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f472:	2202      	movs	r2, #2
 800f474:	2101      	movs	r1, #1
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f002 f82f 	bl	80114da <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2201      	movs	r2, #1
 800f480:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	2210      	movs	r2, #16
 800f488:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800f48c:	e016      	b.n	800f4bc <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f48e:	2340      	movs	r3, #64	; 0x40
 800f490:	2202      	movs	r2, #2
 800f492:	2181      	movs	r1, #129	; 0x81
 800f494:	6878      	ldr	r0, [r7, #4]
 800f496:	f002 f820 	bl	80114da <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	2201      	movs	r2, #1
 800f49e:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f4a0:	2340      	movs	r3, #64	; 0x40
 800f4a2:	2202      	movs	r2, #2
 800f4a4:	2101      	movs	r1, #1
 800f4a6:	6878      	ldr	r0, [r7, #4]
 800f4a8:	f002 f817 	bl	80114da <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	2201      	movs	r2, #1
 800f4b0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2210      	movs	r2, #16
 800f4b8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f4bc:	2308      	movs	r3, #8
 800f4be:	2203      	movs	r2, #3
 800f4c0:	2182      	movs	r1, #130	; 0x82
 800f4c2:	6878      	ldr	r0, [r7, #4]
 800f4c4:	f002 f809 	bl	80114da <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	2200      	movs	r2, #0
 800f4de:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	7c1b      	ldrb	r3, [r3, #16]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d109      	bne.n	800f506 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f4f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f4fc:	2101      	movs	r1, #1
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	f002 f8da 	bl	80116b8 <USBD_LL_PrepareReceive>
 800f504:	e007      	b.n	800f516 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f50c:	2340      	movs	r3, #64	; 0x40
 800f50e:	2101      	movs	r1, #1
 800f510:	6878      	ldr	r0, [r7, #4]
 800f512:	f002 f8d1 	bl	80116b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f516:	2300      	movs	r3, #0
}
 800f518:	4618      	mov	r0, r3
 800f51a:	3710      	adds	r7, #16
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}

0800f520 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b084      	sub	sp, #16
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
 800f528:	460b      	mov	r3, r1
 800f52a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800f52c:	2300      	movs	r3, #0
 800f52e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f530:	2181      	movs	r1, #129	; 0x81
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f001 fff7 	bl	8011526 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2200      	movs	r2, #0
 800f53c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f53e:	2101      	movs	r1, #1
 800f540:	6878      	ldr	r0, [r7, #4]
 800f542:	f001 fff0 	bl	8011526 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2200      	movs	r2, #0
 800f54a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f54e:	2182      	movs	r1, #130	; 0x82
 800f550:	6878      	ldr	r0, [r7, #4]
 800f552:	f001 ffe8 	bl	8011526 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	2200      	movs	r2, #0
 800f55a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	2200      	movs	r2, #0
 800f562:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d00e      	beq.n	800f58e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f576:	685b      	ldr	r3, [r3, #4]
 800f578:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f580:	4618      	mov	r0, r3
 800f582:	f002 f95b 	bl	801183c <free>
    pdev->pClassData = NULL;
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	2200      	movs	r2, #0
 800f58a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800f58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f590:	4618      	mov	r0, r3
 800f592:	3710      	adds	r7, #16
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b086      	sub	sp, #24
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f5a8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	781b      	ldrb	r3, [r3, #0]
 800f5ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d03a      	beq.n	800f638 <USBD_CDC_Setup+0xa0>
 800f5c2:	2b20      	cmp	r3, #32
 800f5c4:	f040 8097 	bne.w	800f6f6 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	88db      	ldrh	r3, [r3, #6]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d029      	beq.n	800f624 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	b25b      	sxtb	r3, r3
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	da11      	bge.n	800f5fe <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f5e0:	689b      	ldr	r3, [r3, #8]
 800f5e2:	683a      	ldr	r2, [r7, #0]
 800f5e4:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800f5e6:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f5e8:	683a      	ldr	r2, [r7, #0]
 800f5ea:	88d2      	ldrh	r2, [r2, #6]
 800f5ec:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f5ee:	6939      	ldr	r1, [r7, #16]
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	88db      	ldrh	r3, [r3, #6]
 800f5f4:	461a      	mov	r2, r3
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	f001 fa9d 	bl	8010b36 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800f5fc:	e082      	b.n	800f704 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	785a      	ldrb	r2, [r3, #1]
 800f602:	693b      	ldr	r3, [r7, #16]
 800f604:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	88db      	ldrh	r3, [r3, #6]
 800f60c:	b2da      	uxtb	r2, r3
 800f60e:	693b      	ldr	r3, [r7, #16]
 800f610:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f614:	6939      	ldr	r1, [r7, #16]
 800f616:	683b      	ldr	r3, [r7, #0]
 800f618:	88db      	ldrh	r3, [r3, #6]
 800f61a:	461a      	mov	r2, r3
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f001 fab6 	bl	8010b8e <USBD_CtlPrepareRx>
    break;
 800f622:	e06f      	b.n	800f704 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f62a:	689b      	ldr	r3, [r3, #8]
 800f62c:	683a      	ldr	r2, [r7, #0]
 800f62e:	7850      	ldrb	r0, [r2, #1]
 800f630:	2200      	movs	r2, #0
 800f632:	6839      	ldr	r1, [r7, #0]
 800f634:	4798      	blx	r3
    break;
 800f636:	e065      	b.n	800f704 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	785b      	ldrb	r3, [r3, #1]
 800f63c:	2b0b      	cmp	r3, #11
 800f63e:	d84f      	bhi.n	800f6e0 <USBD_CDC_Setup+0x148>
 800f640:	a201      	add	r2, pc, #4	; (adr r2, 800f648 <USBD_CDC_Setup+0xb0>)
 800f642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f646:	bf00      	nop
 800f648:	0800f679 	.word	0x0800f679
 800f64c:	0800f6ef 	.word	0x0800f6ef
 800f650:	0800f6e1 	.word	0x0800f6e1
 800f654:	0800f6e1 	.word	0x0800f6e1
 800f658:	0800f6e1 	.word	0x0800f6e1
 800f65c:	0800f6e1 	.word	0x0800f6e1
 800f660:	0800f6e1 	.word	0x0800f6e1
 800f664:	0800f6e1 	.word	0x0800f6e1
 800f668:	0800f6e1 	.word	0x0800f6e1
 800f66c:	0800f6e1 	.word	0x0800f6e1
 800f670:	0800f6a1 	.word	0x0800f6a1
 800f674:	0800f6c9 	.word	0x0800f6c9
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f67e:	2b03      	cmp	r3, #3
 800f680:	d107      	bne.n	800f692 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f682:	f107 030c 	add.w	r3, r7, #12
 800f686:	2202      	movs	r2, #2
 800f688:	4619      	mov	r1, r3
 800f68a:	6878      	ldr	r0, [r7, #4]
 800f68c:	f001 fa53 	bl	8010b36 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f690:	e030      	b.n	800f6f4 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f692:	6839      	ldr	r1, [r7, #0]
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f001 f9dd 	bl	8010a54 <USBD_CtlError>
        ret = USBD_FAIL;
 800f69a:	2303      	movs	r3, #3
 800f69c:	75fb      	strb	r3, [r7, #23]
      break;
 800f69e:	e029      	b.n	800f6f4 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f6a6:	2b03      	cmp	r3, #3
 800f6a8:	d107      	bne.n	800f6ba <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f6aa:	f107 030f 	add.w	r3, r7, #15
 800f6ae:	2201      	movs	r2, #1
 800f6b0:	4619      	mov	r1, r3
 800f6b2:	6878      	ldr	r0, [r7, #4]
 800f6b4:	f001 fa3f 	bl	8010b36 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f6b8:	e01c      	b.n	800f6f4 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f6ba:	6839      	ldr	r1, [r7, #0]
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f001 f9c9 	bl	8010a54 <USBD_CtlError>
        ret = USBD_FAIL;
 800f6c2:	2303      	movs	r3, #3
 800f6c4:	75fb      	strb	r3, [r7, #23]
      break;
 800f6c6:	e015      	b.n	800f6f4 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f6ce:	2b03      	cmp	r3, #3
 800f6d0:	d00f      	beq.n	800f6f2 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800f6d2:	6839      	ldr	r1, [r7, #0]
 800f6d4:	6878      	ldr	r0, [r7, #4]
 800f6d6:	f001 f9bd 	bl	8010a54 <USBD_CtlError>
        ret = USBD_FAIL;
 800f6da:	2303      	movs	r3, #3
 800f6dc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800f6de:	e008      	b.n	800f6f2 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f6e0:	6839      	ldr	r1, [r7, #0]
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f001 f9b6 	bl	8010a54 <USBD_CtlError>
      ret = USBD_FAIL;
 800f6e8:	2303      	movs	r3, #3
 800f6ea:	75fb      	strb	r3, [r7, #23]
      break;
 800f6ec:	e002      	b.n	800f6f4 <USBD_CDC_Setup+0x15c>
      break;
 800f6ee:	bf00      	nop
 800f6f0:	e008      	b.n	800f704 <USBD_CDC_Setup+0x16c>
      break;
 800f6f2:	bf00      	nop
    }
    break;
 800f6f4:	e006      	b.n	800f704 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800f6f6:	6839      	ldr	r1, [r7, #0]
 800f6f8:	6878      	ldr	r0, [r7, #4]
 800f6fa:	f001 f9ab 	bl	8010a54 <USBD_CtlError>
    ret = USBD_FAIL;
 800f6fe:	2303      	movs	r3, #3
 800f700:	75fb      	strb	r3, [r7, #23]
    break;
 800f702:	bf00      	nop
  }

  return (uint8_t)ret;
 800f704:	7dfb      	ldrb	r3, [r7, #23]
}
 800f706:	4618      	mov	r0, r3
 800f708:	3718      	adds	r7, #24
 800f70a:	46bd      	mov	sp, r7
 800f70c:	bd80      	pop	{r7, pc}
 800f70e:	bf00      	nop

0800f710 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b084      	sub	sp, #16
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
 800f718:	460b      	mov	r3, r1
 800f71a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f722:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d101      	bne.n	800f732 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f72e:	2303      	movs	r3, #3
 800f730:	e049      	b.n	800f7c6 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f738:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f73a:	78fa      	ldrb	r2, [r7, #3]
 800f73c:	6879      	ldr	r1, [r7, #4]
 800f73e:	4613      	mov	r3, r2
 800f740:	009b      	lsls	r3, r3, #2
 800f742:	4413      	add	r3, r2
 800f744:	009b      	lsls	r3, r3, #2
 800f746:	440b      	add	r3, r1
 800f748:	3318      	adds	r3, #24
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d029      	beq.n	800f7a4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f750:	78fa      	ldrb	r2, [r7, #3]
 800f752:	6879      	ldr	r1, [r7, #4]
 800f754:	4613      	mov	r3, r2
 800f756:	009b      	lsls	r3, r3, #2
 800f758:	4413      	add	r3, r2
 800f75a:	009b      	lsls	r3, r3, #2
 800f75c:	440b      	add	r3, r1
 800f75e:	3318      	adds	r3, #24
 800f760:	681a      	ldr	r2, [r3, #0]
 800f762:	78f9      	ldrb	r1, [r7, #3]
 800f764:	68f8      	ldr	r0, [r7, #12]
 800f766:	460b      	mov	r3, r1
 800f768:	00db      	lsls	r3, r3, #3
 800f76a:	1a5b      	subs	r3, r3, r1
 800f76c:	009b      	lsls	r3, r3, #2
 800f76e:	4403      	add	r3, r0
 800f770:	3344      	adds	r3, #68	; 0x44
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	fbb2 f1f3 	udiv	r1, r2, r3
 800f778:	fb03 f301 	mul.w	r3, r3, r1
 800f77c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d110      	bne.n	800f7a4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f782:	78fa      	ldrb	r2, [r7, #3]
 800f784:	6879      	ldr	r1, [r7, #4]
 800f786:	4613      	mov	r3, r2
 800f788:	009b      	lsls	r3, r3, #2
 800f78a:	4413      	add	r3, r2
 800f78c:	009b      	lsls	r3, r3, #2
 800f78e:	440b      	add	r3, r1
 800f790:	3318      	adds	r3, #24
 800f792:	2200      	movs	r2, #0
 800f794:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f796:	78f9      	ldrb	r1, [r7, #3]
 800f798:	2300      	movs	r3, #0
 800f79a:	2200      	movs	r2, #0
 800f79c:	6878      	ldr	r0, [r7, #4]
 800f79e:	f001 ff6a 	bl	8011676 <USBD_LL_Transmit>
 800f7a2:	e00f      	b.n	800f7c4 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f7a4:	68bb      	ldr	r3, [r7, #8]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f7b2:	691b      	ldr	r3, [r3, #16]
 800f7b4:	68ba      	ldr	r2, [r7, #8]
 800f7b6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800f7ba:	68ba      	ldr	r2, [r7, #8]
 800f7bc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800f7c0:	78fa      	ldrb	r2, [r7, #3]
 800f7c2:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800f7c4:	2300      	movs	r3, #0
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	3710      	adds	r7, #16
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	bd80      	pop	{r7, pc}

0800f7ce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f7ce:	b580      	push	{r7, lr}
 800f7d0:	b084      	sub	sp, #16
 800f7d2:	af00      	add	r7, sp, #0
 800f7d4:	6078      	str	r0, [r7, #4]
 800f7d6:	460b      	mov	r3, r1
 800f7d8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f7e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d101      	bne.n	800f7f0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f7ec:	2303      	movs	r3, #3
 800f7ee:	e015      	b.n	800f81c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f7f0:	78fb      	ldrb	r3, [r7, #3]
 800f7f2:	4619      	mov	r1, r3
 800f7f4:	6878      	ldr	r0, [r7, #4]
 800f7f6:	f001 ff80 	bl	80116fa <USBD_LL_GetRxDataSize>
 800f7fa:	4602      	mov	r2, r0
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f808:	68db      	ldr	r3, [r3, #12]
 800f80a:	68fa      	ldr	r2, [r7, #12]
 800f80c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800f810:	68fa      	ldr	r2, [r7, #12]
 800f812:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800f816:	4611      	mov	r1, r2
 800f818:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f81a:	2300      	movs	r3, #0
}
 800f81c:	4618      	mov	r0, r3
 800f81e:	3710      	adds	r7, #16
 800f820:	46bd      	mov	sp, r7
 800f822:	bd80      	pop	{r7, pc}

0800f824 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f824:	b580      	push	{r7, lr}
 800f826:	b084      	sub	sp, #16
 800f828:	af00      	add	r7, sp, #0
 800f82a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f832:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d015      	beq.n	800f86a <USBD_CDC_EP0_RxReady+0x46>
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f844:	2bff      	cmp	r3, #255	; 0xff
 800f846:	d010      	beq.n	800f86a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f84e:	689b      	ldr	r3, [r3, #8]
 800f850:	68fa      	ldr	r2, [r7, #12]
 800f852:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800f856:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f858:	68fa      	ldr	r2, [r7, #12]
 800f85a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f85e:	b292      	uxth	r2, r2
 800f860:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	22ff      	movs	r2, #255	; 0xff
 800f866:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800f86a:	2300      	movs	r3, #0
}
 800f86c:	4618      	mov	r0, r3
 800f86e:	3710      	adds	r7, #16
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}

0800f874 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f874:	b480      	push	{r7}
 800f876:	b083      	sub	sp, #12
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	2243      	movs	r2, #67	; 0x43
 800f880:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f882:	4b03      	ldr	r3, [pc, #12]	; (800f890 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f884:	4618      	mov	r0, r3
 800f886:	370c      	adds	r7, #12
 800f888:	46bd      	mov	sp, r7
 800f88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88e:	4770      	bx	lr
 800f890:	20000100 	.word	0x20000100

0800f894 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f894:	b480      	push	{r7}
 800f896:	b083      	sub	sp, #12
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2243      	movs	r2, #67	; 0x43
 800f8a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f8a2:	4b03      	ldr	r3, [pc, #12]	; (800f8b0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	370c      	adds	r7, #12
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ae:	4770      	bx	lr
 800f8b0:	200000bc 	.word	0x200000bc

0800f8b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2243      	movs	r2, #67	; 0x43
 800f8c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f8c2:	4b03      	ldr	r3, [pc, #12]	; (800f8d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f8c4:	4618      	mov	r0, r3
 800f8c6:	370c      	adds	r7, #12
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ce:	4770      	bx	lr
 800f8d0:	20000144 	.word	0x20000144

0800f8d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f8d4:	b480      	push	{r7}
 800f8d6:	b083      	sub	sp, #12
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	220a      	movs	r2, #10
 800f8e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f8e2:	4b03      	ldr	r3, [pc, #12]	; (800f8f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	370c      	adds	r7, #12
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr
 800f8f0:	20000078 	.word	0x20000078

0800f8f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f8f4:	b480      	push	{r7}
 800f8f6:	b083      	sub	sp, #12
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
 800f8fc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d101      	bne.n	800f908 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f904:	2303      	movs	r3, #3
 800f906:	e004      	b.n	800f912 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	683a      	ldr	r2, [r7, #0]
 800f90c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f910:	2300      	movs	r3, #0
}
 800f912:	4618      	mov	r0, r3
 800f914:	370c      	adds	r7, #12
 800f916:	46bd      	mov	sp, r7
 800f918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f91c:	4770      	bx	lr

0800f91e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f91e:	b480      	push	{r7}
 800f920:	b087      	sub	sp, #28
 800f922:	af00      	add	r7, sp, #0
 800f924:	60f8      	str	r0, [r7, #12]
 800f926:	60b9      	str	r1, [r7, #8]
 800f928:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f930:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f932:	697b      	ldr	r3, [r7, #20]
 800f934:	68ba      	ldr	r2, [r7, #8]
 800f936:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800f942:	2300      	movs	r3, #0
}
 800f944:	4618      	mov	r0, r3
 800f946:	371c      	adds	r7, #28
 800f948:	46bd      	mov	sp, r7
 800f94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94e:	4770      	bx	lr

0800f950 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f950:	b480      	push	{r7}
 800f952:	b085      	sub	sp, #20
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f960:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	683a      	ldr	r2, [r7, #0]
 800f966:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800f96a:	2300      	movs	r3, #0
}
 800f96c:	4618      	mov	r0, r3
 800f96e:	3714      	adds	r7, #20
 800f970:	46bd      	mov	sp, r7
 800f972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f976:	4770      	bx	lr

0800f978 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b084      	sub	sp, #16
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f986:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f988:	2301      	movs	r3, #1
 800f98a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f992:	2b00      	cmp	r3, #0
 800f994:	d101      	bne.n	800f99a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f996:	2303      	movs	r3, #3
 800f998:	e01a      	b.n	800f9d0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f99a:	68bb      	ldr	r3, [r7, #8]
 800f99c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d114      	bne.n	800f9ce <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f9ac:	68bb      	ldr	r3, [r7, #8]
 800f9ae:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f9b6:	68bb      	ldr	r3, [r7, #8]
 800f9b8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f9bc:	68bb      	ldr	r3, [r7, #8]
 800f9be:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f9c2:	2181      	movs	r1, #129	; 0x81
 800f9c4:	6878      	ldr	r0, [r7, #4]
 800f9c6:	f001 fe56 	bl	8011676 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f9ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	3710      	adds	r7, #16
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	bd80      	pop	{r7, pc}

0800f9d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b084      	sub	sp, #16
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f9e6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d101      	bne.n	800f9f6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f9f2:	2303      	movs	r3, #3
 800f9f4:	e016      	b.n	800fa24 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	7c1b      	ldrb	r3, [r3, #16]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d109      	bne.n	800fa12 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fa04:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fa08:	2101      	movs	r1, #1
 800fa0a:	6878      	ldr	r0, [r7, #4]
 800fa0c:	f001 fe54 	bl	80116b8 <USBD_LL_PrepareReceive>
 800fa10:	e007      	b.n	800fa22 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fa18:	2340      	movs	r3, #64	; 0x40
 800fa1a:	2101      	movs	r1, #1
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f001 fe4b 	bl	80116b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fa22:	2300      	movs	r3, #0
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	3710      	adds	r7, #16
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}

0800fa2c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b086      	sub	sp, #24
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	60f8      	str	r0, [r7, #12]
 800fa34:	60b9      	str	r1, [r7, #8]
 800fa36:	4613      	mov	r3, r2
 800fa38:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d101      	bne.n	800fa44 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800fa40:	2303      	movs	r3, #3
 800fa42:	e025      	b.n	800fa90 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d003      	beq.n	800fa56 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	2200      	movs	r2, #0
 800fa52:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d003      	beq.n	800fa68 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	2200      	movs	r2, #0
 800fa64:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fa68:	68bb      	ldr	r3, [r7, #8]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d003      	beq.n	800fa76 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	68ba      	ldr	r2, [r7, #8]
 800fa72:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	2201      	movs	r2, #1
 800fa7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	79fa      	ldrb	r2, [r7, #7]
 800fa82:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fa84:	68f8      	ldr	r0, [r7, #12]
 800fa86:	f001 fcc1 	bl	801140c <USBD_LL_Init>
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800fa8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa90:	4618      	mov	r0, r3
 800fa92:	3718      	adds	r7, #24
 800fa94:	46bd      	mov	sp, r7
 800fa96:	bd80      	pop	{r7, pc}

0800fa98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b084      	sub	sp, #16
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
 800faa0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800faa2:	2300      	movs	r3, #0
 800faa4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d101      	bne.n	800fab0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800faac:	2303      	movs	r3, #3
 800faae:	e010      	b.n	800fad2 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	683a      	ldr	r2, [r7, #0]
 800fab4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fabe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fac0:	f107 020e 	add.w	r2, r7, #14
 800fac4:	4610      	mov	r0, r2
 800fac6:	4798      	blx	r3
 800fac8:	4602      	mov	r2, r0
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800fad0:	2300      	movs	r3, #0
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3710      	adds	r7, #16
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}

0800fada <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800fada:	b580      	push	{r7, lr}
 800fadc:	b082      	sub	sp, #8
 800fade:	af00      	add	r7, sp, #0
 800fae0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f001 fcde 	bl	80114a4 <USBD_LL_Start>
 800fae8:	4603      	mov	r3, r0
}
 800faea:	4618      	mov	r0, r3
 800faec:	3708      	adds	r7, #8
 800faee:	46bd      	mov	sp, r7
 800faf0:	bd80      	pop	{r7, pc}

0800faf2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800faf2:	b480      	push	{r7}
 800faf4:	b083      	sub	sp, #12
 800faf6:	af00      	add	r7, sp, #0
 800faf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fafa:	2300      	movs	r3, #0
}
 800fafc:	4618      	mov	r0, r3
 800fafe:	370c      	adds	r7, #12
 800fb00:	46bd      	mov	sp, r7
 800fb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb06:	4770      	bx	lr

0800fb08 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	460b      	mov	r3, r1
 800fb12:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800fb14:	2303      	movs	r3, #3
 800fb16:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d009      	beq.n	800fb36 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	78fa      	ldrb	r2, [r7, #3]
 800fb2c:	4611      	mov	r1, r2
 800fb2e:	6878      	ldr	r0, [r7, #4]
 800fb30:	4798      	blx	r3
 800fb32:	4603      	mov	r3, r0
 800fb34:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800fb36:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb38:	4618      	mov	r0, r3
 800fb3a:	3710      	adds	r7, #16
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	bd80      	pop	{r7, pc}

0800fb40 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b082      	sub	sp, #8
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	460b      	mov	r3, r1
 800fb4a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d007      	beq.n	800fb66 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb5c:	685b      	ldr	r3, [r3, #4]
 800fb5e:	78fa      	ldrb	r2, [r7, #3]
 800fb60:	4611      	mov	r1, r2
 800fb62:	6878      	ldr	r0, [r7, #4]
 800fb64:	4798      	blx	r3
  }

  return USBD_OK;
 800fb66:	2300      	movs	r3, #0
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	3708      	adds	r7, #8
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}

0800fb70 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b084      	sub	sp, #16
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
 800fb78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fb80:	6839      	ldr	r1, [r7, #0]
 800fb82:	4618      	mov	r0, r3
 800fb84:	f000 ff2c 	bl	80109e0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	2201      	movs	r2, #1
 800fb8c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800fb96:	461a      	mov	r2, r3
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800fba4:	f003 031f 	and.w	r3, r3, #31
 800fba8:	2b01      	cmp	r3, #1
 800fbaa:	d00e      	beq.n	800fbca <USBD_LL_SetupStage+0x5a>
 800fbac:	2b01      	cmp	r3, #1
 800fbae:	d302      	bcc.n	800fbb6 <USBD_LL_SetupStage+0x46>
 800fbb0:	2b02      	cmp	r3, #2
 800fbb2:	d014      	beq.n	800fbde <USBD_LL_SetupStage+0x6e>
 800fbb4:	e01d      	b.n	800fbf2 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fbbc:	4619      	mov	r1, r3
 800fbbe:	6878      	ldr	r0, [r7, #4]
 800fbc0:	f000 fa18 	bl	800fff4 <USBD_StdDevReq>
 800fbc4:	4603      	mov	r3, r0
 800fbc6:	73fb      	strb	r3, [r7, #15]
      break;
 800fbc8:	e020      	b.n	800fc0c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fbd0:	4619      	mov	r1, r3
 800fbd2:	6878      	ldr	r0, [r7, #4]
 800fbd4:	f000 fa7c 	bl	80100d0 <USBD_StdItfReq>
 800fbd8:	4603      	mov	r3, r0
 800fbda:	73fb      	strb	r3, [r7, #15]
      break;
 800fbdc:	e016      	b.n	800fc0c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fbe4:	4619      	mov	r1, r3
 800fbe6:	6878      	ldr	r0, [r7, #4]
 800fbe8:	f000 fab8 	bl	801015c <USBD_StdEPReq>
 800fbec:	4603      	mov	r3, r0
 800fbee:	73fb      	strb	r3, [r7, #15]
      break;
 800fbf0:	e00c      	b.n	800fc0c <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800fbf8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800fbfc:	b2db      	uxtb	r3, r3
 800fbfe:	4619      	mov	r1, r3
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f001 fcaf 	bl	8011564 <USBD_LL_StallEP>
 800fc06:	4603      	mov	r3, r0
 800fc08:	73fb      	strb	r3, [r7, #15]
      break;
 800fc0a:	bf00      	nop
  }

  return ret;
 800fc0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc0e:	4618      	mov	r0, r3
 800fc10:	3710      	adds	r7, #16
 800fc12:	46bd      	mov	sp, r7
 800fc14:	bd80      	pop	{r7, pc}

0800fc16 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800fc16:	b580      	push	{r7, lr}
 800fc18:	b086      	sub	sp, #24
 800fc1a:	af00      	add	r7, sp, #0
 800fc1c:	60f8      	str	r0, [r7, #12]
 800fc1e:	460b      	mov	r3, r1
 800fc20:	607a      	str	r2, [r7, #4]
 800fc22:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800fc24:	7afb      	ldrb	r3, [r7, #11]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d137      	bne.n	800fc9a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800fc30:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fc38:	2b03      	cmp	r3, #3
 800fc3a:	d14a      	bne.n	800fcd2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800fc3c:	693b      	ldr	r3, [r7, #16]
 800fc3e:	689a      	ldr	r2, [r3, #8]
 800fc40:	693b      	ldr	r3, [r7, #16]
 800fc42:	68db      	ldr	r3, [r3, #12]
 800fc44:	429a      	cmp	r2, r3
 800fc46:	d913      	bls.n	800fc70 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800fc48:	693b      	ldr	r3, [r7, #16]
 800fc4a:	689a      	ldr	r2, [r3, #8]
 800fc4c:	693b      	ldr	r3, [r7, #16]
 800fc4e:	68db      	ldr	r3, [r3, #12]
 800fc50:	1ad2      	subs	r2, r2, r3
 800fc52:	693b      	ldr	r3, [r7, #16]
 800fc54:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800fc56:	693b      	ldr	r3, [r7, #16]
 800fc58:	68da      	ldr	r2, [r3, #12]
 800fc5a:	693b      	ldr	r3, [r7, #16]
 800fc5c:	689b      	ldr	r3, [r3, #8]
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	bf28      	it	cs
 800fc62:	4613      	movcs	r3, r2
 800fc64:	461a      	mov	r2, r3
 800fc66:	6879      	ldr	r1, [r7, #4]
 800fc68:	68f8      	ldr	r0, [r7, #12]
 800fc6a:	f000 ffad 	bl	8010bc8 <USBD_CtlContinueRx>
 800fc6e:	e030      	b.n	800fcd2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc76:	691b      	ldr	r3, [r3, #16]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d00a      	beq.n	800fc92 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800fc82:	2b03      	cmp	r3, #3
 800fc84:	d105      	bne.n	800fc92 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc8c:	691b      	ldr	r3, [r3, #16]
 800fc8e:	68f8      	ldr	r0, [r7, #12]
 800fc90:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800fc92:	68f8      	ldr	r0, [r7, #12]
 800fc94:	f000 ffa9 	bl	8010bea <USBD_CtlSendStatus>
 800fc98:	e01b      	b.n	800fcd2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fca0:	699b      	ldr	r3, [r3, #24]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d013      	beq.n	800fcce <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800fcac:	2b03      	cmp	r3, #3
 800fcae:	d10e      	bne.n	800fcce <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fcb6:	699b      	ldr	r3, [r3, #24]
 800fcb8:	7afa      	ldrb	r2, [r7, #11]
 800fcba:	4611      	mov	r1, r2
 800fcbc:	68f8      	ldr	r0, [r7, #12]
 800fcbe:	4798      	blx	r3
 800fcc0:	4603      	mov	r3, r0
 800fcc2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800fcc4:	7dfb      	ldrb	r3, [r7, #23]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d003      	beq.n	800fcd2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800fcca:	7dfb      	ldrb	r3, [r7, #23]
 800fccc:	e002      	b.n	800fcd4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fcce:	2303      	movs	r3, #3
 800fcd0:	e000      	b.n	800fcd4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800fcd2:	2300      	movs	r3, #0
}
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	3718      	adds	r7, #24
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	bd80      	pop	{r7, pc}

0800fcdc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b086      	sub	sp, #24
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	460b      	mov	r3, r1
 800fce6:	607a      	str	r2, [r7, #4]
 800fce8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800fcea:	7afb      	ldrb	r3, [r7, #11]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d16a      	bne.n	800fdc6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	3314      	adds	r3, #20
 800fcf4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fcfc:	2b02      	cmp	r3, #2
 800fcfe:	d155      	bne.n	800fdac <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	689a      	ldr	r2, [r3, #8]
 800fd04:	693b      	ldr	r3, [r7, #16]
 800fd06:	68db      	ldr	r3, [r3, #12]
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d914      	bls.n	800fd36 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800fd0c:	693b      	ldr	r3, [r7, #16]
 800fd0e:	689a      	ldr	r2, [r3, #8]
 800fd10:	693b      	ldr	r3, [r7, #16]
 800fd12:	68db      	ldr	r3, [r3, #12]
 800fd14:	1ad2      	subs	r2, r2, r3
 800fd16:	693b      	ldr	r3, [r7, #16]
 800fd18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800fd1a:	693b      	ldr	r3, [r7, #16]
 800fd1c:	689b      	ldr	r3, [r3, #8]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	6879      	ldr	r1, [r7, #4]
 800fd22:	68f8      	ldr	r0, [r7, #12]
 800fd24:	f000 ff22 	bl	8010b6c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd28:	2300      	movs	r3, #0
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	2100      	movs	r1, #0
 800fd2e:	68f8      	ldr	r0, [r7, #12]
 800fd30:	f001 fcc2 	bl	80116b8 <USBD_LL_PrepareReceive>
 800fd34:	e03a      	b.n	800fdac <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800fd36:	693b      	ldr	r3, [r7, #16]
 800fd38:	68da      	ldr	r2, [r3, #12]
 800fd3a:	693b      	ldr	r3, [r7, #16]
 800fd3c:	689b      	ldr	r3, [r3, #8]
 800fd3e:	429a      	cmp	r2, r3
 800fd40:	d11c      	bne.n	800fd7c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	685a      	ldr	r2, [r3, #4]
 800fd46:	693b      	ldr	r3, [r7, #16]
 800fd48:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800fd4a:	429a      	cmp	r2, r3
 800fd4c:	d316      	bcc.n	800fd7c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800fd4e:	693b      	ldr	r3, [r7, #16]
 800fd50:	685a      	ldr	r2, [r3, #4]
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800fd58:	429a      	cmp	r2, r3
 800fd5a:	d20f      	bcs.n	800fd7c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	2100      	movs	r1, #0
 800fd60:	68f8      	ldr	r0, [r7, #12]
 800fd62:	f000 ff03 	bl	8010b6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd6e:	2300      	movs	r3, #0
 800fd70:	2200      	movs	r2, #0
 800fd72:	2100      	movs	r1, #0
 800fd74:	68f8      	ldr	r0, [r7, #12]
 800fd76:	f001 fc9f 	bl	80116b8 <USBD_LL_PrepareReceive>
 800fd7a:	e017      	b.n	800fdac <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd82:	68db      	ldr	r3, [r3, #12]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d00a      	beq.n	800fd9e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fd8e:	2b03      	cmp	r3, #3
 800fd90:	d105      	bne.n	800fd9e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd98:	68db      	ldr	r3, [r3, #12]
 800fd9a:	68f8      	ldr	r0, [r7, #12]
 800fd9c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd9e:	2180      	movs	r1, #128	; 0x80
 800fda0:	68f8      	ldr	r0, [r7, #12]
 800fda2:	f001 fbdf 	bl	8011564 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fda6:	68f8      	ldr	r0, [r7, #12]
 800fda8:	f000 ff32 	bl	8010c10 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800fdb2:	2b01      	cmp	r3, #1
 800fdb4:	d123      	bne.n	800fdfe <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800fdb6:	68f8      	ldr	r0, [r7, #12]
 800fdb8:	f7ff fe9b 	bl	800faf2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800fdc4:	e01b      	b.n	800fdfe <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fdcc:	695b      	ldr	r3, [r3, #20]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d013      	beq.n	800fdfa <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800fdd8:	2b03      	cmp	r3, #3
 800fdda:	d10e      	bne.n	800fdfa <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fde2:	695b      	ldr	r3, [r3, #20]
 800fde4:	7afa      	ldrb	r2, [r7, #11]
 800fde6:	4611      	mov	r1, r2
 800fde8:	68f8      	ldr	r0, [r7, #12]
 800fdea:	4798      	blx	r3
 800fdec:	4603      	mov	r3, r0
 800fdee:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800fdf0:	7dfb      	ldrb	r3, [r7, #23]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d003      	beq.n	800fdfe <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800fdf6:	7dfb      	ldrb	r3, [r7, #23]
 800fdf8:	e002      	b.n	800fe00 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fdfa:	2303      	movs	r3, #3
 800fdfc:	e000      	b.n	800fe00 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800fdfe:	2300      	movs	r3, #0
}
 800fe00:	4618      	mov	r0, r3
 800fe02:	3718      	adds	r7, #24
 800fe04:	46bd      	mov	sp, r7
 800fe06:	bd80      	pop	{r7, pc}

0800fe08 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b082      	sub	sp, #8
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	2201      	movs	r2, #1
 800fe14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	2200      	movs	r2, #0
 800fe24:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d009      	beq.n	800fe4c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	687a      	ldr	r2, [r7, #4]
 800fe42:	6852      	ldr	r2, [r2, #4]
 800fe44:	b2d2      	uxtb	r2, r2
 800fe46:	4611      	mov	r1, r2
 800fe48:	6878      	ldr	r0, [r7, #4]
 800fe4a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fe4c:	2340      	movs	r3, #64	; 0x40
 800fe4e:	2200      	movs	r2, #0
 800fe50:	2100      	movs	r1, #0
 800fe52:	6878      	ldr	r0, [r7, #4]
 800fe54:	f001 fb41 	bl	80114da <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2201      	movs	r2, #1
 800fe5c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	2240      	movs	r2, #64	; 0x40
 800fe64:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fe68:	2340      	movs	r3, #64	; 0x40
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	2180      	movs	r1, #128	; 0x80
 800fe6e:	6878      	ldr	r0, [r7, #4]
 800fe70:	f001 fb33 	bl	80114da <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	2201      	movs	r2, #1
 800fe78:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	2240      	movs	r2, #64	; 0x40
 800fe7e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800fe80:	2300      	movs	r3, #0
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3708      	adds	r7, #8
 800fe86:	46bd      	mov	sp, r7
 800fe88:	bd80      	pop	{r7, pc}

0800fe8a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fe8a:	b480      	push	{r7}
 800fe8c:	b083      	sub	sp, #12
 800fe8e:	af00      	add	r7, sp, #0
 800fe90:	6078      	str	r0, [r7, #4]
 800fe92:	460b      	mov	r3, r1
 800fe94:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	78fa      	ldrb	r2, [r7, #3]
 800fe9a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fe9c:	2300      	movs	r3, #0
}
 800fe9e:	4618      	mov	r0, r3
 800fea0:	370c      	adds	r7, #12
 800fea2:	46bd      	mov	sp, r7
 800fea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea8:	4770      	bx	lr

0800feaa <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800feaa:	b480      	push	{r7}
 800feac:	b083      	sub	sp, #12
 800feae:	af00      	add	r7, sp, #0
 800feb0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	2204      	movs	r2, #4
 800fec2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fec6:	2300      	movs	r3, #0
}
 800fec8:	4618      	mov	r0, r3
 800feca:	370c      	adds	r7, #12
 800fecc:	46bd      	mov	sp, r7
 800fece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed2:	4770      	bx	lr

0800fed4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fed4:	b480      	push	{r7}
 800fed6:	b083      	sub	sp, #12
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fee2:	2b04      	cmp	r3, #4
 800fee4:	d105      	bne.n	800fef2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fef2:	2300      	movs	r3, #0
}
 800fef4:	4618      	mov	r0, r3
 800fef6:	370c      	adds	r7, #12
 800fef8:	46bd      	mov	sp, r7
 800fefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefe:	4770      	bx	lr

0800ff00 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b082      	sub	sp, #8
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff0e:	2b03      	cmp	r3, #3
 800ff10:	d10b      	bne.n	800ff2a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff18:	69db      	ldr	r3, [r3, #28]
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d005      	beq.n	800ff2a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff24:	69db      	ldr	r3, [r3, #28]
 800ff26:	6878      	ldr	r0, [r7, #4]
 800ff28:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ff2a:	2300      	movs	r3, #0
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	3708      	adds	r7, #8
 800ff30:	46bd      	mov	sp, r7
 800ff32:	bd80      	pop	{r7, pc}

0800ff34 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ff34:	b480      	push	{r7}
 800ff36:	b083      	sub	sp, #12
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
 800ff3c:	460b      	mov	r3, r1
 800ff3e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ff40:	2300      	movs	r3, #0
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	370c      	adds	r7, #12
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr

0800ff4e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ff4e:	b480      	push	{r7}
 800ff50:	b083      	sub	sp, #12
 800ff52:	af00      	add	r7, sp, #0
 800ff54:	6078      	str	r0, [r7, #4]
 800ff56:	460b      	mov	r3, r1
 800ff58:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ff5a:	2300      	movs	r3, #0
}
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	370c      	adds	r7, #12
 800ff60:	46bd      	mov	sp, r7
 800ff62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff66:	4770      	bx	lr

0800ff68 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ff68:	b480      	push	{r7}
 800ff6a:	b083      	sub	sp, #12
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ff70:	2300      	movs	r3, #0
}
 800ff72:	4618      	mov	r0, r3
 800ff74:	370c      	adds	r7, #12
 800ff76:	46bd      	mov	sp, r7
 800ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7c:	4770      	bx	lr

0800ff7e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ff7e:	b580      	push	{r7, lr}
 800ff80:	b082      	sub	sp, #8
 800ff82:	af00      	add	r7, sp, #0
 800ff84:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	2201      	movs	r2, #1
 800ff8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d009      	beq.n	800ffac <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff9e:	685b      	ldr	r3, [r3, #4]
 800ffa0:	687a      	ldr	r2, [r7, #4]
 800ffa2:	6852      	ldr	r2, [r2, #4]
 800ffa4:	b2d2      	uxtb	r2, r2
 800ffa6:	4611      	mov	r1, r2
 800ffa8:	6878      	ldr	r0, [r7, #4]
 800ffaa:	4798      	blx	r3
  }

  return USBD_OK;
 800ffac:	2300      	movs	r3, #0
}
 800ffae:	4618      	mov	r0, r3
 800ffb0:	3708      	adds	r7, #8
 800ffb2:	46bd      	mov	sp, r7
 800ffb4:	bd80      	pop	{r7, pc}

0800ffb6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ffb6:	b480      	push	{r7}
 800ffb8:	b087      	sub	sp, #28
 800ffba:	af00      	add	r7, sp, #0
 800ffbc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	781b      	ldrb	r3, [r3, #0]
 800ffc6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ffc8:	697b      	ldr	r3, [r7, #20]
 800ffca:	3301      	adds	r3, #1
 800ffcc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ffce:	697b      	ldr	r3, [r7, #20]
 800ffd0:	781b      	ldrb	r3, [r3, #0]
 800ffd2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ffd4:	8a3b      	ldrh	r3, [r7, #16]
 800ffd6:	021b      	lsls	r3, r3, #8
 800ffd8:	b21a      	sxth	r2, r3
 800ffda:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ffde:	4313      	orrs	r3, r2
 800ffe0:	b21b      	sxth	r3, r3
 800ffe2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ffe4:	89fb      	ldrh	r3, [r7, #14]
}
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	371c      	adds	r7, #28
 800ffea:	46bd      	mov	sp, r7
 800ffec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff0:	4770      	bx	lr
	...

0800fff4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b084      	sub	sp, #16
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
 800fffc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fffe:	2300      	movs	r3, #0
 8010000:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010002:	683b      	ldr	r3, [r7, #0]
 8010004:	781b      	ldrb	r3, [r3, #0]
 8010006:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801000a:	2b20      	cmp	r3, #32
 801000c:	d004      	beq.n	8010018 <USBD_StdDevReq+0x24>
 801000e:	2b40      	cmp	r3, #64	; 0x40
 8010010:	d002      	beq.n	8010018 <USBD_StdDevReq+0x24>
 8010012:	2b00      	cmp	r3, #0
 8010014:	d00a      	beq.n	801002c <USBD_StdDevReq+0x38>
 8010016:	e050      	b.n	80100ba <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801001e:	689b      	ldr	r3, [r3, #8]
 8010020:	6839      	ldr	r1, [r7, #0]
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	4798      	blx	r3
 8010026:	4603      	mov	r3, r0
 8010028:	73fb      	strb	r3, [r7, #15]
    break;
 801002a:	e04b      	b.n	80100c4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	785b      	ldrb	r3, [r3, #1]
 8010030:	2b09      	cmp	r3, #9
 8010032:	d83c      	bhi.n	80100ae <USBD_StdDevReq+0xba>
 8010034:	a201      	add	r2, pc, #4	; (adr r2, 801003c <USBD_StdDevReq+0x48>)
 8010036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801003a:	bf00      	nop
 801003c:	08010091 	.word	0x08010091
 8010040:	080100a5 	.word	0x080100a5
 8010044:	080100af 	.word	0x080100af
 8010048:	0801009b 	.word	0x0801009b
 801004c:	080100af 	.word	0x080100af
 8010050:	0801006f 	.word	0x0801006f
 8010054:	08010065 	.word	0x08010065
 8010058:	080100af 	.word	0x080100af
 801005c:	08010087 	.word	0x08010087
 8010060:	08010079 	.word	0x08010079
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8010064:	6839      	ldr	r1, [r7, #0]
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	f000 f9ce 	bl	8010408 <USBD_GetDescriptor>
      break;
 801006c:	e024      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 801006e:	6839      	ldr	r1, [r7, #0]
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f000 fb33 	bl	80106dc <USBD_SetAddress>
      break;
 8010076:	e01f      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8010078:	6839      	ldr	r1, [r7, #0]
 801007a:	6878      	ldr	r0, [r7, #4]
 801007c:	f000 fb70 	bl	8010760 <USBD_SetConfig>
 8010080:	4603      	mov	r3, r0
 8010082:	73fb      	strb	r3, [r7, #15]
      break;
 8010084:	e018      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8010086:	6839      	ldr	r1, [r7, #0]
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f000 fc0d 	bl	80108a8 <USBD_GetConfig>
      break;
 801008e:	e013      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8010090:	6839      	ldr	r1, [r7, #0]
 8010092:	6878      	ldr	r0, [r7, #4]
 8010094:	f000 fc3c 	bl	8010910 <USBD_GetStatus>
      break;
 8010098:	e00e      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 801009a:	6839      	ldr	r1, [r7, #0]
 801009c:	6878      	ldr	r0, [r7, #4]
 801009e:	f000 fc6a 	bl	8010976 <USBD_SetFeature>
      break;
 80100a2:	e009      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80100a4:	6839      	ldr	r1, [r7, #0]
 80100a6:	6878      	ldr	r0, [r7, #4]
 80100a8:	f000 fc79 	bl	801099e <USBD_ClrFeature>
      break;
 80100ac:	e004      	b.n	80100b8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80100ae:	6839      	ldr	r1, [r7, #0]
 80100b0:	6878      	ldr	r0, [r7, #4]
 80100b2:	f000 fccf 	bl	8010a54 <USBD_CtlError>
      break;
 80100b6:	bf00      	nop
    }
    break;
 80100b8:	e004      	b.n	80100c4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80100ba:	6839      	ldr	r1, [r7, #0]
 80100bc:	6878      	ldr	r0, [r7, #4]
 80100be:	f000 fcc9 	bl	8010a54 <USBD_CtlError>
    break;
 80100c2:	bf00      	nop
  }

  return ret;
 80100c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80100c6:	4618      	mov	r0, r3
 80100c8:	3710      	adds	r7, #16
 80100ca:	46bd      	mov	sp, r7
 80100cc:	bd80      	pop	{r7, pc}
 80100ce:	bf00      	nop

080100d0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b084      	sub	sp, #16
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
 80100d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80100da:	2300      	movs	r3, #0
 80100dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	781b      	ldrb	r3, [r3, #0]
 80100e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80100e6:	2b20      	cmp	r3, #32
 80100e8:	d003      	beq.n	80100f2 <USBD_StdItfReq+0x22>
 80100ea:	2b40      	cmp	r3, #64	; 0x40
 80100ec:	d001      	beq.n	80100f2 <USBD_StdItfReq+0x22>
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d12a      	bne.n	8010148 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100f8:	3b01      	subs	r3, #1
 80100fa:	2b02      	cmp	r3, #2
 80100fc:	d81d      	bhi.n	801013a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	889b      	ldrh	r3, [r3, #4]
 8010102:	b2db      	uxtb	r3, r3
 8010104:	2b01      	cmp	r3, #1
 8010106:	d813      	bhi.n	8010130 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801010e:	689b      	ldr	r3, [r3, #8]
 8010110:	6839      	ldr	r1, [r7, #0]
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	4798      	blx	r3
 8010116:	4603      	mov	r3, r0
 8010118:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 801011a:	683b      	ldr	r3, [r7, #0]
 801011c:	88db      	ldrh	r3, [r3, #6]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d110      	bne.n	8010144 <USBD_StdItfReq+0x74>
 8010122:	7bfb      	ldrb	r3, [r7, #15]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d10d      	bne.n	8010144 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8010128:	6878      	ldr	r0, [r7, #4]
 801012a:	f000 fd5e 	bl	8010bea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 801012e:	e009      	b.n	8010144 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8010130:	6839      	ldr	r1, [r7, #0]
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f000 fc8e 	bl	8010a54 <USBD_CtlError>
      break;
 8010138:	e004      	b.n	8010144 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 801013a:	6839      	ldr	r1, [r7, #0]
 801013c:	6878      	ldr	r0, [r7, #4]
 801013e:	f000 fc89 	bl	8010a54 <USBD_CtlError>
      break;
 8010142:	e000      	b.n	8010146 <USBD_StdItfReq+0x76>
      break;
 8010144:	bf00      	nop
    }
    break;
 8010146:	e004      	b.n	8010152 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8010148:	6839      	ldr	r1, [r7, #0]
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	f000 fc82 	bl	8010a54 <USBD_CtlError>
    break;
 8010150:	bf00      	nop
  }

  return ret;
 8010152:	7bfb      	ldrb	r3, [r7, #15]
}
 8010154:	4618      	mov	r0, r3
 8010156:	3710      	adds	r7, #16
 8010158:	46bd      	mov	sp, r7
 801015a:	bd80      	pop	{r7, pc}

0801015c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801015c:	b580      	push	{r7, lr}
 801015e:	b084      	sub	sp, #16
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
 8010164:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010166:	2300      	movs	r3, #0
 8010168:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 801016a:	683b      	ldr	r3, [r7, #0]
 801016c:	889b      	ldrh	r3, [r3, #4]
 801016e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	781b      	ldrb	r3, [r3, #0]
 8010174:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010178:	2b20      	cmp	r3, #32
 801017a:	d004      	beq.n	8010186 <USBD_StdEPReq+0x2a>
 801017c:	2b40      	cmp	r3, #64	; 0x40
 801017e:	d002      	beq.n	8010186 <USBD_StdEPReq+0x2a>
 8010180:	2b00      	cmp	r3, #0
 8010182:	d00a      	beq.n	801019a <USBD_StdEPReq+0x3e>
 8010184:	e135      	b.n	80103f2 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801018c:	689b      	ldr	r3, [r3, #8]
 801018e:	6839      	ldr	r1, [r7, #0]
 8010190:	6878      	ldr	r0, [r7, #4]
 8010192:	4798      	blx	r3
 8010194:	4603      	mov	r3, r0
 8010196:	73fb      	strb	r3, [r7, #15]
    break;
 8010198:	e130      	b.n	80103fc <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	785b      	ldrb	r3, [r3, #1]
 801019e:	2b01      	cmp	r3, #1
 80101a0:	d03e      	beq.n	8010220 <USBD_StdEPReq+0xc4>
 80101a2:	2b03      	cmp	r3, #3
 80101a4:	d002      	beq.n	80101ac <USBD_StdEPReq+0x50>
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d077      	beq.n	801029a <USBD_StdEPReq+0x13e>
 80101aa:	e11c      	b.n	80103e6 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80101b2:	2b02      	cmp	r3, #2
 80101b4:	d002      	beq.n	80101bc <USBD_StdEPReq+0x60>
 80101b6:	2b03      	cmp	r3, #3
 80101b8:	d015      	beq.n	80101e6 <USBD_StdEPReq+0x8a>
 80101ba:	e02b      	b.n	8010214 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80101bc:	7bbb      	ldrb	r3, [r7, #14]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d00c      	beq.n	80101dc <USBD_StdEPReq+0x80>
 80101c2:	7bbb      	ldrb	r3, [r7, #14]
 80101c4:	2b80      	cmp	r3, #128	; 0x80
 80101c6:	d009      	beq.n	80101dc <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80101c8:	7bbb      	ldrb	r3, [r7, #14]
 80101ca:	4619      	mov	r1, r3
 80101cc:	6878      	ldr	r0, [r7, #4]
 80101ce:	f001 f9c9 	bl	8011564 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80101d2:	2180      	movs	r1, #128	; 0x80
 80101d4:	6878      	ldr	r0, [r7, #4]
 80101d6:	f001 f9c5 	bl	8011564 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80101da:	e020      	b.n	801021e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 80101dc:	6839      	ldr	r1, [r7, #0]
 80101de:	6878      	ldr	r0, [r7, #4]
 80101e0:	f000 fc38 	bl	8010a54 <USBD_CtlError>
        break;
 80101e4:	e01b      	b.n	801021e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80101e6:	683b      	ldr	r3, [r7, #0]
 80101e8:	885b      	ldrh	r3, [r3, #2]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d10e      	bne.n	801020c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80101ee:	7bbb      	ldrb	r3, [r7, #14]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d00b      	beq.n	801020c <USBD_StdEPReq+0xb0>
 80101f4:	7bbb      	ldrb	r3, [r7, #14]
 80101f6:	2b80      	cmp	r3, #128	; 0x80
 80101f8:	d008      	beq.n	801020c <USBD_StdEPReq+0xb0>
 80101fa:	683b      	ldr	r3, [r7, #0]
 80101fc:	88db      	ldrh	r3, [r3, #6]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d104      	bne.n	801020c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8010202:	7bbb      	ldrb	r3, [r7, #14]
 8010204:	4619      	mov	r1, r3
 8010206:	6878      	ldr	r0, [r7, #4]
 8010208:	f001 f9ac 	bl	8011564 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 801020c:	6878      	ldr	r0, [r7, #4]
 801020e:	f000 fcec 	bl	8010bea <USBD_CtlSendStatus>

        break;
 8010212:	e004      	b.n	801021e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8010214:	6839      	ldr	r1, [r7, #0]
 8010216:	6878      	ldr	r0, [r7, #4]
 8010218:	f000 fc1c 	bl	8010a54 <USBD_CtlError>
        break;
 801021c:	bf00      	nop
      }
      break;
 801021e:	e0e7      	b.n	80103f0 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010226:	2b02      	cmp	r3, #2
 8010228:	d002      	beq.n	8010230 <USBD_StdEPReq+0xd4>
 801022a:	2b03      	cmp	r3, #3
 801022c:	d015      	beq.n	801025a <USBD_StdEPReq+0xfe>
 801022e:	e02d      	b.n	801028c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010230:	7bbb      	ldrb	r3, [r7, #14]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d00c      	beq.n	8010250 <USBD_StdEPReq+0xf4>
 8010236:	7bbb      	ldrb	r3, [r7, #14]
 8010238:	2b80      	cmp	r3, #128	; 0x80
 801023a:	d009      	beq.n	8010250 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 801023c:	7bbb      	ldrb	r3, [r7, #14]
 801023e:	4619      	mov	r1, r3
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f001 f98f 	bl	8011564 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010246:	2180      	movs	r1, #128	; 0x80
 8010248:	6878      	ldr	r0, [r7, #4]
 801024a:	f001 f98b 	bl	8011564 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 801024e:	e023      	b.n	8010298 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8010250:	6839      	ldr	r1, [r7, #0]
 8010252:	6878      	ldr	r0, [r7, #4]
 8010254:	f000 fbfe 	bl	8010a54 <USBD_CtlError>
        break;
 8010258:	e01e      	b.n	8010298 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	885b      	ldrh	r3, [r3, #2]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d119      	bne.n	8010296 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8010262:	7bbb      	ldrb	r3, [r7, #14]
 8010264:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010268:	2b00      	cmp	r3, #0
 801026a:	d004      	beq.n	8010276 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801026c:	7bbb      	ldrb	r3, [r7, #14]
 801026e:	4619      	mov	r1, r3
 8010270:	6878      	ldr	r0, [r7, #4]
 8010272:	f001 f996 	bl	80115a2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8010276:	6878      	ldr	r0, [r7, #4]
 8010278:	f000 fcb7 	bl	8010bea <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010282:	689b      	ldr	r3, [r3, #8]
 8010284:	6839      	ldr	r1, [r7, #0]
 8010286:	6878      	ldr	r0, [r7, #4]
 8010288:	4798      	blx	r3
        }
        break;
 801028a:	e004      	b.n	8010296 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 801028c:	6839      	ldr	r1, [r7, #0]
 801028e:	6878      	ldr	r0, [r7, #4]
 8010290:	f000 fbe0 	bl	8010a54 <USBD_CtlError>
        break;
 8010294:	e000      	b.n	8010298 <USBD_StdEPReq+0x13c>
        break;
 8010296:	bf00      	nop
      }
      break;
 8010298:	e0aa      	b.n	80103f0 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80102a0:	2b02      	cmp	r3, #2
 80102a2:	d002      	beq.n	80102aa <USBD_StdEPReq+0x14e>
 80102a4:	2b03      	cmp	r3, #3
 80102a6:	d032      	beq.n	801030e <USBD_StdEPReq+0x1b2>
 80102a8:	e097      	b.n	80103da <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80102aa:	7bbb      	ldrb	r3, [r7, #14]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d007      	beq.n	80102c0 <USBD_StdEPReq+0x164>
 80102b0:	7bbb      	ldrb	r3, [r7, #14]
 80102b2:	2b80      	cmp	r3, #128	; 0x80
 80102b4:	d004      	beq.n	80102c0 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 80102b6:	6839      	ldr	r1, [r7, #0]
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f000 fbcb 	bl	8010a54 <USBD_CtlError>
          break;
 80102be:	e091      	b.n	80103e4 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80102c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	da0b      	bge.n	80102e0 <USBD_StdEPReq+0x184>
 80102c8:	7bbb      	ldrb	r3, [r7, #14]
 80102ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80102ce:	4613      	mov	r3, r2
 80102d0:	009b      	lsls	r3, r3, #2
 80102d2:	4413      	add	r3, r2
 80102d4:	009b      	lsls	r3, r3, #2
 80102d6:	3310      	adds	r3, #16
 80102d8:	687a      	ldr	r2, [r7, #4]
 80102da:	4413      	add	r3, r2
 80102dc:	3304      	adds	r3, #4
 80102de:	e00b      	b.n	80102f8 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80102e0:	7bbb      	ldrb	r3, [r7, #14]
 80102e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80102e6:	4613      	mov	r3, r2
 80102e8:	009b      	lsls	r3, r3, #2
 80102ea:	4413      	add	r3, r2
 80102ec:	009b      	lsls	r3, r3, #2
 80102ee:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80102f2:	687a      	ldr	r2, [r7, #4]
 80102f4:	4413      	add	r3, r2
 80102f6:	3304      	adds	r3, #4
 80102f8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 80102fa:	68bb      	ldr	r3, [r7, #8]
 80102fc:	2200      	movs	r2, #0
 80102fe:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010300:	68bb      	ldr	r3, [r7, #8]
 8010302:	2202      	movs	r2, #2
 8010304:	4619      	mov	r1, r3
 8010306:	6878      	ldr	r0, [r7, #4]
 8010308:	f000 fc15 	bl	8010b36 <USBD_CtlSendData>
        break;
 801030c:	e06a      	b.n	80103e4 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 801030e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010312:	2b00      	cmp	r3, #0
 8010314:	da11      	bge.n	801033a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010316:	7bbb      	ldrb	r3, [r7, #14]
 8010318:	f003 020f 	and.w	r2, r3, #15
 801031c:	6879      	ldr	r1, [r7, #4]
 801031e:	4613      	mov	r3, r2
 8010320:	009b      	lsls	r3, r3, #2
 8010322:	4413      	add	r3, r2
 8010324:	009b      	lsls	r3, r3, #2
 8010326:	440b      	add	r3, r1
 8010328:	3324      	adds	r3, #36	; 0x24
 801032a:	881b      	ldrh	r3, [r3, #0]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d117      	bne.n	8010360 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010330:	6839      	ldr	r1, [r7, #0]
 8010332:	6878      	ldr	r0, [r7, #4]
 8010334:	f000 fb8e 	bl	8010a54 <USBD_CtlError>
            break;
 8010338:	e054      	b.n	80103e4 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801033a:	7bbb      	ldrb	r3, [r7, #14]
 801033c:	f003 020f 	and.w	r2, r3, #15
 8010340:	6879      	ldr	r1, [r7, #4]
 8010342:	4613      	mov	r3, r2
 8010344:	009b      	lsls	r3, r3, #2
 8010346:	4413      	add	r3, r2
 8010348:	009b      	lsls	r3, r3, #2
 801034a:	440b      	add	r3, r1
 801034c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010350:	881b      	ldrh	r3, [r3, #0]
 8010352:	2b00      	cmp	r3, #0
 8010354:	d104      	bne.n	8010360 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010356:	6839      	ldr	r1, [r7, #0]
 8010358:	6878      	ldr	r0, [r7, #4]
 801035a:	f000 fb7b 	bl	8010a54 <USBD_CtlError>
            break;
 801035e:	e041      	b.n	80103e4 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010360:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010364:	2b00      	cmp	r3, #0
 8010366:	da0b      	bge.n	8010380 <USBD_StdEPReq+0x224>
 8010368:	7bbb      	ldrb	r3, [r7, #14]
 801036a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801036e:	4613      	mov	r3, r2
 8010370:	009b      	lsls	r3, r3, #2
 8010372:	4413      	add	r3, r2
 8010374:	009b      	lsls	r3, r3, #2
 8010376:	3310      	adds	r3, #16
 8010378:	687a      	ldr	r2, [r7, #4]
 801037a:	4413      	add	r3, r2
 801037c:	3304      	adds	r3, #4
 801037e:	e00b      	b.n	8010398 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010380:	7bbb      	ldrb	r3, [r7, #14]
 8010382:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010386:	4613      	mov	r3, r2
 8010388:	009b      	lsls	r3, r3, #2
 801038a:	4413      	add	r3, r2
 801038c:	009b      	lsls	r3, r3, #2
 801038e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010392:	687a      	ldr	r2, [r7, #4]
 8010394:	4413      	add	r3, r2
 8010396:	3304      	adds	r3, #4
 8010398:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801039a:	7bbb      	ldrb	r3, [r7, #14]
 801039c:	2b00      	cmp	r3, #0
 801039e:	d002      	beq.n	80103a6 <USBD_StdEPReq+0x24a>
 80103a0:	7bbb      	ldrb	r3, [r7, #14]
 80103a2:	2b80      	cmp	r3, #128	; 0x80
 80103a4:	d103      	bne.n	80103ae <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 80103a6:	68bb      	ldr	r3, [r7, #8]
 80103a8:	2200      	movs	r2, #0
 80103aa:	601a      	str	r2, [r3, #0]
 80103ac:	e00e      	b.n	80103cc <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80103ae:	7bbb      	ldrb	r3, [r7, #14]
 80103b0:	4619      	mov	r1, r3
 80103b2:	6878      	ldr	r0, [r7, #4]
 80103b4:	f001 f914 	bl	80115e0 <USBD_LL_IsStallEP>
 80103b8:	4603      	mov	r3, r0
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d003      	beq.n	80103c6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 80103be:	68bb      	ldr	r3, [r7, #8]
 80103c0:	2201      	movs	r2, #1
 80103c2:	601a      	str	r2, [r3, #0]
 80103c4:	e002      	b.n	80103cc <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	2200      	movs	r2, #0
 80103ca:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	2202      	movs	r2, #2
 80103d0:	4619      	mov	r1, r3
 80103d2:	6878      	ldr	r0, [r7, #4]
 80103d4:	f000 fbaf 	bl	8010b36 <USBD_CtlSendData>
          break;
 80103d8:	e004      	b.n	80103e4 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 80103da:	6839      	ldr	r1, [r7, #0]
 80103dc:	6878      	ldr	r0, [r7, #4]
 80103de:	f000 fb39 	bl	8010a54 <USBD_CtlError>
        break;
 80103e2:	bf00      	nop
      }
      break;
 80103e4:	e004      	b.n	80103f0 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 80103e6:	6839      	ldr	r1, [r7, #0]
 80103e8:	6878      	ldr	r0, [r7, #4]
 80103ea:	f000 fb33 	bl	8010a54 <USBD_CtlError>
      break;
 80103ee:	bf00      	nop
    }
    break;
 80103f0:	e004      	b.n	80103fc <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 80103f2:	6839      	ldr	r1, [r7, #0]
 80103f4:	6878      	ldr	r0, [r7, #4]
 80103f6:	f000 fb2d 	bl	8010a54 <USBD_CtlError>
    break;
 80103fa:	bf00      	nop
  }

  return ret;
 80103fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80103fe:	4618      	mov	r0, r3
 8010400:	3710      	adds	r7, #16
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}
	...

08010408 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010408:	b580      	push	{r7, lr}
 801040a:	b084      	sub	sp, #16
 801040c:	af00      	add	r7, sp, #0
 801040e:	6078      	str	r0, [r7, #4]
 8010410:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010412:	2300      	movs	r3, #0
 8010414:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010416:	2300      	movs	r3, #0
 8010418:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801041a:	2300      	movs	r3, #0
 801041c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	885b      	ldrh	r3, [r3, #2]
 8010422:	0a1b      	lsrs	r3, r3, #8
 8010424:	b29b      	uxth	r3, r3
 8010426:	3b01      	subs	r3, #1
 8010428:	2b06      	cmp	r3, #6
 801042a:	f200 8128 	bhi.w	801067e <USBD_GetDescriptor+0x276>
 801042e:	a201      	add	r2, pc, #4	; (adr r2, 8010434 <USBD_GetDescriptor+0x2c>)
 8010430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010434:	08010451 	.word	0x08010451
 8010438:	08010469 	.word	0x08010469
 801043c:	080104a9 	.word	0x080104a9
 8010440:	0801067f 	.word	0x0801067f
 8010444:	0801067f 	.word	0x0801067f
 8010448:	0801061f 	.word	0x0801061f
 801044c:	0801064b 	.word	0x0801064b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	687a      	ldr	r2, [r7, #4]
 801045a:	7c12      	ldrb	r2, [r2, #16]
 801045c:	f107 0108 	add.w	r1, r7, #8
 8010460:	4610      	mov	r0, r2
 8010462:	4798      	blx	r3
 8010464:	60f8      	str	r0, [r7, #12]
    break;
 8010466:	e112      	b.n	801068e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	7c1b      	ldrb	r3, [r3, #16]
 801046c:	2b00      	cmp	r3, #0
 801046e:	d10d      	bne.n	801048c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010478:	f107 0208 	add.w	r2, r7, #8
 801047c:	4610      	mov	r0, r2
 801047e:	4798      	blx	r3
 8010480:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	3301      	adds	r3, #1
 8010486:	2202      	movs	r2, #2
 8010488:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801048a:	e100      	b.n	801068e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010494:	f107 0208 	add.w	r2, r7, #8
 8010498:	4610      	mov	r0, r2
 801049a:	4798      	blx	r3
 801049c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	3301      	adds	r3, #1
 80104a2:	2202      	movs	r2, #2
 80104a4:	701a      	strb	r2, [r3, #0]
    break;
 80104a6:	e0f2      	b.n	801068e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	885b      	ldrh	r3, [r3, #2]
 80104ac:	b2db      	uxtb	r3, r3
 80104ae:	2b05      	cmp	r3, #5
 80104b0:	f200 80ac 	bhi.w	801060c <USBD_GetDescriptor+0x204>
 80104b4:	a201      	add	r2, pc, #4	; (adr r2, 80104bc <USBD_GetDescriptor+0xb4>)
 80104b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104ba:	bf00      	nop
 80104bc:	080104d5 	.word	0x080104d5
 80104c0:	08010509 	.word	0x08010509
 80104c4:	0801053d 	.word	0x0801053d
 80104c8:	08010571 	.word	0x08010571
 80104cc:	080105a5 	.word	0x080105a5
 80104d0:	080105d9 	.word	0x080105d9
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80104da:	685b      	ldr	r3, [r3, #4]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d00b      	beq.n	80104f8 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80104e6:	685b      	ldr	r3, [r3, #4]
 80104e8:	687a      	ldr	r2, [r7, #4]
 80104ea:	7c12      	ldrb	r2, [r2, #16]
 80104ec:	f107 0108 	add.w	r1, r7, #8
 80104f0:	4610      	mov	r0, r2
 80104f2:	4798      	blx	r3
 80104f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80104f6:	e091      	b.n	801061c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80104f8:	6839      	ldr	r1, [r7, #0]
 80104fa:	6878      	ldr	r0, [r7, #4]
 80104fc:	f000 faaa 	bl	8010a54 <USBD_CtlError>
        err++;
 8010500:	7afb      	ldrb	r3, [r7, #11]
 8010502:	3301      	adds	r3, #1
 8010504:	72fb      	strb	r3, [r7, #11]
      break;
 8010506:	e089      	b.n	801061c <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801050e:	689b      	ldr	r3, [r3, #8]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d00b      	beq.n	801052c <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801051a:	689b      	ldr	r3, [r3, #8]
 801051c:	687a      	ldr	r2, [r7, #4]
 801051e:	7c12      	ldrb	r2, [r2, #16]
 8010520:	f107 0108 	add.w	r1, r7, #8
 8010524:	4610      	mov	r0, r2
 8010526:	4798      	blx	r3
 8010528:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801052a:	e077      	b.n	801061c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 801052c:	6839      	ldr	r1, [r7, #0]
 801052e:	6878      	ldr	r0, [r7, #4]
 8010530:	f000 fa90 	bl	8010a54 <USBD_CtlError>
        err++;
 8010534:	7afb      	ldrb	r3, [r7, #11]
 8010536:	3301      	adds	r3, #1
 8010538:	72fb      	strb	r3, [r7, #11]
      break;
 801053a:	e06f      	b.n	801061c <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010542:	68db      	ldr	r3, [r3, #12]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d00b      	beq.n	8010560 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801054e:	68db      	ldr	r3, [r3, #12]
 8010550:	687a      	ldr	r2, [r7, #4]
 8010552:	7c12      	ldrb	r2, [r2, #16]
 8010554:	f107 0108 	add.w	r1, r7, #8
 8010558:	4610      	mov	r0, r2
 801055a:	4798      	blx	r3
 801055c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801055e:	e05d      	b.n	801061c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010560:	6839      	ldr	r1, [r7, #0]
 8010562:	6878      	ldr	r0, [r7, #4]
 8010564:	f000 fa76 	bl	8010a54 <USBD_CtlError>
        err++;
 8010568:	7afb      	ldrb	r3, [r7, #11]
 801056a:	3301      	adds	r3, #1
 801056c:	72fb      	strb	r3, [r7, #11]
      break;
 801056e:	e055      	b.n	801061c <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010576:	691b      	ldr	r3, [r3, #16]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d00b      	beq.n	8010594 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010582:	691b      	ldr	r3, [r3, #16]
 8010584:	687a      	ldr	r2, [r7, #4]
 8010586:	7c12      	ldrb	r2, [r2, #16]
 8010588:	f107 0108 	add.w	r1, r7, #8
 801058c:	4610      	mov	r0, r2
 801058e:	4798      	blx	r3
 8010590:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010592:	e043      	b.n	801061c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010594:	6839      	ldr	r1, [r7, #0]
 8010596:	6878      	ldr	r0, [r7, #4]
 8010598:	f000 fa5c 	bl	8010a54 <USBD_CtlError>
        err++;
 801059c:	7afb      	ldrb	r3, [r7, #11]
 801059e:	3301      	adds	r3, #1
 80105a0:	72fb      	strb	r3, [r7, #11]
      break;
 80105a2:	e03b      	b.n	801061c <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105aa:	695b      	ldr	r3, [r3, #20]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d00b      	beq.n	80105c8 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105b6:	695b      	ldr	r3, [r3, #20]
 80105b8:	687a      	ldr	r2, [r7, #4]
 80105ba:	7c12      	ldrb	r2, [r2, #16]
 80105bc:	f107 0108 	add.w	r1, r7, #8
 80105c0:	4610      	mov	r0, r2
 80105c2:	4798      	blx	r3
 80105c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80105c6:	e029      	b.n	801061c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80105c8:	6839      	ldr	r1, [r7, #0]
 80105ca:	6878      	ldr	r0, [r7, #4]
 80105cc:	f000 fa42 	bl	8010a54 <USBD_CtlError>
        err++;
 80105d0:	7afb      	ldrb	r3, [r7, #11]
 80105d2:	3301      	adds	r3, #1
 80105d4:	72fb      	strb	r3, [r7, #11]
      break;
 80105d6:	e021      	b.n	801061c <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105de:	699b      	ldr	r3, [r3, #24]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d00b      	beq.n	80105fc <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105ea:	699b      	ldr	r3, [r3, #24]
 80105ec:	687a      	ldr	r2, [r7, #4]
 80105ee:	7c12      	ldrb	r2, [r2, #16]
 80105f0:	f107 0108 	add.w	r1, r7, #8
 80105f4:	4610      	mov	r0, r2
 80105f6:	4798      	blx	r3
 80105f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80105fa:	e00f      	b.n	801061c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80105fc:	6839      	ldr	r1, [r7, #0]
 80105fe:	6878      	ldr	r0, [r7, #4]
 8010600:	f000 fa28 	bl	8010a54 <USBD_CtlError>
        err++;
 8010604:	7afb      	ldrb	r3, [r7, #11]
 8010606:	3301      	adds	r3, #1
 8010608:	72fb      	strb	r3, [r7, #11]
      break;
 801060a:	e007      	b.n	801061c <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 801060c:	6839      	ldr	r1, [r7, #0]
 801060e:	6878      	ldr	r0, [r7, #4]
 8010610:	f000 fa20 	bl	8010a54 <USBD_CtlError>
      err++;
 8010614:	7afb      	ldrb	r3, [r7, #11]
 8010616:	3301      	adds	r3, #1
 8010618:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 801061a:	bf00      	nop
    }
    break;
 801061c:	e037      	b.n	801068e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	7c1b      	ldrb	r3, [r3, #16]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d109      	bne.n	801063a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801062c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801062e:	f107 0208 	add.w	r2, r7, #8
 8010632:	4610      	mov	r0, r2
 8010634:	4798      	blx	r3
 8010636:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010638:	e029      	b.n	801068e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801063a:	6839      	ldr	r1, [r7, #0]
 801063c:	6878      	ldr	r0, [r7, #4]
 801063e:	f000 fa09 	bl	8010a54 <USBD_CtlError>
      err++;
 8010642:	7afb      	ldrb	r3, [r7, #11]
 8010644:	3301      	adds	r3, #1
 8010646:	72fb      	strb	r3, [r7, #11]
    break;
 8010648:	e021      	b.n	801068e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	7c1b      	ldrb	r3, [r3, #16]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d10d      	bne.n	801066e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801065a:	f107 0208 	add.w	r2, r7, #8
 801065e:	4610      	mov	r0, r2
 8010660:	4798      	blx	r3
 8010662:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	3301      	adds	r3, #1
 8010668:	2207      	movs	r2, #7
 801066a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 801066c:	e00f      	b.n	801068e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801066e:	6839      	ldr	r1, [r7, #0]
 8010670:	6878      	ldr	r0, [r7, #4]
 8010672:	f000 f9ef 	bl	8010a54 <USBD_CtlError>
      err++;
 8010676:	7afb      	ldrb	r3, [r7, #11]
 8010678:	3301      	adds	r3, #1
 801067a:	72fb      	strb	r3, [r7, #11]
    break;
 801067c:	e007      	b.n	801068e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 801067e:	6839      	ldr	r1, [r7, #0]
 8010680:	6878      	ldr	r0, [r7, #4]
 8010682:	f000 f9e7 	bl	8010a54 <USBD_CtlError>
    err++;
 8010686:	7afb      	ldrb	r3, [r7, #11]
 8010688:	3301      	adds	r3, #1
 801068a:	72fb      	strb	r3, [r7, #11]
    break;
 801068c:	bf00      	nop
  }

  if (err != 0U)
 801068e:	7afb      	ldrb	r3, [r7, #11]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d11e      	bne.n	80106d2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	88db      	ldrh	r3, [r3, #6]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d016      	beq.n	80106ca <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 801069c:	893b      	ldrh	r3, [r7, #8]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d00e      	beq.n	80106c0 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	88da      	ldrh	r2, [r3, #6]
 80106a6:	893b      	ldrh	r3, [r7, #8]
 80106a8:	4293      	cmp	r3, r2
 80106aa:	bf28      	it	cs
 80106ac:	4613      	movcs	r3, r2
 80106ae:	b29b      	uxth	r3, r3
 80106b0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80106b2:	893b      	ldrh	r3, [r7, #8]
 80106b4:	461a      	mov	r2, r3
 80106b6:	68f9      	ldr	r1, [r7, #12]
 80106b8:	6878      	ldr	r0, [r7, #4]
 80106ba:	f000 fa3c 	bl	8010b36 <USBD_CtlSendData>
 80106be:	e009      	b.n	80106d4 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80106c0:	6839      	ldr	r1, [r7, #0]
 80106c2:	6878      	ldr	r0, [r7, #4]
 80106c4:	f000 f9c6 	bl	8010a54 <USBD_CtlError>
 80106c8:	e004      	b.n	80106d4 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80106ca:	6878      	ldr	r0, [r7, #4]
 80106cc:	f000 fa8d 	bl	8010bea <USBD_CtlSendStatus>
 80106d0:	e000      	b.n	80106d4 <USBD_GetDescriptor+0x2cc>
    return;
 80106d2:	bf00      	nop
    }
  }
}
 80106d4:	3710      	adds	r7, #16
 80106d6:	46bd      	mov	sp, r7
 80106d8:	bd80      	pop	{r7, pc}
 80106da:	bf00      	nop

080106dc <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b084      	sub	sp, #16
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
 80106e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	889b      	ldrh	r3, [r3, #4]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d130      	bne.n	8010750 <USBD_SetAddress+0x74>
 80106ee:	683b      	ldr	r3, [r7, #0]
 80106f0:	88db      	ldrh	r3, [r3, #6]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d12c      	bne.n	8010750 <USBD_SetAddress+0x74>
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	885b      	ldrh	r3, [r3, #2]
 80106fa:	2b7f      	cmp	r3, #127	; 0x7f
 80106fc:	d828      	bhi.n	8010750 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	885b      	ldrh	r3, [r3, #2]
 8010702:	b2db      	uxtb	r3, r3
 8010704:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010708:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010710:	2b03      	cmp	r3, #3
 8010712:	d104      	bne.n	801071e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8010714:	6839      	ldr	r1, [r7, #0]
 8010716:	6878      	ldr	r0, [r7, #4]
 8010718:	f000 f99c 	bl	8010a54 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801071c:	e01c      	b.n	8010758 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	7bfa      	ldrb	r2, [r7, #15]
 8010722:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010726:	7bfb      	ldrb	r3, [r7, #15]
 8010728:	4619      	mov	r1, r3
 801072a:	6878      	ldr	r0, [r7, #4]
 801072c:	f000 ff84 	bl	8011638 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010730:	6878      	ldr	r0, [r7, #4]
 8010732:	f000 fa5a 	bl	8010bea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010736:	7bfb      	ldrb	r3, [r7, #15]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d004      	beq.n	8010746 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	2202      	movs	r2, #2
 8010740:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010744:	e008      	b.n	8010758 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	2201      	movs	r2, #1
 801074a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801074e:	e003      	b.n	8010758 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010750:	6839      	ldr	r1, [r7, #0]
 8010752:	6878      	ldr	r0, [r7, #4]
 8010754:	f000 f97e 	bl	8010a54 <USBD_CtlError>
  }
}
 8010758:	bf00      	nop
 801075a:	3710      	adds	r7, #16
 801075c:	46bd      	mov	sp, r7
 801075e:	bd80      	pop	{r7, pc}

08010760 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b084      	sub	sp, #16
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
 8010768:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801076a:	2300      	movs	r3, #0
 801076c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801076e:	683b      	ldr	r3, [r7, #0]
 8010770:	885b      	ldrh	r3, [r3, #2]
 8010772:	b2da      	uxtb	r2, r3
 8010774:	4b4b      	ldr	r3, [pc, #300]	; (80108a4 <USBD_SetConfig+0x144>)
 8010776:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010778:	4b4a      	ldr	r3, [pc, #296]	; (80108a4 <USBD_SetConfig+0x144>)
 801077a:	781b      	ldrb	r3, [r3, #0]
 801077c:	2b01      	cmp	r3, #1
 801077e:	d905      	bls.n	801078c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010780:	6839      	ldr	r1, [r7, #0]
 8010782:	6878      	ldr	r0, [r7, #4]
 8010784:	f000 f966 	bl	8010a54 <USBD_CtlError>
    return USBD_FAIL;
 8010788:	2303      	movs	r3, #3
 801078a:	e087      	b.n	801089c <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010792:	2b02      	cmp	r3, #2
 8010794:	d002      	beq.n	801079c <USBD_SetConfig+0x3c>
 8010796:	2b03      	cmp	r3, #3
 8010798:	d025      	beq.n	80107e6 <USBD_SetConfig+0x86>
 801079a:	e071      	b.n	8010880 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 801079c:	4b41      	ldr	r3, [pc, #260]	; (80108a4 <USBD_SetConfig+0x144>)
 801079e:	781b      	ldrb	r3, [r3, #0]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d01c      	beq.n	80107de <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80107a4:	4b3f      	ldr	r3, [pc, #252]	; (80108a4 <USBD_SetConfig+0x144>)
 80107a6:	781b      	ldrb	r3, [r3, #0]
 80107a8:	461a      	mov	r2, r3
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80107ae:	4b3d      	ldr	r3, [pc, #244]	; (80108a4 <USBD_SetConfig+0x144>)
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	4619      	mov	r1, r3
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f7ff f9a7 	bl	800fb08 <USBD_SetClassConfig>
 80107ba:	4603      	mov	r3, r0
 80107bc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80107be:	7bfb      	ldrb	r3, [r7, #15]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d004      	beq.n	80107ce <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80107c4:	6839      	ldr	r1, [r7, #0]
 80107c6:	6878      	ldr	r0, [r7, #4]
 80107c8:	f000 f944 	bl	8010a54 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80107cc:	e065      	b.n	801089a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f000 fa0b 	bl	8010bea <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2203      	movs	r2, #3
 80107d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80107dc:	e05d      	b.n	801089a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80107de:	6878      	ldr	r0, [r7, #4]
 80107e0:	f000 fa03 	bl	8010bea <USBD_CtlSendStatus>
    break;
 80107e4:	e059      	b.n	801089a <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80107e6:	4b2f      	ldr	r3, [pc, #188]	; (80108a4 <USBD_SetConfig+0x144>)
 80107e8:	781b      	ldrb	r3, [r3, #0]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d112      	bne.n	8010814 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2202      	movs	r2, #2
 80107f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80107f6:	4b2b      	ldr	r3, [pc, #172]	; (80108a4 <USBD_SetConfig+0x144>)
 80107f8:	781b      	ldrb	r3, [r3, #0]
 80107fa:	461a      	mov	r2, r3
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010800:	4b28      	ldr	r3, [pc, #160]	; (80108a4 <USBD_SetConfig+0x144>)
 8010802:	781b      	ldrb	r3, [r3, #0]
 8010804:	4619      	mov	r1, r3
 8010806:	6878      	ldr	r0, [r7, #4]
 8010808:	f7ff f99a 	bl	800fb40 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801080c:	6878      	ldr	r0, [r7, #4]
 801080e:	f000 f9ec 	bl	8010bea <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8010812:	e042      	b.n	801089a <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8010814:	4b23      	ldr	r3, [pc, #140]	; (80108a4 <USBD_SetConfig+0x144>)
 8010816:	781b      	ldrb	r3, [r3, #0]
 8010818:	461a      	mov	r2, r3
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	685b      	ldr	r3, [r3, #4]
 801081e:	429a      	cmp	r2, r3
 8010820:	d02a      	beq.n	8010878 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	685b      	ldr	r3, [r3, #4]
 8010826:	b2db      	uxtb	r3, r3
 8010828:	4619      	mov	r1, r3
 801082a:	6878      	ldr	r0, [r7, #4]
 801082c:	f7ff f988 	bl	800fb40 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8010830:	4b1c      	ldr	r3, [pc, #112]	; (80108a4 <USBD_SetConfig+0x144>)
 8010832:	781b      	ldrb	r3, [r3, #0]
 8010834:	461a      	mov	r2, r3
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801083a:	4b1a      	ldr	r3, [pc, #104]	; (80108a4 <USBD_SetConfig+0x144>)
 801083c:	781b      	ldrb	r3, [r3, #0]
 801083e:	4619      	mov	r1, r3
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f7ff f961 	bl	800fb08 <USBD_SetClassConfig>
 8010846:	4603      	mov	r3, r0
 8010848:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 801084a:	7bfb      	ldrb	r3, [r7, #15]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d00f      	beq.n	8010870 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8010850:	6839      	ldr	r1, [r7, #0]
 8010852:	6878      	ldr	r0, [r7, #4]
 8010854:	f000 f8fe 	bl	8010a54 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	685b      	ldr	r3, [r3, #4]
 801085c:	b2db      	uxtb	r3, r3
 801085e:	4619      	mov	r1, r3
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f7ff f96d 	bl	800fb40 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	2202      	movs	r2, #2
 801086a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801086e:	e014      	b.n	801089a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8010870:	6878      	ldr	r0, [r7, #4]
 8010872:	f000 f9ba 	bl	8010bea <USBD_CtlSendStatus>
    break;
 8010876:	e010      	b.n	801089a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8010878:	6878      	ldr	r0, [r7, #4]
 801087a:	f000 f9b6 	bl	8010bea <USBD_CtlSendStatus>
    break;
 801087e:	e00c      	b.n	801089a <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8010880:	6839      	ldr	r1, [r7, #0]
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f000 f8e6 	bl	8010a54 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010888:	4b06      	ldr	r3, [pc, #24]	; (80108a4 <USBD_SetConfig+0x144>)
 801088a:	781b      	ldrb	r3, [r3, #0]
 801088c:	4619      	mov	r1, r3
 801088e:	6878      	ldr	r0, [r7, #4]
 8010890:	f7ff f956 	bl	800fb40 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8010894:	2303      	movs	r3, #3
 8010896:	73fb      	strb	r3, [r7, #15]
    break;
 8010898:	bf00      	nop
  }

  return ret;
 801089a:	7bfb      	ldrb	r3, [r7, #15]
}
 801089c:	4618      	mov	r0, r3
 801089e:	3710      	adds	r7, #16
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}
 80108a4:	20000694 	.word	0x20000694

080108a8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b082      	sub	sp, #8
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
 80108b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80108b2:	683b      	ldr	r3, [r7, #0]
 80108b4:	88db      	ldrh	r3, [r3, #6]
 80108b6:	2b01      	cmp	r3, #1
 80108b8:	d004      	beq.n	80108c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80108ba:	6839      	ldr	r1, [r7, #0]
 80108bc:	6878      	ldr	r0, [r7, #4]
 80108be:	f000 f8c9 	bl	8010a54 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80108c2:	e021      	b.n	8010908 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80108ca:	2b01      	cmp	r3, #1
 80108cc:	db17      	blt.n	80108fe <USBD_GetConfig+0x56>
 80108ce:	2b02      	cmp	r3, #2
 80108d0:	dd02      	ble.n	80108d8 <USBD_GetConfig+0x30>
 80108d2:	2b03      	cmp	r3, #3
 80108d4:	d00b      	beq.n	80108ee <USBD_GetConfig+0x46>
 80108d6:	e012      	b.n	80108fe <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2200      	movs	r2, #0
 80108dc:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	3308      	adds	r3, #8
 80108e2:	2201      	movs	r2, #1
 80108e4:	4619      	mov	r1, r3
 80108e6:	6878      	ldr	r0, [r7, #4]
 80108e8:	f000 f925 	bl	8010b36 <USBD_CtlSendData>
      break;
 80108ec:	e00c      	b.n	8010908 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	3304      	adds	r3, #4
 80108f2:	2201      	movs	r2, #1
 80108f4:	4619      	mov	r1, r3
 80108f6:	6878      	ldr	r0, [r7, #4]
 80108f8:	f000 f91d 	bl	8010b36 <USBD_CtlSendData>
      break;
 80108fc:	e004      	b.n	8010908 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80108fe:	6839      	ldr	r1, [r7, #0]
 8010900:	6878      	ldr	r0, [r7, #4]
 8010902:	f000 f8a7 	bl	8010a54 <USBD_CtlError>
      break;
 8010906:	bf00      	nop
}
 8010908:	bf00      	nop
 801090a:	3708      	adds	r7, #8
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}

08010910 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b082      	sub	sp, #8
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010920:	3b01      	subs	r3, #1
 8010922:	2b02      	cmp	r3, #2
 8010924:	d81e      	bhi.n	8010964 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8010926:	683b      	ldr	r3, [r7, #0]
 8010928:	88db      	ldrh	r3, [r3, #6]
 801092a:	2b02      	cmp	r3, #2
 801092c:	d004      	beq.n	8010938 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 801092e:	6839      	ldr	r1, [r7, #0]
 8010930:	6878      	ldr	r0, [r7, #4]
 8010932:	f000 f88f 	bl	8010a54 <USBD_CtlError>
      break;
 8010936:	e01a      	b.n	801096e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2201      	movs	r2, #1
 801093c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8010944:	2b00      	cmp	r3, #0
 8010946:	d005      	beq.n	8010954 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	68db      	ldr	r3, [r3, #12]
 801094c:	f043 0202 	orr.w	r2, r3, #2
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	330c      	adds	r3, #12
 8010958:	2202      	movs	r2, #2
 801095a:	4619      	mov	r1, r3
 801095c:	6878      	ldr	r0, [r7, #4]
 801095e:	f000 f8ea 	bl	8010b36 <USBD_CtlSendData>
    break;
 8010962:	e004      	b.n	801096e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8010964:	6839      	ldr	r1, [r7, #0]
 8010966:	6878      	ldr	r0, [r7, #4]
 8010968:	f000 f874 	bl	8010a54 <USBD_CtlError>
    break;
 801096c:	bf00      	nop
  }
}
 801096e:	bf00      	nop
 8010970:	3708      	adds	r7, #8
 8010972:	46bd      	mov	sp, r7
 8010974:	bd80      	pop	{r7, pc}

08010976 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010976:	b580      	push	{r7, lr}
 8010978:	b082      	sub	sp, #8
 801097a:	af00      	add	r7, sp, #0
 801097c:	6078      	str	r0, [r7, #4]
 801097e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	885b      	ldrh	r3, [r3, #2]
 8010984:	2b01      	cmp	r3, #1
 8010986:	d106      	bne.n	8010996 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2201      	movs	r2, #1
 801098c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010990:	6878      	ldr	r0, [r7, #4]
 8010992:	f000 f92a 	bl	8010bea <USBD_CtlSendStatus>
  }
}
 8010996:	bf00      	nop
 8010998:	3708      	adds	r7, #8
 801099a:	46bd      	mov	sp, r7
 801099c:	bd80      	pop	{r7, pc}

0801099e <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801099e:	b580      	push	{r7, lr}
 80109a0:	b082      	sub	sp, #8
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
 80109a6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80109ae:	3b01      	subs	r3, #1
 80109b0:	2b02      	cmp	r3, #2
 80109b2:	d80b      	bhi.n	80109cc <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	885b      	ldrh	r3, [r3, #2]
 80109b8:	2b01      	cmp	r3, #1
 80109ba:	d10c      	bne.n	80109d6 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	2200      	movs	r2, #0
 80109c0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80109c4:	6878      	ldr	r0, [r7, #4]
 80109c6:	f000 f910 	bl	8010bea <USBD_CtlSendStatus>
      }
      break;
 80109ca:	e004      	b.n	80109d6 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80109cc:	6839      	ldr	r1, [r7, #0]
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f000 f840 	bl	8010a54 <USBD_CtlError>
      break;
 80109d4:	e000      	b.n	80109d8 <USBD_ClrFeature+0x3a>
      break;
 80109d6:	bf00      	nop
  }
}
 80109d8:	bf00      	nop
 80109da:	3708      	adds	r7, #8
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}

080109e0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b084      	sub	sp, #16
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
 80109e8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80109ea:	683b      	ldr	r3, [r7, #0]
 80109ec:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	781a      	ldrb	r2, [r3, #0]
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	3301      	adds	r3, #1
 80109fa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	781a      	ldrb	r2, [r3, #0]
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	3301      	adds	r3, #1
 8010a08:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010a0a:	68f8      	ldr	r0, [r7, #12]
 8010a0c:	f7ff fad3 	bl	800ffb6 <SWAPBYTE>
 8010a10:	4603      	mov	r3, r0
 8010a12:	461a      	mov	r2, r3
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	3301      	adds	r3, #1
 8010a1c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	3301      	adds	r3, #1
 8010a22:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010a24:	68f8      	ldr	r0, [r7, #12]
 8010a26:	f7ff fac6 	bl	800ffb6 <SWAPBYTE>
 8010a2a:	4603      	mov	r3, r0
 8010a2c:	461a      	mov	r2, r3
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	3301      	adds	r3, #1
 8010a36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	3301      	adds	r3, #1
 8010a3c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010a3e:	68f8      	ldr	r0, [r7, #12]
 8010a40:	f7ff fab9 	bl	800ffb6 <SWAPBYTE>
 8010a44:	4603      	mov	r3, r0
 8010a46:	461a      	mov	r2, r3
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	80da      	strh	r2, [r3, #6]
}
 8010a4c:	bf00      	nop
 8010a4e:	3710      	adds	r7, #16
 8010a50:	46bd      	mov	sp, r7
 8010a52:	bd80      	pop	{r7, pc}

08010a54 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b082      	sub	sp, #8
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a5e:	2180      	movs	r1, #128	; 0x80
 8010a60:	6878      	ldr	r0, [r7, #4]
 8010a62:	f000 fd7f 	bl	8011564 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010a66:	2100      	movs	r1, #0
 8010a68:	6878      	ldr	r0, [r7, #4]
 8010a6a:	f000 fd7b 	bl	8011564 <USBD_LL_StallEP>
}
 8010a6e:	bf00      	nop
 8010a70:	3708      	adds	r7, #8
 8010a72:	46bd      	mov	sp, r7
 8010a74:	bd80      	pop	{r7, pc}

08010a76 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010a76:	b580      	push	{r7, lr}
 8010a78:	b086      	sub	sp, #24
 8010a7a:	af00      	add	r7, sp, #0
 8010a7c:	60f8      	str	r0, [r7, #12]
 8010a7e:	60b9      	str	r1, [r7, #8]
 8010a80:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010a82:	2300      	movs	r3, #0
 8010a84:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d036      	beq.n	8010afa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010a90:	6938      	ldr	r0, [r7, #16]
 8010a92:	f000 f836 	bl	8010b02 <USBD_GetLen>
 8010a96:	4603      	mov	r3, r0
 8010a98:	3301      	adds	r3, #1
 8010a9a:	b29b      	uxth	r3, r3
 8010a9c:	005b      	lsls	r3, r3, #1
 8010a9e:	b29a      	uxth	r2, r3
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010aa4:	7dfb      	ldrb	r3, [r7, #23]
 8010aa6:	68ba      	ldr	r2, [r7, #8]
 8010aa8:	4413      	add	r3, r2
 8010aaa:	687a      	ldr	r2, [r7, #4]
 8010aac:	7812      	ldrb	r2, [r2, #0]
 8010aae:	701a      	strb	r2, [r3, #0]
  idx++;
 8010ab0:	7dfb      	ldrb	r3, [r7, #23]
 8010ab2:	3301      	adds	r3, #1
 8010ab4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010ab6:	7dfb      	ldrb	r3, [r7, #23]
 8010ab8:	68ba      	ldr	r2, [r7, #8]
 8010aba:	4413      	add	r3, r2
 8010abc:	2203      	movs	r2, #3
 8010abe:	701a      	strb	r2, [r3, #0]
  idx++;
 8010ac0:	7dfb      	ldrb	r3, [r7, #23]
 8010ac2:	3301      	adds	r3, #1
 8010ac4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010ac6:	e013      	b.n	8010af0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010ac8:	7dfb      	ldrb	r3, [r7, #23]
 8010aca:	68ba      	ldr	r2, [r7, #8]
 8010acc:	4413      	add	r3, r2
 8010ace:	693a      	ldr	r2, [r7, #16]
 8010ad0:	7812      	ldrb	r2, [r2, #0]
 8010ad2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010ad4:	693b      	ldr	r3, [r7, #16]
 8010ad6:	3301      	adds	r3, #1
 8010ad8:	613b      	str	r3, [r7, #16]
    idx++;
 8010ada:	7dfb      	ldrb	r3, [r7, #23]
 8010adc:	3301      	adds	r3, #1
 8010ade:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010ae0:	7dfb      	ldrb	r3, [r7, #23]
 8010ae2:	68ba      	ldr	r2, [r7, #8]
 8010ae4:	4413      	add	r3, r2
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	701a      	strb	r2, [r3, #0]
    idx++;
 8010aea:	7dfb      	ldrb	r3, [r7, #23]
 8010aec:	3301      	adds	r3, #1
 8010aee:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010af0:	693b      	ldr	r3, [r7, #16]
 8010af2:	781b      	ldrb	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d1e7      	bne.n	8010ac8 <USBD_GetString+0x52>
 8010af8:	e000      	b.n	8010afc <USBD_GetString+0x86>
    return;
 8010afa:	bf00      	nop
  }
}
 8010afc:	3718      	adds	r7, #24
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}

08010b02 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010b02:	b480      	push	{r7}
 8010b04:	b085      	sub	sp, #20
 8010b06:	af00      	add	r7, sp, #0
 8010b08:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010b12:	e005      	b.n	8010b20 <USBD_GetLen+0x1e>
  {
    len++;
 8010b14:	7bfb      	ldrb	r3, [r7, #15]
 8010b16:	3301      	adds	r3, #1
 8010b18:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010b1a:	68bb      	ldr	r3, [r7, #8]
 8010b1c:	3301      	adds	r3, #1
 8010b1e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010b20:	68bb      	ldr	r3, [r7, #8]
 8010b22:	781b      	ldrb	r3, [r3, #0]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d1f5      	bne.n	8010b14 <USBD_GetLen+0x12>
  }

  return len;
 8010b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	3714      	adds	r7, #20
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b34:	4770      	bx	lr

08010b36 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010b36:	b580      	push	{r7, lr}
 8010b38:	b084      	sub	sp, #16
 8010b3a:	af00      	add	r7, sp, #0
 8010b3c:	60f8      	str	r0, [r7, #12]
 8010b3e:	60b9      	str	r1, [r7, #8]
 8010b40:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	2202      	movs	r2, #2
 8010b46:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	687a      	ldr	r2, [r7, #4]
 8010b4e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	687a      	ldr	r2, [r7, #4]
 8010b54:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	68ba      	ldr	r2, [r7, #8]
 8010b5a:	2100      	movs	r1, #0
 8010b5c:	68f8      	ldr	r0, [r7, #12]
 8010b5e:	f000 fd8a 	bl	8011676 <USBD_LL_Transmit>

  return USBD_OK;
 8010b62:	2300      	movs	r3, #0
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	3710      	adds	r7, #16
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}

08010b6c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b084      	sub	sp, #16
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	60f8      	str	r0, [r7, #12]
 8010b74:	60b9      	str	r1, [r7, #8]
 8010b76:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	68ba      	ldr	r2, [r7, #8]
 8010b7c:	2100      	movs	r1, #0
 8010b7e:	68f8      	ldr	r0, [r7, #12]
 8010b80:	f000 fd79 	bl	8011676 <USBD_LL_Transmit>

  return USBD_OK;
 8010b84:	2300      	movs	r3, #0
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3710      	adds	r7, #16
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}

08010b8e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010b8e:	b580      	push	{r7, lr}
 8010b90:	b084      	sub	sp, #16
 8010b92:	af00      	add	r7, sp, #0
 8010b94:	60f8      	str	r0, [r7, #12]
 8010b96:	60b9      	str	r1, [r7, #8]
 8010b98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	2203      	movs	r2, #3
 8010b9e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	687a      	ldr	r2, [r7, #4]
 8010ba6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	687a      	ldr	r2, [r7, #4]
 8010bae:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	68ba      	ldr	r2, [r7, #8]
 8010bb6:	2100      	movs	r1, #0
 8010bb8:	68f8      	ldr	r0, [r7, #12]
 8010bba:	f000 fd7d 	bl	80116b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010bbe:	2300      	movs	r3, #0
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	3710      	adds	r7, #16
 8010bc4:	46bd      	mov	sp, r7
 8010bc6:	bd80      	pop	{r7, pc}

08010bc8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b084      	sub	sp, #16
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	60f8      	str	r0, [r7, #12]
 8010bd0:	60b9      	str	r1, [r7, #8]
 8010bd2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	68ba      	ldr	r2, [r7, #8]
 8010bd8:	2100      	movs	r1, #0
 8010bda:	68f8      	ldr	r0, [r7, #12]
 8010bdc:	f000 fd6c 	bl	80116b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010be0:	2300      	movs	r3, #0
}
 8010be2:	4618      	mov	r0, r3
 8010be4:	3710      	adds	r7, #16
 8010be6:	46bd      	mov	sp, r7
 8010be8:	bd80      	pop	{r7, pc}

08010bea <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010bea:	b580      	push	{r7, lr}
 8010bec:	b082      	sub	sp, #8
 8010bee:	af00      	add	r7, sp, #0
 8010bf0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	2204      	movs	r2, #4
 8010bf6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	2100      	movs	r1, #0
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f000 fd38 	bl	8011676 <USBD_LL_Transmit>

  return USBD_OK;
 8010c06:	2300      	movs	r3, #0
}
 8010c08:	4618      	mov	r0, r3
 8010c0a:	3708      	adds	r7, #8
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	bd80      	pop	{r7, pc}

08010c10 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b082      	sub	sp, #8
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	2205      	movs	r2, #5
 8010c1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010c20:	2300      	movs	r3, #0
 8010c22:	2200      	movs	r2, #0
 8010c24:	2100      	movs	r1, #0
 8010c26:	6878      	ldr	r0, [r7, #4]
 8010c28:	f000 fd46 	bl	80116b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010c2c:	2300      	movs	r3, #0
}
 8010c2e:	4618      	mov	r0, r3
 8010c30:	3708      	adds	r7, #8
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}
	...

08010c38 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	4912      	ldr	r1, [pc, #72]	; (8010c88 <MX_USB_DEVICE_Init+0x50>)
 8010c40:	4812      	ldr	r0, [pc, #72]	; (8010c8c <MX_USB_DEVICE_Init+0x54>)
 8010c42:	f7fe fef3 	bl	800fa2c <USBD_Init>
 8010c46:	4603      	mov	r3, r0
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d001      	beq.n	8010c50 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010c4c:	f7f2 fe94 	bl	8003978 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010c50:	490f      	ldr	r1, [pc, #60]	; (8010c90 <MX_USB_DEVICE_Init+0x58>)
 8010c52:	480e      	ldr	r0, [pc, #56]	; (8010c8c <MX_USB_DEVICE_Init+0x54>)
 8010c54:	f7fe ff20 	bl	800fa98 <USBD_RegisterClass>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d001      	beq.n	8010c62 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010c5e:	f7f2 fe8b 	bl	8003978 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010c62:	490c      	ldr	r1, [pc, #48]	; (8010c94 <MX_USB_DEVICE_Init+0x5c>)
 8010c64:	4809      	ldr	r0, [pc, #36]	; (8010c8c <MX_USB_DEVICE_Init+0x54>)
 8010c66:	f7fe fe45 	bl	800f8f4 <USBD_CDC_RegisterInterface>
 8010c6a:	4603      	mov	r3, r0
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d001      	beq.n	8010c74 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010c70:	f7f2 fe82 	bl	8003978 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010c74:	4805      	ldr	r0, [pc, #20]	; (8010c8c <MX_USB_DEVICE_Init+0x54>)
 8010c76:	f7fe ff30 	bl	800fada <USBD_Start>
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d001      	beq.n	8010c84 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010c80:	f7f2 fe7a 	bl	8003978 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010c84:	bf00      	nop
 8010c86:	bd80      	pop	{r7, pc}
 8010c88:	2000019c 	.word	0x2000019c
 8010c8c:	20000b10 	.word	0x20000b10
 8010c90:	20000084 	.word	0x20000084
 8010c94:	20000188 	.word	0x20000188

08010c98 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8010c98:	b480      	push	{r7}
 8010c9a:	b083      	sub	sp, #12
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010ca0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010ca4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8010ca8:	f003 0301 	and.w	r3, r3, #1
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d013      	beq.n	8010cd8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8010cb0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010cb4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010cb8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d00b      	beq.n	8010cd8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8010cc0:	e000      	b.n	8010cc4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8010cc2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010cc4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d0f9      	beq.n	8010cc2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8010cce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	b2d2      	uxtb	r2, r2
 8010cd6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8010cd8:	687b      	ldr	r3, [r7, #4]
}
 8010cda:	4618      	mov	r0, r3
 8010cdc:	370c      	adds	r7, #12
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce4:	4770      	bx	lr

08010ce6 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8010ce6:	b580      	push	{r7, lr}
 8010ce8:	b084      	sub	sp, #16
 8010cea:	af00      	add	r7, sp, #0
 8010cec:	6078      	str	r0, [r7, #4]
 8010cee:	460b      	mov	r3, r1
 8010cf0:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	81fb      	strh	r3, [r7, #14]
 8010cf6:	e007      	b.n	8010d08 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7ff ffcb 	bl	8010c98 <ITM_SendChar>
	for(i=0; i<len; i++){
 8010d02:	89fb      	ldrh	r3, [r7, #14]
 8010d04:	3301      	adds	r3, #1
 8010d06:	81fb      	strh	r3, [r7, #14]
 8010d08:	89fa      	ldrh	r2, [r7, #14]
 8010d0a:	887b      	ldrh	r3, [r7, #2]
 8010d0c:	429a      	cmp	r2, r3
 8010d0e:	d3f3      	bcc.n	8010cf8 <Debug_write+0x12>
	}
	return i;
 8010d10:	89fb      	ldrh	r3, [r7, #14]
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3710      	adds	r7, #16
 8010d16:	46bd      	mov	sp, r7
 8010d18:	bd80      	pop	{r7, pc}
	...

08010d1c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010d20:	2200      	movs	r2, #0
 8010d22:	4905      	ldr	r1, [pc, #20]	; (8010d38 <CDC_Init_FS+0x1c>)
 8010d24:	4805      	ldr	r0, [pc, #20]	; (8010d3c <CDC_Init_FS+0x20>)
 8010d26:	f7fe fdfa 	bl	800f91e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010d2a:	4905      	ldr	r1, [pc, #20]	; (8010d40 <CDC_Init_FS+0x24>)
 8010d2c:	4803      	ldr	r0, [pc, #12]	; (8010d3c <CDC_Init_FS+0x20>)
 8010d2e:	f7fe fe0f 	bl	800f950 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010d32:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	bd80      	pop	{r7, pc}
 8010d38:	200015e0 	.word	0x200015e0
 8010d3c:	20000b10 	.word	0x20000b10
 8010d40:	20000de0 	.word	0x20000de0

08010d44 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010d44:	b480      	push	{r7}
 8010d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010d48:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d52:	4770      	bx	lr

08010d54 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010d54:	b480      	push	{r7}
 8010d56:	b083      	sub	sp, #12
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	6039      	str	r1, [r7, #0]
 8010d5e:	71fb      	strb	r3, [r7, #7]
 8010d60:	4613      	mov	r3, r2
 8010d62:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010d64:	79fb      	ldrb	r3, [r7, #7]
 8010d66:	2b23      	cmp	r3, #35	; 0x23
 8010d68:	f200 808c 	bhi.w	8010e84 <CDC_Control_FS+0x130>
 8010d6c:	a201      	add	r2, pc, #4	; (adr r2, 8010d74 <CDC_Control_FS+0x20>)
 8010d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d72:	bf00      	nop
 8010d74:	08010e85 	.word	0x08010e85
 8010d78:	08010e85 	.word	0x08010e85
 8010d7c:	08010e85 	.word	0x08010e85
 8010d80:	08010e85 	.word	0x08010e85
 8010d84:	08010e85 	.word	0x08010e85
 8010d88:	08010e85 	.word	0x08010e85
 8010d8c:	08010e85 	.word	0x08010e85
 8010d90:	08010e85 	.word	0x08010e85
 8010d94:	08010e85 	.word	0x08010e85
 8010d98:	08010e85 	.word	0x08010e85
 8010d9c:	08010e85 	.word	0x08010e85
 8010da0:	08010e85 	.word	0x08010e85
 8010da4:	08010e85 	.word	0x08010e85
 8010da8:	08010e85 	.word	0x08010e85
 8010dac:	08010e85 	.word	0x08010e85
 8010db0:	08010e85 	.word	0x08010e85
 8010db4:	08010e85 	.word	0x08010e85
 8010db8:	08010e85 	.word	0x08010e85
 8010dbc:	08010e85 	.word	0x08010e85
 8010dc0:	08010e85 	.word	0x08010e85
 8010dc4:	08010e85 	.word	0x08010e85
 8010dc8:	08010e85 	.word	0x08010e85
 8010dcc:	08010e85 	.word	0x08010e85
 8010dd0:	08010e85 	.word	0x08010e85
 8010dd4:	08010e85 	.word	0x08010e85
 8010dd8:	08010e85 	.word	0x08010e85
 8010ddc:	08010e85 	.word	0x08010e85
 8010de0:	08010e85 	.word	0x08010e85
 8010de4:	08010e85 	.word	0x08010e85
 8010de8:	08010e85 	.word	0x08010e85
 8010dec:	08010e85 	.word	0x08010e85
 8010df0:	08010e85 	.word	0x08010e85
 8010df4:	08010e05 	.word	0x08010e05
 8010df8:	08010e3f 	.word	0x08010e3f
 8010dfc:	08010e85 	.word	0x08010e85
 8010e00:	08010e85 	.word	0x08010e85
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 8010e04:	683b      	ldr	r3, [r7, #0]
 8010e06:	781a      	ldrb	r2, [r3, #0]
 8010e08:	4b22      	ldr	r3, [pc, #136]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e0a:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 8010e0c:	683b      	ldr	r3, [r7, #0]
 8010e0e:	785a      	ldrb	r2, [r3, #1]
 8010e10:	4b20      	ldr	r3, [pc, #128]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e12:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	789a      	ldrb	r2, [r3, #2]
 8010e18:	4b1e      	ldr	r3, [pc, #120]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e1a:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 8010e1c:	683b      	ldr	r3, [r7, #0]
 8010e1e:	78da      	ldrb	r2, [r3, #3]
 8010e20:	4b1c      	ldr	r3, [pc, #112]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e22:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8010e24:	683b      	ldr	r3, [r7, #0]
 8010e26:	791a      	ldrb	r2, [r3, #4]
 8010e28:	4b1a      	ldr	r3, [pc, #104]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e2a:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 8010e2c:	683b      	ldr	r3, [r7, #0]
 8010e2e:	795a      	ldrb	r2, [r3, #5]
 8010e30:	4b18      	ldr	r3, [pc, #96]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e32:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8010e34:	683b      	ldr	r3, [r7, #0]
 8010e36:	799a      	ldrb	r2, [r3, #6]
 8010e38:	4b16      	ldr	r3, [pc, #88]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e3a:	719a      	strb	r2, [r3, #6]
    break;
 8010e3c:	e023      	b.n	8010e86 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 8010e3e:	4b15      	ldr	r3, [pc, #84]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e40:	781a      	ldrb	r2, [r3, #0]
 8010e42:	683b      	ldr	r3, [r7, #0]
 8010e44:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 8010e46:	683b      	ldr	r3, [r7, #0]
 8010e48:	3301      	adds	r3, #1
 8010e4a:	4a12      	ldr	r2, [pc, #72]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e4c:	7852      	ldrb	r2, [r2, #1]
 8010e4e:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 8010e50:	683b      	ldr	r3, [r7, #0]
 8010e52:	3302      	adds	r3, #2
 8010e54:	4a0f      	ldr	r2, [pc, #60]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e56:	7892      	ldrb	r2, [r2, #2]
 8010e58:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 8010e5a:	683b      	ldr	r3, [r7, #0]
 8010e5c:	3303      	adds	r3, #3
 8010e5e:	4a0d      	ldr	r2, [pc, #52]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e60:	78d2      	ldrb	r2, [r2, #3]
 8010e62:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 8010e64:	683b      	ldr	r3, [r7, #0]
 8010e66:	3304      	adds	r3, #4
 8010e68:	4a0a      	ldr	r2, [pc, #40]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e6a:	7912      	ldrb	r2, [r2, #4]
 8010e6c:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	3305      	adds	r3, #5
 8010e72:	4a08      	ldr	r2, [pc, #32]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e74:	7952      	ldrb	r2, [r2, #5]
 8010e76:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	3306      	adds	r3, #6
 8010e7c:	4a05      	ldr	r2, [pc, #20]	; (8010e94 <CDC_Control_FS+0x140>)
 8010e7e:	7992      	ldrb	r2, [r2, #6]
 8010e80:	701a      	strb	r2, [r3, #0]
    break;
 8010e82:	e000      	b.n	8010e86 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010e84:	bf00      	nop
  }

  return (USBD_OK);
 8010e86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010e88:	4618      	mov	r0, r3
 8010e8a:	370c      	adds	r7, #12
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e92:	4770      	bx	lr
 8010e94:	20001de0 	.word	0x20001de0

08010e98 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010e98:	b580      	push	{r7, lr}
 8010e9a:	b082      	sub	sp, #8
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
 8010ea0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010ea2:	6879      	ldr	r1, [r7, #4]
 8010ea4:	480a      	ldr	r0, [pc, #40]	; (8010ed0 <CDC_Receive_FS+0x38>)
 8010ea6:	f7fe fd53 	bl	800f950 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010eaa:	4809      	ldr	r0, [pc, #36]	; (8010ed0 <CDC_Receive_FS+0x38>)
 8010eac:	f7fe fd94 	bl	800f9d8 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 8010eb0:	683b      	ldr	r3, [r7, #0]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	b29b      	uxth	r3, r3
 8010eb6:	4619      	mov	r1, r3
 8010eb8:	6878      	ldr	r0, [r7, #4]
 8010eba:	f000 f80d 	bl	8010ed8 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 8010ebe:	2107      	movs	r1, #7
 8010ec0:	4804      	ldr	r0, [pc, #16]	; (8010ed4 <CDC_Receive_FS+0x3c>)
 8010ec2:	f7ff ff10 	bl	8010ce6 <Debug_write>
  return (USBD_OK);
 8010ec6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010ec8:	4618      	mov	r0, r3
 8010eca:	3708      	adds	r7, #8
 8010ecc:	46bd      	mov	sp, r7
 8010ece:	bd80      	pop	{r7, pc}
 8010ed0:	20000b10 	.word	0x20000b10
 8010ed4:	08012c0c 	.word	0x08012c0c

08010ed8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b084      	sub	sp, #16
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]
 8010ee0:	460b      	mov	r3, r1
 8010ee2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010ee4:	2300      	movs	r3, #0
 8010ee6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010ee8:	4b0d      	ldr	r3, [pc, #52]	; (8010f20 <CDC_Transmit_FS+0x48>)
 8010eea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010eee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010ef0:	68bb      	ldr	r3, [r7, #8]
 8010ef2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d001      	beq.n	8010efe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010efa:	2301      	movs	r3, #1
 8010efc:	e00b      	b.n	8010f16 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010efe:	887b      	ldrh	r3, [r7, #2]
 8010f00:	461a      	mov	r2, r3
 8010f02:	6879      	ldr	r1, [r7, #4]
 8010f04:	4806      	ldr	r0, [pc, #24]	; (8010f20 <CDC_Transmit_FS+0x48>)
 8010f06:	f7fe fd0a 	bl	800f91e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010f0a:	4805      	ldr	r0, [pc, #20]	; (8010f20 <CDC_Transmit_FS+0x48>)
 8010f0c:	f7fe fd34 	bl	800f978 <USBD_CDC_TransmitPacket>
 8010f10:	4603      	mov	r3, r0
 8010f12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	3710      	adds	r7, #16
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	bd80      	pop	{r7, pc}
 8010f1e:	bf00      	nop
 8010f20:	20000b10 	.word	0x20000b10

08010f24 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010f24:	b480      	push	{r7}
 8010f26:	b087      	sub	sp, #28
 8010f28:	af00      	add	r7, sp, #0
 8010f2a:	60f8      	str	r0, [r7, #12]
 8010f2c:	60b9      	str	r1, [r7, #8]
 8010f2e:	4613      	mov	r3, r2
 8010f30:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010f32:	2300      	movs	r3, #0
 8010f34:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010f36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	371c      	adds	r7, #28
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f44:	4770      	bx	lr
	...

08010f48 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f48:	b480      	push	{r7}
 8010f4a:	b083      	sub	sp, #12
 8010f4c:	af00      	add	r7, sp, #0
 8010f4e:	4603      	mov	r3, r0
 8010f50:	6039      	str	r1, [r7, #0]
 8010f52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	2212      	movs	r2, #18
 8010f58:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010f5a:	4b03      	ldr	r3, [pc, #12]	; (8010f68 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010f5c:	4618      	mov	r0, r3
 8010f5e:	370c      	adds	r7, #12
 8010f60:	46bd      	mov	sp, r7
 8010f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f66:	4770      	bx	lr
 8010f68:	200001b8 	.word	0x200001b8

08010f6c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f6c:	b480      	push	{r7}
 8010f6e:	b083      	sub	sp, #12
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	4603      	mov	r3, r0
 8010f74:	6039      	str	r1, [r7, #0]
 8010f76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	2204      	movs	r2, #4
 8010f7c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010f7e:	4b03      	ldr	r3, [pc, #12]	; (8010f8c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010f80:	4618      	mov	r0, r3
 8010f82:	370c      	adds	r7, #12
 8010f84:	46bd      	mov	sp, r7
 8010f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8a:	4770      	bx	lr
 8010f8c:	200001cc 	.word	0x200001cc

08010f90 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b082      	sub	sp, #8
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	4603      	mov	r3, r0
 8010f98:	6039      	str	r1, [r7, #0]
 8010f9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010f9c:	79fb      	ldrb	r3, [r7, #7]
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d105      	bne.n	8010fae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fa2:	683a      	ldr	r2, [r7, #0]
 8010fa4:	4907      	ldr	r1, [pc, #28]	; (8010fc4 <USBD_FS_ProductStrDescriptor+0x34>)
 8010fa6:	4808      	ldr	r0, [pc, #32]	; (8010fc8 <USBD_FS_ProductStrDescriptor+0x38>)
 8010fa8:	f7ff fd65 	bl	8010a76 <USBD_GetString>
 8010fac:	e004      	b.n	8010fb8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fae:	683a      	ldr	r2, [r7, #0]
 8010fb0:	4904      	ldr	r1, [pc, #16]	; (8010fc4 <USBD_FS_ProductStrDescriptor+0x34>)
 8010fb2:	4805      	ldr	r0, [pc, #20]	; (8010fc8 <USBD_FS_ProductStrDescriptor+0x38>)
 8010fb4:	f7ff fd5f 	bl	8010a76 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010fb8:	4b02      	ldr	r3, [pc, #8]	; (8010fc4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010fba:	4618      	mov	r0, r3
 8010fbc:	3708      	adds	r7, #8
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}
 8010fc2:	bf00      	nop
 8010fc4:	20001de8 	.word	0x20001de8
 8010fc8:	08012c14 	.word	0x08012c14

08010fcc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b082      	sub	sp, #8
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	4603      	mov	r3, r0
 8010fd4:	6039      	str	r1, [r7, #0]
 8010fd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010fd8:	683a      	ldr	r2, [r7, #0]
 8010fda:	4904      	ldr	r1, [pc, #16]	; (8010fec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010fdc:	4804      	ldr	r0, [pc, #16]	; (8010ff0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010fde:	f7ff fd4a 	bl	8010a76 <USBD_GetString>
  return USBD_StrDesc;
 8010fe2:	4b02      	ldr	r3, [pc, #8]	; (8010fec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	3708      	adds	r7, #8
 8010fe8:	46bd      	mov	sp, r7
 8010fea:	bd80      	pop	{r7, pc}
 8010fec:	20001de8 	.word	0x20001de8
 8010ff0:	08012c2c 	.word	0x08012c2c

08010ff4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b082      	sub	sp, #8
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	6039      	str	r1, [r7, #0]
 8010ffe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	221a      	movs	r2, #26
 8011004:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011006:	f000 f843 	bl	8011090 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801100a:	4b02      	ldr	r3, [pc, #8]	; (8011014 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801100c:	4618      	mov	r0, r3
 801100e:	3708      	adds	r7, #8
 8011010:	46bd      	mov	sp, r7
 8011012:	bd80      	pop	{r7, pc}
 8011014:	200001d0 	.word	0x200001d0

08011018 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b082      	sub	sp, #8
 801101c:	af00      	add	r7, sp, #0
 801101e:	4603      	mov	r3, r0
 8011020:	6039      	str	r1, [r7, #0]
 8011022:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011024:	79fb      	ldrb	r3, [r7, #7]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d105      	bne.n	8011036 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801102a:	683a      	ldr	r2, [r7, #0]
 801102c:	4907      	ldr	r1, [pc, #28]	; (801104c <USBD_FS_ConfigStrDescriptor+0x34>)
 801102e:	4808      	ldr	r0, [pc, #32]	; (8011050 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011030:	f7ff fd21 	bl	8010a76 <USBD_GetString>
 8011034:	e004      	b.n	8011040 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011036:	683a      	ldr	r2, [r7, #0]
 8011038:	4904      	ldr	r1, [pc, #16]	; (801104c <USBD_FS_ConfigStrDescriptor+0x34>)
 801103a:	4805      	ldr	r0, [pc, #20]	; (8011050 <USBD_FS_ConfigStrDescriptor+0x38>)
 801103c:	f7ff fd1b 	bl	8010a76 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011040:	4b02      	ldr	r3, [pc, #8]	; (801104c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011042:	4618      	mov	r0, r3
 8011044:	3708      	adds	r7, #8
 8011046:	46bd      	mov	sp, r7
 8011048:	bd80      	pop	{r7, pc}
 801104a:	bf00      	nop
 801104c:	20001de8 	.word	0x20001de8
 8011050:	08012c40 	.word	0x08012c40

08011054 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b082      	sub	sp, #8
 8011058:	af00      	add	r7, sp, #0
 801105a:	4603      	mov	r3, r0
 801105c:	6039      	str	r1, [r7, #0]
 801105e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011060:	79fb      	ldrb	r3, [r7, #7]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d105      	bne.n	8011072 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011066:	683a      	ldr	r2, [r7, #0]
 8011068:	4907      	ldr	r1, [pc, #28]	; (8011088 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801106a:	4808      	ldr	r0, [pc, #32]	; (801108c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801106c:	f7ff fd03 	bl	8010a76 <USBD_GetString>
 8011070:	e004      	b.n	801107c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011072:	683a      	ldr	r2, [r7, #0]
 8011074:	4904      	ldr	r1, [pc, #16]	; (8011088 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011076:	4805      	ldr	r0, [pc, #20]	; (801108c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011078:	f7ff fcfd 	bl	8010a76 <USBD_GetString>
  }
  return USBD_StrDesc;
 801107c:	4b02      	ldr	r3, [pc, #8]	; (8011088 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801107e:	4618      	mov	r0, r3
 8011080:	3708      	adds	r7, #8
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}
 8011086:	bf00      	nop
 8011088:	20001de8 	.word	0x20001de8
 801108c:	08012c4c 	.word	0x08012c4c

08011090 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b084      	sub	sp, #16
 8011094:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011096:	4b0f      	ldr	r3, [pc, #60]	; (80110d4 <Get_SerialNum+0x44>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801109c:	4b0e      	ldr	r3, [pc, #56]	; (80110d8 <Get_SerialNum+0x48>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80110a2:	4b0e      	ldr	r3, [pc, #56]	; (80110dc <Get_SerialNum+0x4c>)
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80110a8:	68fa      	ldr	r2, [r7, #12]
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	4413      	add	r3, r2
 80110ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d009      	beq.n	80110ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80110b6:	2208      	movs	r2, #8
 80110b8:	4909      	ldr	r1, [pc, #36]	; (80110e0 <Get_SerialNum+0x50>)
 80110ba:	68f8      	ldr	r0, [r7, #12]
 80110bc:	f000 f814 	bl	80110e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80110c0:	2204      	movs	r2, #4
 80110c2:	4908      	ldr	r1, [pc, #32]	; (80110e4 <Get_SerialNum+0x54>)
 80110c4:	68b8      	ldr	r0, [r7, #8]
 80110c6:	f000 f80f 	bl	80110e8 <IntToUnicode>
  }
}
 80110ca:	bf00      	nop
 80110cc:	3710      	adds	r7, #16
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
 80110d2:	bf00      	nop
 80110d4:	1fff7a10 	.word	0x1fff7a10
 80110d8:	1fff7a14 	.word	0x1fff7a14
 80110dc:	1fff7a18 	.word	0x1fff7a18
 80110e0:	200001d2 	.word	0x200001d2
 80110e4:	200001e2 	.word	0x200001e2

080110e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80110e8:	b480      	push	{r7}
 80110ea:	b087      	sub	sp, #28
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	60f8      	str	r0, [r7, #12]
 80110f0:	60b9      	str	r1, [r7, #8]
 80110f2:	4613      	mov	r3, r2
 80110f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80110f6:	2300      	movs	r3, #0
 80110f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80110fa:	2300      	movs	r3, #0
 80110fc:	75fb      	strb	r3, [r7, #23]
 80110fe:	e027      	b.n	8011150 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	0f1b      	lsrs	r3, r3, #28
 8011104:	2b09      	cmp	r3, #9
 8011106:	d80b      	bhi.n	8011120 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	0f1b      	lsrs	r3, r3, #28
 801110c:	b2da      	uxtb	r2, r3
 801110e:	7dfb      	ldrb	r3, [r7, #23]
 8011110:	005b      	lsls	r3, r3, #1
 8011112:	4619      	mov	r1, r3
 8011114:	68bb      	ldr	r3, [r7, #8]
 8011116:	440b      	add	r3, r1
 8011118:	3230      	adds	r2, #48	; 0x30
 801111a:	b2d2      	uxtb	r2, r2
 801111c:	701a      	strb	r2, [r3, #0]
 801111e:	e00a      	b.n	8011136 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	0f1b      	lsrs	r3, r3, #28
 8011124:	b2da      	uxtb	r2, r3
 8011126:	7dfb      	ldrb	r3, [r7, #23]
 8011128:	005b      	lsls	r3, r3, #1
 801112a:	4619      	mov	r1, r3
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	440b      	add	r3, r1
 8011130:	3237      	adds	r2, #55	; 0x37
 8011132:	b2d2      	uxtb	r2, r2
 8011134:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	011b      	lsls	r3, r3, #4
 801113a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801113c:	7dfb      	ldrb	r3, [r7, #23]
 801113e:	005b      	lsls	r3, r3, #1
 8011140:	3301      	adds	r3, #1
 8011142:	68ba      	ldr	r2, [r7, #8]
 8011144:	4413      	add	r3, r2
 8011146:	2200      	movs	r2, #0
 8011148:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801114a:	7dfb      	ldrb	r3, [r7, #23]
 801114c:	3301      	adds	r3, #1
 801114e:	75fb      	strb	r3, [r7, #23]
 8011150:	7dfa      	ldrb	r2, [r7, #23]
 8011152:	79fb      	ldrb	r3, [r7, #7]
 8011154:	429a      	cmp	r2, r3
 8011156:	d3d3      	bcc.n	8011100 <IntToUnicode+0x18>
  }
}
 8011158:	bf00      	nop
 801115a:	371c      	adds	r7, #28
 801115c:	46bd      	mov	sp, r7
 801115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011162:	4770      	bx	lr

08011164 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b08a      	sub	sp, #40	; 0x28
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801116c:	f107 0314 	add.w	r3, r7, #20
 8011170:	2200      	movs	r2, #0
 8011172:	601a      	str	r2, [r3, #0]
 8011174:	605a      	str	r2, [r3, #4]
 8011176:	609a      	str	r2, [r3, #8]
 8011178:	60da      	str	r2, [r3, #12]
 801117a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011184:	d147      	bne.n	8011216 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011186:	2300      	movs	r3, #0
 8011188:	613b      	str	r3, [r7, #16]
 801118a:	4b25      	ldr	r3, [pc, #148]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 801118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801118e:	4a24      	ldr	r2, [pc, #144]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 8011190:	f043 0301 	orr.w	r3, r3, #1
 8011194:	6313      	str	r3, [r2, #48]	; 0x30
 8011196:	4b22      	ldr	r3, [pc, #136]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 8011198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801119a:	f003 0301 	and.w	r3, r3, #1
 801119e:	613b      	str	r3, [r7, #16]
 80111a0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80111a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80111a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80111a8:	2300      	movs	r3, #0
 80111aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111ac:	2300      	movs	r3, #0
 80111ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80111b0:	f107 0314 	add.w	r3, r7, #20
 80111b4:	4619      	mov	r1, r3
 80111b6:	481b      	ldr	r0, [pc, #108]	; (8011224 <HAL_PCD_MspInit+0xc0>)
 80111b8:	f7f5 fa70 	bl	800669c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80111bc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80111c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111c2:	2302      	movs	r3, #2
 80111c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111c6:	2300      	movs	r3, #0
 80111c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111ca:	2303      	movs	r3, #3
 80111cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80111ce:	230a      	movs	r3, #10
 80111d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80111d2:	f107 0314 	add.w	r3, r7, #20
 80111d6:	4619      	mov	r1, r3
 80111d8:	4812      	ldr	r0, [pc, #72]	; (8011224 <HAL_PCD_MspInit+0xc0>)
 80111da:	f7f5 fa5f 	bl	800669c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80111de:	4b10      	ldr	r3, [pc, #64]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 80111e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111e2:	4a0f      	ldr	r2, [pc, #60]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 80111e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111e8:	6353      	str	r3, [r2, #52]	; 0x34
 80111ea:	2300      	movs	r3, #0
 80111ec:	60fb      	str	r3, [r7, #12]
 80111ee:	4b0c      	ldr	r3, [pc, #48]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 80111f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111f2:	4a0b      	ldr	r2, [pc, #44]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 80111f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80111f8:	6453      	str	r3, [r2, #68]	; 0x44
 80111fa:	4b09      	ldr	r3, [pc, #36]	; (8011220 <HAL_PCD_MspInit+0xbc>)
 80111fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011202:	60fb      	str	r3, [r7, #12]
 8011204:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011206:	2200      	movs	r2, #0
 8011208:	2100      	movs	r1, #0
 801120a:	2043      	movs	r0, #67	; 0x43
 801120c:	f7f4 fa23 	bl	8005656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011210:	2043      	movs	r0, #67	; 0x43
 8011212:	f7f4 fa3c 	bl	800568e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011216:	bf00      	nop
 8011218:	3728      	adds	r7, #40	; 0x28
 801121a:	46bd      	mov	sp, r7
 801121c:	bd80      	pop	{r7, pc}
 801121e:	bf00      	nop
 8011220:	40023800 	.word	0x40023800
 8011224:	40020000 	.word	0x40020000

08011228 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011228:	b580      	push	{r7, lr}
 801122a:	b082      	sub	sp, #8
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801123c:	4619      	mov	r1, r3
 801123e:	4610      	mov	r0, r2
 8011240:	f7fe fc96 	bl	800fb70 <USBD_LL_SetupStage>
}
 8011244:	bf00      	nop
 8011246:	3708      	adds	r7, #8
 8011248:	46bd      	mov	sp, r7
 801124a:	bd80      	pop	{r7, pc}

0801124c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b082      	sub	sp, #8
 8011250:	af00      	add	r7, sp, #0
 8011252:	6078      	str	r0, [r7, #4]
 8011254:	460b      	mov	r3, r1
 8011256:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801125e:	78fa      	ldrb	r2, [r7, #3]
 8011260:	6879      	ldr	r1, [r7, #4]
 8011262:	4613      	mov	r3, r2
 8011264:	00db      	lsls	r3, r3, #3
 8011266:	1a9b      	subs	r3, r3, r2
 8011268:	009b      	lsls	r3, r3, #2
 801126a:	440b      	add	r3, r1
 801126c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011270:	681a      	ldr	r2, [r3, #0]
 8011272:	78fb      	ldrb	r3, [r7, #3]
 8011274:	4619      	mov	r1, r3
 8011276:	f7fe fcce 	bl	800fc16 <USBD_LL_DataOutStage>
}
 801127a:	bf00      	nop
 801127c:	3708      	adds	r7, #8
 801127e:	46bd      	mov	sp, r7
 8011280:	bd80      	pop	{r7, pc}

08011282 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011282:	b580      	push	{r7, lr}
 8011284:	b082      	sub	sp, #8
 8011286:	af00      	add	r7, sp, #0
 8011288:	6078      	str	r0, [r7, #4]
 801128a:	460b      	mov	r3, r1
 801128c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011294:	78fa      	ldrb	r2, [r7, #3]
 8011296:	6879      	ldr	r1, [r7, #4]
 8011298:	4613      	mov	r3, r2
 801129a:	00db      	lsls	r3, r3, #3
 801129c:	1a9b      	subs	r3, r3, r2
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	440b      	add	r3, r1
 80112a2:	3348      	adds	r3, #72	; 0x48
 80112a4:	681a      	ldr	r2, [r3, #0]
 80112a6:	78fb      	ldrb	r3, [r7, #3]
 80112a8:	4619      	mov	r1, r3
 80112aa:	f7fe fd17 	bl	800fcdc <USBD_LL_DataInStage>
}
 80112ae:	bf00      	nop
 80112b0:	3708      	adds	r7, #8
 80112b2:	46bd      	mov	sp, r7
 80112b4:	bd80      	pop	{r7, pc}

080112b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112b6:	b580      	push	{r7, lr}
 80112b8:	b082      	sub	sp, #8
 80112ba:	af00      	add	r7, sp, #0
 80112bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80112c4:	4618      	mov	r0, r3
 80112c6:	f7fe fe1b 	bl	800ff00 <USBD_LL_SOF>
}
 80112ca:	bf00      	nop
 80112cc:	3708      	adds	r7, #8
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}

080112d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112d2:	b580      	push	{r7, lr}
 80112d4:	b084      	sub	sp, #16
 80112d6:	af00      	add	r7, sp, #0
 80112d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80112da:	2301      	movs	r3, #1
 80112dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	68db      	ldr	r3, [r3, #12]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d102      	bne.n	80112ec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80112e6:	2300      	movs	r3, #0
 80112e8:	73fb      	strb	r3, [r7, #15]
 80112ea:	e008      	b.n	80112fe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	68db      	ldr	r3, [r3, #12]
 80112f0:	2b02      	cmp	r3, #2
 80112f2:	d102      	bne.n	80112fa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80112f4:	2301      	movs	r3, #1
 80112f6:	73fb      	strb	r3, [r7, #15]
 80112f8:	e001      	b.n	80112fe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80112fa:	f7f2 fb3d 	bl	8003978 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011304:	7bfa      	ldrb	r2, [r7, #15]
 8011306:	4611      	mov	r1, r2
 8011308:	4618      	mov	r0, r3
 801130a:	f7fe fdbe 	bl	800fe8a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011314:	4618      	mov	r0, r3
 8011316:	f7fe fd77 	bl	800fe08 <USBD_LL_Reset>
}
 801131a:	bf00      	nop
 801131c:	3710      	adds	r7, #16
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}
	...

08011324 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b082      	sub	sp, #8
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011332:	4618      	mov	r0, r3
 8011334:	f7fe fdb9 	bl	800feaa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	687a      	ldr	r2, [r7, #4]
 8011344:	6812      	ldr	r2, [r2, #0]
 8011346:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801134a:	f043 0301 	orr.w	r3, r3, #1
 801134e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	6a1b      	ldr	r3, [r3, #32]
 8011354:	2b00      	cmp	r3, #0
 8011356:	d005      	beq.n	8011364 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011358:	4b04      	ldr	r3, [pc, #16]	; (801136c <HAL_PCD_SuspendCallback+0x48>)
 801135a:	691b      	ldr	r3, [r3, #16]
 801135c:	4a03      	ldr	r2, [pc, #12]	; (801136c <HAL_PCD_SuspendCallback+0x48>)
 801135e:	f043 0306 	orr.w	r3, r3, #6
 8011362:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011364:	bf00      	nop
 8011366:	3708      	adds	r7, #8
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	e000ed00 	.word	0xe000ed00

08011370 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b082      	sub	sp, #8
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801137e:	4618      	mov	r0, r3
 8011380:	f7fe fda8 	bl	800fed4 <USBD_LL_Resume>
}
 8011384:	bf00      	nop
 8011386:	3708      	adds	r7, #8
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}

0801138c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b082      	sub	sp, #8
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
 8011394:	460b      	mov	r3, r1
 8011396:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801139e:	78fa      	ldrb	r2, [r7, #3]
 80113a0:	4611      	mov	r1, r2
 80113a2:	4618      	mov	r0, r3
 80113a4:	f7fe fdd3 	bl	800ff4e <USBD_LL_IsoOUTIncomplete>
}
 80113a8:	bf00      	nop
 80113aa:	3708      	adds	r7, #8
 80113ac:	46bd      	mov	sp, r7
 80113ae:	bd80      	pop	{r7, pc}

080113b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b082      	sub	sp, #8
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
 80113b8:	460b      	mov	r3, r1
 80113ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80113c2:	78fa      	ldrb	r2, [r7, #3]
 80113c4:	4611      	mov	r1, r2
 80113c6:	4618      	mov	r0, r3
 80113c8:	f7fe fdb4 	bl	800ff34 <USBD_LL_IsoINIncomplete>
}
 80113cc:	bf00      	nop
 80113ce:	3708      	adds	r7, #8
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bd80      	pop	{r7, pc}

080113d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
 80113da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7fe fdc0 	bl	800ff68 <USBD_LL_DevConnected>
}
 80113e8:	bf00      	nop
 80113ea:	3708      	adds	r7, #8
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}

080113f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80113fe:	4618      	mov	r0, r3
 8011400:	f7fe fdbd 	bl	800ff7e <USBD_LL_DevDisconnected>
}
 8011404:	bf00      	nop
 8011406:	3708      	adds	r7, #8
 8011408:	46bd      	mov	sp, r7
 801140a:	bd80      	pop	{r7, pc}

0801140c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801140c:	b580      	push	{r7, lr}
 801140e:	b082      	sub	sp, #8
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	781b      	ldrb	r3, [r3, #0]
 8011418:	2b00      	cmp	r3, #0
 801141a:	d13c      	bne.n	8011496 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801141c:	4a20      	ldr	r2, [pc, #128]	; (80114a0 <USBD_LL_Init+0x94>)
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	4a1e      	ldr	r2, [pc, #120]	; (80114a0 <USBD_LL_Init+0x94>)
 8011428:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801142c:	4b1c      	ldr	r3, [pc, #112]	; (80114a0 <USBD_LL_Init+0x94>)
 801142e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011432:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011434:	4b1a      	ldr	r3, [pc, #104]	; (80114a0 <USBD_LL_Init+0x94>)
 8011436:	2204      	movs	r2, #4
 8011438:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801143a:	4b19      	ldr	r3, [pc, #100]	; (80114a0 <USBD_LL_Init+0x94>)
 801143c:	2202      	movs	r2, #2
 801143e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011440:	4b17      	ldr	r3, [pc, #92]	; (80114a0 <USBD_LL_Init+0x94>)
 8011442:	2200      	movs	r2, #0
 8011444:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011446:	4b16      	ldr	r3, [pc, #88]	; (80114a0 <USBD_LL_Init+0x94>)
 8011448:	2202      	movs	r2, #2
 801144a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801144c:	4b14      	ldr	r3, [pc, #80]	; (80114a0 <USBD_LL_Init+0x94>)
 801144e:	2200      	movs	r2, #0
 8011450:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011452:	4b13      	ldr	r3, [pc, #76]	; (80114a0 <USBD_LL_Init+0x94>)
 8011454:	2200      	movs	r2, #0
 8011456:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011458:	4b11      	ldr	r3, [pc, #68]	; (80114a0 <USBD_LL_Init+0x94>)
 801145a:	2200      	movs	r2, #0
 801145c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801145e:	4b10      	ldr	r3, [pc, #64]	; (80114a0 <USBD_LL_Init+0x94>)
 8011460:	2201      	movs	r2, #1
 8011462:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011464:	4b0e      	ldr	r3, [pc, #56]	; (80114a0 <USBD_LL_Init+0x94>)
 8011466:	2200      	movs	r2, #0
 8011468:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801146a:	480d      	ldr	r0, [pc, #52]	; (80114a0 <USBD_LL_Init+0x94>)
 801146c:	f7f7 fbfe 	bl	8008c6c <HAL_PCD_Init>
 8011470:	4603      	mov	r3, r0
 8011472:	2b00      	cmp	r3, #0
 8011474:	d001      	beq.n	801147a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011476:	f7f2 fa7f 	bl	8003978 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801147a:	2180      	movs	r1, #128	; 0x80
 801147c:	4808      	ldr	r0, [pc, #32]	; (80114a0 <USBD_LL_Init+0x94>)
 801147e:	f7f8 fd5c 	bl	8009f3a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011482:	2240      	movs	r2, #64	; 0x40
 8011484:	2100      	movs	r1, #0
 8011486:	4806      	ldr	r0, [pc, #24]	; (80114a0 <USBD_LL_Init+0x94>)
 8011488:	f7f8 fd10 	bl	8009eac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801148c:	2280      	movs	r2, #128	; 0x80
 801148e:	2101      	movs	r1, #1
 8011490:	4803      	ldr	r0, [pc, #12]	; (80114a0 <USBD_LL_Init+0x94>)
 8011492:	f7f8 fd0b 	bl	8009eac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011496:	2300      	movs	r3, #0
}
 8011498:	4618      	mov	r0, r3
 801149a:	3708      	adds	r7, #8
 801149c:	46bd      	mov	sp, r7
 801149e:	bd80      	pop	{r7, pc}
 80114a0:	20001fe8 	.word	0x20001fe8

080114a4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114ac:	2300      	movs	r3, #0
 80114ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114b0:	2300      	movs	r3, #0
 80114b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80114ba:	4618      	mov	r0, r3
 80114bc:	f7f7 fcf3 	bl	8008ea6 <HAL_PCD_Start>
 80114c0:	4603      	mov	r3, r0
 80114c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114c4:	7bfb      	ldrb	r3, [r7, #15]
 80114c6:	4618      	mov	r0, r3
 80114c8:	f000 f92a 	bl	8011720 <USBD_Get_USB_Status>
 80114cc:	4603      	mov	r3, r0
 80114ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80114d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80114d2:	4618      	mov	r0, r3
 80114d4:	3710      	adds	r7, #16
 80114d6:	46bd      	mov	sp, r7
 80114d8:	bd80      	pop	{r7, pc}

080114da <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80114da:	b580      	push	{r7, lr}
 80114dc:	b084      	sub	sp, #16
 80114de:	af00      	add	r7, sp, #0
 80114e0:	6078      	str	r0, [r7, #4]
 80114e2:	4608      	mov	r0, r1
 80114e4:	4611      	mov	r1, r2
 80114e6:	461a      	mov	r2, r3
 80114e8:	4603      	mov	r3, r0
 80114ea:	70fb      	strb	r3, [r7, #3]
 80114ec:	460b      	mov	r3, r1
 80114ee:	70bb      	strb	r3, [r7, #2]
 80114f0:	4613      	mov	r3, r2
 80114f2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114f4:	2300      	movs	r3, #0
 80114f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114f8:	2300      	movs	r3, #0
 80114fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011502:	78bb      	ldrb	r3, [r7, #2]
 8011504:	883a      	ldrh	r2, [r7, #0]
 8011506:	78f9      	ldrb	r1, [r7, #3]
 8011508:	f7f8 f8d7 	bl	80096ba <HAL_PCD_EP_Open>
 801150c:	4603      	mov	r3, r0
 801150e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011510:	7bfb      	ldrb	r3, [r7, #15]
 8011512:	4618      	mov	r0, r3
 8011514:	f000 f904 	bl	8011720 <USBD_Get_USB_Status>
 8011518:	4603      	mov	r3, r0
 801151a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801151c:	7bbb      	ldrb	r3, [r7, #14]
}
 801151e:	4618      	mov	r0, r3
 8011520:	3710      	adds	r7, #16
 8011522:	46bd      	mov	sp, r7
 8011524:	bd80      	pop	{r7, pc}

08011526 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011526:	b580      	push	{r7, lr}
 8011528:	b084      	sub	sp, #16
 801152a:	af00      	add	r7, sp, #0
 801152c:	6078      	str	r0, [r7, #4]
 801152e:	460b      	mov	r3, r1
 8011530:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011532:	2300      	movs	r3, #0
 8011534:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011536:	2300      	movs	r3, #0
 8011538:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011540:	78fa      	ldrb	r2, [r7, #3]
 8011542:	4611      	mov	r1, r2
 8011544:	4618      	mov	r0, r3
 8011546:	f7f8 f920 	bl	800978a <HAL_PCD_EP_Close>
 801154a:	4603      	mov	r3, r0
 801154c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801154e:	7bfb      	ldrb	r3, [r7, #15]
 8011550:	4618      	mov	r0, r3
 8011552:	f000 f8e5 	bl	8011720 <USBD_Get_USB_Status>
 8011556:	4603      	mov	r3, r0
 8011558:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801155a:	7bbb      	ldrb	r3, [r7, #14]
}
 801155c:	4618      	mov	r0, r3
 801155e:	3710      	adds	r7, #16
 8011560:	46bd      	mov	sp, r7
 8011562:	bd80      	pop	{r7, pc}

08011564 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011564:	b580      	push	{r7, lr}
 8011566:	b084      	sub	sp, #16
 8011568:	af00      	add	r7, sp, #0
 801156a:	6078      	str	r0, [r7, #4]
 801156c:	460b      	mov	r3, r1
 801156e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011570:	2300      	movs	r3, #0
 8011572:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011574:	2300      	movs	r3, #0
 8011576:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801157e:	78fa      	ldrb	r2, [r7, #3]
 8011580:	4611      	mov	r1, r2
 8011582:	4618      	mov	r0, r3
 8011584:	f7f8 f9f8 	bl	8009978 <HAL_PCD_EP_SetStall>
 8011588:	4603      	mov	r3, r0
 801158a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801158c:	7bfb      	ldrb	r3, [r7, #15]
 801158e:	4618      	mov	r0, r3
 8011590:	f000 f8c6 	bl	8011720 <USBD_Get_USB_Status>
 8011594:	4603      	mov	r3, r0
 8011596:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011598:	7bbb      	ldrb	r3, [r7, #14]
}
 801159a:	4618      	mov	r0, r3
 801159c:	3710      	adds	r7, #16
 801159e:	46bd      	mov	sp, r7
 80115a0:	bd80      	pop	{r7, pc}

080115a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115a2:	b580      	push	{r7, lr}
 80115a4:	b084      	sub	sp, #16
 80115a6:	af00      	add	r7, sp, #0
 80115a8:	6078      	str	r0, [r7, #4]
 80115aa:	460b      	mov	r3, r1
 80115ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115ae:	2300      	movs	r3, #0
 80115b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115b2:	2300      	movs	r3, #0
 80115b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80115bc:	78fa      	ldrb	r2, [r7, #3]
 80115be:	4611      	mov	r1, r2
 80115c0:	4618      	mov	r0, r3
 80115c2:	f7f8 fa3d 	bl	8009a40 <HAL_PCD_EP_ClrStall>
 80115c6:	4603      	mov	r3, r0
 80115c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115ca:	7bfb      	ldrb	r3, [r7, #15]
 80115cc:	4618      	mov	r0, r3
 80115ce:	f000 f8a7 	bl	8011720 <USBD_Get_USB_Status>
 80115d2:	4603      	mov	r3, r0
 80115d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80115d8:	4618      	mov	r0, r3
 80115da:	3710      	adds	r7, #16
 80115dc:	46bd      	mov	sp, r7
 80115de:	bd80      	pop	{r7, pc}

080115e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115e0:	b480      	push	{r7}
 80115e2:	b085      	sub	sp, #20
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
 80115e8:	460b      	mov	r3, r1
 80115ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80115f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80115f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	da0b      	bge.n	8011614 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80115fc:	78fb      	ldrb	r3, [r7, #3]
 80115fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011602:	68f9      	ldr	r1, [r7, #12]
 8011604:	4613      	mov	r3, r2
 8011606:	00db      	lsls	r3, r3, #3
 8011608:	1a9b      	subs	r3, r3, r2
 801160a:	009b      	lsls	r3, r3, #2
 801160c:	440b      	add	r3, r1
 801160e:	333e      	adds	r3, #62	; 0x3e
 8011610:	781b      	ldrb	r3, [r3, #0]
 8011612:	e00b      	b.n	801162c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011614:	78fb      	ldrb	r3, [r7, #3]
 8011616:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801161a:	68f9      	ldr	r1, [r7, #12]
 801161c:	4613      	mov	r3, r2
 801161e:	00db      	lsls	r3, r3, #3
 8011620:	1a9b      	subs	r3, r3, r2
 8011622:	009b      	lsls	r3, r3, #2
 8011624:	440b      	add	r3, r1
 8011626:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801162a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801162c:	4618      	mov	r0, r3
 801162e:	3714      	adds	r7, #20
 8011630:	46bd      	mov	sp, r7
 8011632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011636:	4770      	bx	lr

08011638 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011638:	b580      	push	{r7, lr}
 801163a:	b084      	sub	sp, #16
 801163c:	af00      	add	r7, sp, #0
 801163e:	6078      	str	r0, [r7, #4]
 8011640:	460b      	mov	r3, r1
 8011642:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011644:	2300      	movs	r3, #0
 8011646:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011648:	2300      	movs	r3, #0
 801164a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011652:	78fa      	ldrb	r2, [r7, #3]
 8011654:	4611      	mov	r1, r2
 8011656:	4618      	mov	r0, r3
 8011658:	f7f8 f80a 	bl	8009670 <HAL_PCD_SetAddress>
 801165c:	4603      	mov	r3, r0
 801165e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011660:	7bfb      	ldrb	r3, [r7, #15]
 8011662:	4618      	mov	r0, r3
 8011664:	f000 f85c 	bl	8011720 <USBD_Get_USB_Status>
 8011668:	4603      	mov	r3, r0
 801166a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801166c:	7bbb      	ldrb	r3, [r7, #14]
}
 801166e:	4618      	mov	r0, r3
 8011670:	3710      	adds	r7, #16
 8011672:	46bd      	mov	sp, r7
 8011674:	bd80      	pop	{r7, pc}

08011676 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011676:	b580      	push	{r7, lr}
 8011678:	b086      	sub	sp, #24
 801167a:	af00      	add	r7, sp, #0
 801167c:	60f8      	str	r0, [r7, #12]
 801167e:	607a      	str	r2, [r7, #4]
 8011680:	603b      	str	r3, [r7, #0]
 8011682:	460b      	mov	r3, r1
 8011684:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011686:	2300      	movs	r3, #0
 8011688:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801168a:	2300      	movs	r3, #0
 801168c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011694:	7af9      	ldrb	r1, [r7, #11]
 8011696:	683b      	ldr	r3, [r7, #0]
 8011698:	687a      	ldr	r2, [r7, #4]
 801169a:	f7f8 f923 	bl	80098e4 <HAL_PCD_EP_Transmit>
 801169e:	4603      	mov	r3, r0
 80116a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116a2:	7dfb      	ldrb	r3, [r7, #23]
 80116a4:	4618      	mov	r0, r3
 80116a6:	f000 f83b 	bl	8011720 <USBD_Get_USB_Status>
 80116aa:	4603      	mov	r3, r0
 80116ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80116b0:	4618      	mov	r0, r3
 80116b2:	3718      	adds	r7, #24
 80116b4:	46bd      	mov	sp, r7
 80116b6:	bd80      	pop	{r7, pc}

080116b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b086      	sub	sp, #24
 80116bc:	af00      	add	r7, sp, #0
 80116be:	60f8      	str	r0, [r7, #12]
 80116c0:	607a      	str	r2, [r7, #4]
 80116c2:	603b      	str	r3, [r7, #0]
 80116c4:	460b      	mov	r3, r1
 80116c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116c8:	2300      	movs	r3, #0
 80116ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116cc:	2300      	movs	r3, #0
 80116ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80116d6:	7af9      	ldrb	r1, [r7, #11]
 80116d8:	683b      	ldr	r3, [r7, #0]
 80116da:	687a      	ldr	r2, [r7, #4]
 80116dc:	f7f8 f89f 	bl	800981e <HAL_PCD_EP_Receive>
 80116e0:	4603      	mov	r3, r0
 80116e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116e4:	7dfb      	ldrb	r3, [r7, #23]
 80116e6:	4618      	mov	r0, r3
 80116e8:	f000 f81a 	bl	8011720 <USBD_Get_USB_Status>
 80116ec:	4603      	mov	r3, r0
 80116ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116f0:	7dbb      	ldrb	r3, [r7, #22]
}
 80116f2:	4618      	mov	r0, r3
 80116f4:	3718      	adds	r7, #24
 80116f6:	46bd      	mov	sp, r7
 80116f8:	bd80      	pop	{r7, pc}

080116fa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80116fa:	b580      	push	{r7, lr}
 80116fc:	b082      	sub	sp, #8
 80116fe:	af00      	add	r7, sp, #0
 8011700:	6078      	str	r0, [r7, #4]
 8011702:	460b      	mov	r3, r1
 8011704:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801170c:	78fa      	ldrb	r2, [r7, #3]
 801170e:	4611      	mov	r1, r2
 8011710:	4618      	mov	r0, r3
 8011712:	f7f8 f8cf 	bl	80098b4 <HAL_PCD_EP_GetRxCount>
 8011716:	4603      	mov	r3, r0
}
 8011718:	4618      	mov	r0, r3
 801171a:	3708      	adds	r7, #8
 801171c:	46bd      	mov	sp, r7
 801171e:	bd80      	pop	{r7, pc}

08011720 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011720:	b480      	push	{r7}
 8011722:	b085      	sub	sp, #20
 8011724:	af00      	add	r7, sp, #0
 8011726:	4603      	mov	r3, r0
 8011728:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801172a:	2300      	movs	r3, #0
 801172c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801172e:	79fb      	ldrb	r3, [r7, #7]
 8011730:	2b03      	cmp	r3, #3
 8011732:	d817      	bhi.n	8011764 <USBD_Get_USB_Status+0x44>
 8011734:	a201      	add	r2, pc, #4	; (adr r2, 801173c <USBD_Get_USB_Status+0x1c>)
 8011736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801173a:	bf00      	nop
 801173c:	0801174d 	.word	0x0801174d
 8011740:	08011753 	.word	0x08011753
 8011744:	08011759 	.word	0x08011759
 8011748:	0801175f 	.word	0x0801175f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801174c:	2300      	movs	r3, #0
 801174e:	73fb      	strb	r3, [r7, #15]
    break;
 8011750:	e00b      	b.n	801176a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011752:	2303      	movs	r3, #3
 8011754:	73fb      	strb	r3, [r7, #15]
    break;
 8011756:	e008      	b.n	801176a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011758:	2301      	movs	r3, #1
 801175a:	73fb      	strb	r3, [r7, #15]
    break;
 801175c:	e005      	b.n	801176a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801175e:	2303      	movs	r3, #3
 8011760:	73fb      	strb	r3, [r7, #15]
    break;
 8011762:	e002      	b.n	801176a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011764:	2303      	movs	r3, #3
 8011766:	73fb      	strb	r3, [r7, #15]
    break;
 8011768:	bf00      	nop
  }
  return usb_status;
 801176a:	7bfb      	ldrb	r3, [r7, #15]
}
 801176c:	4618      	mov	r0, r3
 801176e:	3714      	adds	r7, #20
 8011770:	46bd      	mov	sp, r7
 8011772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011776:	4770      	bx	lr

08011778 <__assert_func>:
 8011778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801177a:	461c      	mov	r4, r3
 801177c:	4b09      	ldr	r3, [pc, #36]	; (80117a4 <__assert_func+0x2c>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	4605      	mov	r5, r0
 8011782:	68d8      	ldr	r0, [r3, #12]
 8011784:	b152      	cbz	r2, 801179c <__assert_func+0x24>
 8011786:	4b08      	ldr	r3, [pc, #32]	; (80117a8 <__assert_func+0x30>)
 8011788:	9100      	str	r1, [sp, #0]
 801178a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801178e:	4907      	ldr	r1, [pc, #28]	; (80117ac <__assert_func+0x34>)
 8011790:	462b      	mov	r3, r5
 8011792:	4622      	mov	r2, r4
 8011794:	f000 f814 	bl	80117c0 <fiprintf>
 8011798:	f000 fccc 	bl	8012134 <abort>
 801179c:	4b04      	ldr	r3, [pc, #16]	; (80117b0 <__assert_func+0x38>)
 801179e:	461a      	mov	r2, r3
 80117a0:	e7f2      	b.n	8011788 <__assert_func+0x10>
 80117a2:	bf00      	nop
 80117a4:	200001ec 	.word	0x200001ec
 80117a8:	08013314 	.word	0x08013314
 80117ac:	08013321 	.word	0x08013321
 80117b0:	0801334f 	.word	0x0801334f

080117b4 <__errno>:
 80117b4:	4b01      	ldr	r3, [pc, #4]	; (80117bc <__errno+0x8>)
 80117b6:	6818      	ldr	r0, [r3, #0]
 80117b8:	4770      	bx	lr
 80117ba:	bf00      	nop
 80117bc:	200001ec 	.word	0x200001ec

080117c0 <fiprintf>:
 80117c0:	b40e      	push	{r1, r2, r3}
 80117c2:	b503      	push	{r0, r1, lr}
 80117c4:	4601      	mov	r1, r0
 80117c6:	ab03      	add	r3, sp, #12
 80117c8:	4805      	ldr	r0, [pc, #20]	; (80117e0 <fiprintf+0x20>)
 80117ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80117ce:	6800      	ldr	r0, [r0, #0]
 80117d0:	9301      	str	r3, [sp, #4]
 80117d2:	f000 f921 	bl	8011a18 <_vfiprintf_r>
 80117d6:	b002      	add	sp, #8
 80117d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80117dc:	b003      	add	sp, #12
 80117de:	4770      	bx	lr
 80117e0:	200001ec 	.word	0x200001ec

080117e4 <__libc_init_array>:
 80117e4:	b570      	push	{r4, r5, r6, lr}
 80117e6:	4e0d      	ldr	r6, [pc, #52]	; (801181c <__libc_init_array+0x38>)
 80117e8:	4c0d      	ldr	r4, [pc, #52]	; (8011820 <__libc_init_array+0x3c>)
 80117ea:	1ba4      	subs	r4, r4, r6
 80117ec:	10a4      	asrs	r4, r4, #2
 80117ee:	2500      	movs	r5, #0
 80117f0:	42a5      	cmp	r5, r4
 80117f2:	d109      	bne.n	8011808 <__libc_init_array+0x24>
 80117f4:	4e0b      	ldr	r6, [pc, #44]	; (8011824 <__libc_init_array+0x40>)
 80117f6:	4c0c      	ldr	r4, [pc, #48]	; (8011828 <__libc_init_array+0x44>)
 80117f8:	f001 f958 	bl	8012aac <_init>
 80117fc:	1ba4      	subs	r4, r4, r6
 80117fe:	10a4      	asrs	r4, r4, #2
 8011800:	2500      	movs	r5, #0
 8011802:	42a5      	cmp	r5, r4
 8011804:	d105      	bne.n	8011812 <__libc_init_array+0x2e>
 8011806:	bd70      	pop	{r4, r5, r6, pc}
 8011808:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801180c:	4798      	blx	r3
 801180e:	3501      	adds	r5, #1
 8011810:	e7ee      	b.n	80117f0 <__libc_init_array+0xc>
 8011812:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011816:	4798      	blx	r3
 8011818:	3501      	adds	r5, #1
 801181a:	e7f2      	b.n	8011802 <__libc_init_array+0x1e>
 801181c:	080133f0 	.word	0x080133f0
 8011820:	080133f0 	.word	0x080133f0
 8011824:	080133f0 	.word	0x080133f0
 8011828:	080133f4 	.word	0x080133f4

0801182c <malloc>:
 801182c:	4b02      	ldr	r3, [pc, #8]	; (8011838 <malloc+0xc>)
 801182e:	4601      	mov	r1, r0
 8011830:	6818      	ldr	r0, [r3, #0]
 8011832:	f000 b86d 	b.w	8011910 <_malloc_r>
 8011836:	bf00      	nop
 8011838:	200001ec 	.word	0x200001ec

0801183c <free>:
 801183c:	4b02      	ldr	r3, [pc, #8]	; (8011848 <free+0xc>)
 801183e:	4601      	mov	r1, r0
 8011840:	6818      	ldr	r0, [r3, #0]
 8011842:	f000 b817 	b.w	8011874 <_free_r>
 8011846:	bf00      	nop
 8011848:	200001ec 	.word	0x200001ec

0801184c <memcpy>:
 801184c:	b510      	push	{r4, lr}
 801184e:	1e43      	subs	r3, r0, #1
 8011850:	440a      	add	r2, r1
 8011852:	4291      	cmp	r1, r2
 8011854:	d100      	bne.n	8011858 <memcpy+0xc>
 8011856:	bd10      	pop	{r4, pc}
 8011858:	f811 4b01 	ldrb.w	r4, [r1], #1
 801185c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011860:	e7f7      	b.n	8011852 <memcpy+0x6>

08011862 <memset>:
 8011862:	4402      	add	r2, r0
 8011864:	4603      	mov	r3, r0
 8011866:	4293      	cmp	r3, r2
 8011868:	d100      	bne.n	801186c <memset+0xa>
 801186a:	4770      	bx	lr
 801186c:	f803 1b01 	strb.w	r1, [r3], #1
 8011870:	e7f9      	b.n	8011866 <memset+0x4>
	...

08011874 <_free_r>:
 8011874:	b538      	push	{r3, r4, r5, lr}
 8011876:	4605      	mov	r5, r0
 8011878:	2900      	cmp	r1, #0
 801187a:	d045      	beq.n	8011908 <_free_r+0x94>
 801187c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011880:	1f0c      	subs	r4, r1, #4
 8011882:	2b00      	cmp	r3, #0
 8011884:	bfb8      	it	lt
 8011886:	18e4      	addlt	r4, r4, r3
 8011888:	f000 fe53 	bl	8012532 <__malloc_lock>
 801188c:	4a1f      	ldr	r2, [pc, #124]	; (801190c <_free_r+0x98>)
 801188e:	6813      	ldr	r3, [r2, #0]
 8011890:	4610      	mov	r0, r2
 8011892:	b933      	cbnz	r3, 80118a2 <_free_r+0x2e>
 8011894:	6063      	str	r3, [r4, #4]
 8011896:	6014      	str	r4, [r2, #0]
 8011898:	4628      	mov	r0, r5
 801189a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801189e:	f000 be49 	b.w	8012534 <__malloc_unlock>
 80118a2:	42a3      	cmp	r3, r4
 80118a4:	d90c      	bls.n	80118c0 <_free_r+0x4c>
 80118a6:	6821      	ldr	r1, [r4, #0]
 80118a8:	1862      	adds	r2, r4, r1
 80118aa:	4293      	cmp	r3, r2
 80118ac:	bf04      	itt	eq
 80118ae:	681a      	ldreq	r2, [r3, #0]
 80118b0:	685b      	ldreq	r3, [r3, #4]
 80118b2:	6063      	str	r3, [r4, #4]
 80118b4:	bf04      	itt	eq
 80118b6:	1852      	addeq	r2, r2, r1
 80118b8:	6022      	streq	r2, [r4, #0]
 80118ba:	6004      	str	r4, [r0, #0]
 80118bc:	e7ec      	b.n	8011898 <_free_r+0x24>
 80118be:	4613      	mov	r3, r2
 80118c0:	685a      	ldr	r2, [r3, #4]
 80118c2:	b10a      	cbz	r2, 80118c8 <_free_r+0x54>
 80118c4:	42a2      	cmp	r2, r4
 80118c6:	d9fa      	bls.n	80118be <_free_r+0x4a>
 80118c8:	6819      	ldr	r1, [r3, #0]
 80118ca:	1858      	adds	r0, r3, r1
 80118cc:	42a0      	cmp	r0, r4
 80118ce:	d10b      	bne.n	80118e8 <_free_r+0x74>
 80118d0:	6820      	ldr	r0, [r4, #0]
 80118d2:	4401      	add	r1, r0
 80118d4:	1858      	adds	r0, r3, r1
 80118d6:	4282      	cmp	r2, r0
 80118d8:	6019      	str	r1, [r3, #0]
 80118da:	d1dd      	bne.n	8011898 <_free_r+0x24>
 80118dc:	6810      	ldr	r0, [r2, #0]
 80118de:	6852      	ldr	r2, [r2, #4]
 80118e0:	605a      	str	r2, [r3, #4]
 80118e2:	4401      	add	r1, r0
 80118e4:	6019      	str	r1, [r3, #0]
 80118e6:	e7d7      	b.n	8011898 <_free_r+0x24>
 80118e8:	d902      	bls.n	80118f0 <_free_r+0x7c>
 80118ea:	230c      	movs	r3, #12
 80118ec:	602b      	str	r3, [r5, #0]
 80118ee:	e7d3      	b.n	8011898 <_free_r+0x24>
 80118f0:	6820      	ldr	r0, [r4, #0]
 80118f2:	1821      	adds	r1, r4, r0
 80118f4:	428a      	cmp	r2, r1
 80118f6:	bf04      	itt	eq
 80118f8:	6811      	ldreq	r1, [r2, #0]
 80118fa:	6852      	ldreq	r2, [r2, #4]
 80118fc:	6062      	str	r2, [r4, #4]
 80118fe:	bf04      	itt	eq
 8011900:	1809      	addeq	r1, r1, r0
 8011902:	6021      	streq	r1, [r4, #0]
 8011904:	605c      	str	r4, [r3, #4]
 8011906:	e7c7      	b.n	8011898 <_free_r+0x24>
 8011908:	bd38      	pop	{r3, r4, r5, pc}
 801190a:	bf00      	nop
 801190c:	20000698 	.word	0x20000698

08011910 <_malloc_r>:
 8011910:	b570      	push	{r4, r5, r6, lr}
 8011912:	1ccd      	adds	r5, r1, #3
 8011914:	f025 0503 	bic.w	r5, r5, #3
 8011918:	3508      	adds	r5, #8
 801191a:	2d0c      	cmp	r5, #12
 801191c:	bf38      	it	cc
 801191e:	250c      	movcc	r5, #12
 8011920:	2d00      	cmp	r5, #0
 8011922:	4606      	mov	r6, r0
 8011924:	db01      	blt.n	801192a <_malloc_r+0x1a>
 8011926:	42a9      	cmp	r1, r5
 8011928:	d903      	bls.n	8011932 <_malloc_r+0x22>
 801192a:	230c      	movs	r3, #12
 801192c:	6033      	str	r3, [r6, #0]
 801192e:	2000      	movs	r0, #0
 8011930:	bd70      	pop	{r4, r5, r6, pc}
 8011932:	f000 fdfe 	bl	8012532 <__malloc_lock>
 8011936:	4a21      	ldr	r2, [pc, #132]	; (80119bc <_malloc_r+0xac>)
 8011938:	6814      	ldr	r4, [r2, #0]
 801193a:	4621      	mov	r1, r4
 801193c:	b991      	cbnz	r1, 8011964 <_malloc_r+0x54>
 801193e:	4c20      	ldr	r4, [pc, #128]	; (80119c0 <_malloc_r+0xb0>)
 8011940:	6823      	ldr	r3, [r4, #0]
 8011942:	b91b      	cbnz	r3, 801194c <_malloc_r+0x3c>
 8011944:	4630      	mov	r0, r6
 8011946:	f000 fb05 	bl	8011f54 <_sbrk_r>
 801194a:	6020      	str	r0, [r4, #0]
 801194c:	4629      	mov	r1, r5
 801194e:	4630      	mov	r0, r6
 8011950:	f000 fb00 	bl	8011f54 <_sbrk_r>
 8011954:	1c43      	adds	r3, r0, #1
 8011956:	d124      	bne.n	80119a2 <_malloc_r+0x92>
 8011958:	230c      	movs	r3, #12
 801195a:	6033      	str	r3, [r6, #0]
 801195c:	4630      	mov	r0, r6
 801195e:	f000 fde9 	bl	8012534 <__malloc_unlock>
 8011962:	e7e4      	b.n	801192e <_malloc_r+0x1e>
 8011964:	680b      	ldr	r3, [r1, #0]
 8011966:	1b5b      	subs	r3, r3, r5
 8011968:	d418      	bmi.n	801199c <_malloc_r+0x8c>
 801196a:	2b0b      	cmp	r3, #11
 801196c:	d90f      	bls.n	801198e <_malloc_r+0x7e>
 801196e:	600b      	str	r3, [r1, #0]
 8011970:	50cd      	str	r5, [r1, r3]
 8011972:	18cc      	adds	r4, r1, r3
 8011974:	4630      	mov	r0, r6
 8011976:	f000 fddd 	bl	8012534 <__malloc_unlock>
 801197a:	f104 000b 	add.w	r0, r4, #11
 801197e:	1d23      	adds	r3, r4, #4
 8011980:	f020 0007 	bic.w	r0, r0, #7
 8011984:	1ac3      	subs	r3, r0, r3
 8011986:	d0d3      	beq.n	8011930 <_malloc_r+0x20>
 8011988:	425a      	negs	r2, r3
 801198a:	50e2      	str	r2, [r4, r3]
 801198c:	e7d0      	b.n	8011930 <_malloc_r+0x20>
 801198e:	428c      	cmp	r4, r1
 8011990:	684b      	ldr	r3, [r1, #4]
 8011992:	bf16      	itet	ne
 8011994:	6063      	strne	r3, [r4, #4]
 8011996:	6013      	streq	r3, [r2, #0]
 8011998:	460c      	movne	r4, r1
 801199a:	e7eb      	b.n	8011974 <_malloc_r+0x64>
 801199c:	460c      	mov	r4, r1
 801199e:	6849      	ldr	r1, [r1, #4]
 80119a0:	e7cc      	b.n	801193c <_malloc_r+0x2c>
 80119a2:	1cc4      	adds	r4, r0, #3
 80119a4:	f024 0403 	bic.w	r4, r4, #3
 80119a8:	42a0      	cmp	r0, r4
 80119aa:	d005      	beq.n	80119b8 <_malloc_r+0xa8>
 80119ac:	1a21      	subs	r1, r4, r0
 80119ae:	4630      	mov	r0, r6
 80119b0:	f000 fad0 	bl	8011f54 <_sbrk_r>
 80119b4:	3001      	adds	r0, #1
 80119b6:	d0cf      	beq.n	8011958 <_malloc_r+0x48>
 80119b8:	6025      	str	r5, [r4, #0]
 80119ba:	e7db      	b.n	8011974 <_malloc_r+0x64>
 80119bc:	20000698 	.word	0x20000698
 80119c0:	2000069c 	.word	0x2000069c

080119c4 <__sfputc_r>:
 80119c4:	6893      	ldr	r3, [r2, #8]
 80119c6:	3b01      	subs	r3, #1
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	b410      	push	{r4}
 80119cc:	6093      	str	r3, [r2, #8]
 80119ce:	da08      	bge.n	80119e2 <__sfputc_r+0x1e>
 80119d0:	6994      	ldr	r4, [r2, #24]
 80119d2:	42a3      	cmp	r3, r4
 80119d4:	db01      	blt.n	80119da <__sfputc_r+0x16>
 80119d6:	290a      	cmp	r1, #10
 80119d8:	d103      	bne.n	80119e2 <__sfputc_r+0x1e>
 80119da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80119de:	f000 bae9 	b.w	8011fb4 <__swbuf_r>
 80119e2:	6813      	ldr	r3, [r2, #0]
 80119e4:	1c58      	adds	r0, r3, #1
 80119e6:	6010      	str	r0, [r2, #0]
 80119e8:	7019      	strb	r1, [r3, #0]
 80119ea:	4608      	mov	r0, r1
 80119ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80119f0:	4770      	bx	lr

080119f2 <__sfputs_r>:
 80119f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119f4:	4606      	mov	r6, r0
 80119f6:	460f      	mov	r7, r1
 80119f8:	4614      	mov	r4, r2
 80119fa:	18d5      	adds	r5, r2, r3
 80119fc:	42ac      	cmp	r4, r5
 80119fe:	d101      	bne.n	8011a04 <__sfputs_r+0x12>
 8011a00:	2000      	movs	r0, #0
 8011a02:	e007      	b.n	8011a14 <__sfputs_r+0x22>
 8011a04:	463a      	mov	r2, r7
 8011a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a0a:	4630      	mov	r0, r6
 8011a0c:	f7ff ffda 	bl	80119c4 <__sfputc_r>
 8011a10:	1c43      	adds	r3, r0, #1
 8011a12:	d1f3      	bne.n	80119fc <__sfputs_r+0xa>
 8011a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011a18 <_vfiprintf_r>:
 8011a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a1c:	460c      	mov	r4, r1
 8011a1e:	b09d      	sub	sp, #116	; 0x74
 8011a20:	4617      	mov	r7, r2
 8011a22:	461d      	mov	r5, r3
 8011a24:	4606      	mov	r6, r0
 8011a26:	b118      	cbz	r0, 8011a30 <_vfiprintf_r+0x18>
 8011a28:	6983      	ldr	r3, [r0, #24]
 8011a2a:	b90b      	cbnz	r3, 8011a30 <_vfiprintf_r+0x18>
 8011a2c:	f000 fc7a 	bl	8012324 <__sinit>
 8011a30:	4b7c      	ldr	r3, [pc, #496]	; (8011c24 <_vfiprintf_r+0x20c>)
 8011a32:	429c      	cmp	r4, r3
 8011a34:	d158      	bne.n	8011ae8 <_vfiprintf_r+0xd0>
 8011a36:	6874      	ldr	r4, [r6, #4]
 8011a38:	89a3      	ldrh	r3, [r4, #12]
 8011a3a:	0718      	lsls	r0, r3, #28
 8011a3c:	d55e      	bpl.n	8011afc <_vfiprintf_r+0xe4>
 8011a3e:	6923      	ldr	r3, [r4, #16]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d05b      	beq.n	8011afc <_vfiprintf_r+0xe4>
 8011a44:	2300      	movs	r3, #0
 8011a46:	9309      	str	r3, [sp, #36]	; 0x24
 8011a48:	2320      	movs	r3, #32
 8011a4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011a4e:	2330      	movs	r3, #48	; 0x30
 8011a50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011a54:	9503      	str	r5, [sp, #12]
 8011a56:	f04f 0b01 	mov.w	fp, #1
 8011a5a:	46b8      	mov	r8, r7
 8011a5c:	4645      	mov	r5, r8
 8011a5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011a62:	b10b      	cbz	r3, 8011a68 <_vfiprintf_r+0x50>
 8011a64:	2b25      	cmp	r3, #37	; 0x25
 8011a66:	d154      	bne.n	8011b12 <_vfiprintf_r+0xfa>
 8011a68:	ebb8 0a07 	subs.w	sl, r8, r7
 8011a6c:	d00b      	beq.n	8011a86 <_vfiprintf_r+0x6e>
 8011a6e:	4653      	mov	r3, sl
 8011a70:	463a      	mov	r2, r7
 8011a72:	4621      	mov	r1, r4
 8011a74:	4630      	mov	r0, r6
 8011a76:	f7ff ffbc 	bl	80119f2 <__sfputs_r>
 8011a7a:	3001      	adds	r0, #1
 8011a7c:	f000 80c2 	beq.w	8011c04 <_vfiprintf_r+0x1ec>
 8011a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a82:	4453      	add	r3, sl
 8011a84:	9309      	str	r3, [sp, #36]	; 0x24
 8011a86:	f898 3000 	ldrb.w	r3, [r8]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	f000 80ba 	beq.w	8011c04 <_vfiprintf_r+0x1ec>
 8011a90:	2300      	movs	r3, #0
 8011a92:	f04f 32ff 	mov.w	r2, #4294967295
 8011a96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a9a:	9304      	str	r3, [sp, #16]
 8011a9c:	9307      	str	r3, [sp, #28]
 8011a9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011aa2:	931a      	str	r3, [sp, #104]	; 0x68
 8011aa4:	46a8      	mov	r8, r5
 8011aa6:	2205      	movs	r2, #5
 8011aa8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011aac:	485e      	ldr	r0, [pc, #376]	; (8011c28 <_vfiprintf_r+0x210>)
 8011aae:	f7ee fb97 	bl	80001e0 <memchr>
 8011ab2:	9b04      	ldr	r3, [sp, #16]
 8011ab4:	bb78      	cbnz	r0, 8011b16 <_vfiprintf_r+0xfe>
 8011ab6:	06d9      	lsls	r1, r3, #27
 8011ab8:	bf44      	itt	mi
 8011aba:	2220      	movmi	r2, #32
 8011abc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011ac0:	071a      	lsls	r2, r3, #28
 8011ac2:	bf44      	itt	mi
 8011ac4:	222b      	movmi	r2, #43	; 0x2b
 8011ac6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011aca:	782a      	ldrb	r2, [r5, #0]
 8011acc:	2a2a      	cmp	r2, #42	; 0x2a
 8011ace:	d02a      	beq.n	8011b26 <_vfiprintf_r+0x10e>
 8011ad0:	9a07      	ldr	r2, [sp, #28]
 8011ad2:	46a8      	mov	r8, r5
 8011ad4:	2000      	movs	r0, #0
 8011ad6:	250a      	movs	r5, #10
 8011ad8:	4641      	mov	r1, r8
 8011ada:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ade:	3b30      	subs	r3, #48	; 0x30
 8011ae0:	2b09      	cmp	r3, #9
 8011ae2:	d969      	bls.n	8011bb8 <_vfiprintf_r+0x1a0>
 8011ae4:	b360      	cbz	r0, 8011b40 <_vfiprintf_r+0x128>
 8011ae6:	e024      	b.n	8011b32 <_vfiprintf_r+0x11a>
 8011ae8:	4b50      	ldr	r3, [pc, #320]	; (8011c2c <_vfiprintf_r+0x214>)
 8011aea:	429c      	cmp	r4, r3
 8011aec:	d101      	bne.n	8011af2 <_vfiprintf_r+0xda>
 8011aee:	68b4      	ldr	r4, [r6, #8]
 8011af0:	e7a2      	b.n	8011a38 <_vfiprintf_r+0x20>
 8011af2:	4b4f      	ldr	r3, [pc, #316]	; (8011c30 <_vfiprintf_r+0x218>)
 8011af4:	429c      	cmp	r4, r3
 8011af6:	bf08      	it	eq
 8011af8:	68f4      	ldreq	r4, [r6, #12]
 8011afa:	e79d      	b.n	8011a38 <_vfiprintf_r+0x20>
 8011afc:	4621      	mov	r1, r4
 8011afe:	4630      	mov	r0, r6
 8011b00:	f000 faaa 	bl	8012058 <__swsetup_r>
 8011b04:	2800      	cmp	r0, #0
 8011b06:	d09d      	beq.n	8011a44 <_vfiprintf_r+0x2c>
 8011b08:	f04f 30ff 	mov.w	r0, #4294967295
 8011b0c:	b01d      	add	sp, #116	; 0x74
 8011b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b12:	46a8      	mov	r8, r5
 8011b14:	e7a2      	b.n	8011a5c <_vfiprintf_r+0x44>
 8011b16:	4a44      	ldr	r2, [pc, #272]	; (8011c28 <_vfiprintf_r+0x210>)
 8011b18:	1a80      	subs	r0, r0, r2
 8011b1a:	fa0b f000 	lsl.w	r0, fp, r0
 8011b1e:	4318      	orrs	r0, r3
 8011b20:	9004      	str	r0, [sp, #16]
 8011b22:	4645      	mov	r5, r8
 8011b24:	e7be      	b.n	8011aa4 <_vfiprintf_r+0x8c>
 8011b26:	9a03      	ldr	r2, [sp, #12]
 8011b28:	1d11      	adds	r1, r2, #4
 8011b2a:	6812      	ldr	r2, [r2, #0]
 8011b2c:	9103      	str	r1, [sp, #12]
 8011b2e:	2a00      	cmp	r2, #0
 8011b30:	db01      	blt.n	8011b36 <_vfiprintf_r+0x11e>
 8011b32:	9207      	str	r2, [sp, #28]
 8011b34:	e004      	b.n	8011b40 <_vfiprintf_r+0x128>
 8011b36:	4252      	negs	r2, r2
 8011b38:	f043 0302 	orr.w	r3, r3, #2
 8011b3c:	9207      	str	r2, [sp, #28]
 8011b3e:	9304      	str	r3, [sp, #16]
 8011b40:	f898 3000 	ldrb.w	r3, [r8]
 8011b44:	2b2e      	cmp	r3, #46	; 0x2e
 8011b46:	d10e      	bne.n	8011b66 <_vfiprintf_r+0x14e>
 8011b48:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8011b4e:	d138      	bne.n	8011bc2 <_vfiprintf_r+0x1aa>
 8011b50:	9b03      	ldr	r3, [sp, #12]
 8011b52:	1d1a      	adds	r2, r3, #4
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	9203      	str	r2, [sp, #12]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	bfb8      	it	lt
 8011b5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011b60:	f108 0802 	add.w	r8, r8, #2
 8011b64:	9305      	str	r3, [sp, #20]
 8011b66:	4d33      	ldr	r5, [pc, #204]	; (8011c34 <_vfiprintf_r+0x21c>)
 8011b68:	f898 1000 	ldrb.w	r1, [r8]
 8011b6c:	2203      	movs	r2, #3
 8011b6e:	4628      	mov	r0, r5
 8011b70:	f7ee fb36 	bl	80001e0 <memchr>
 8011b74:	b140      	cbz	r0, 8011b88 <_vfiprintf_r+0x170>
 8011b76:	2340      	movs	r3, #64	; 0x40
 8011b78:	1b40      	subs	r0, r0, r5
 8011b7a:	fa03 f000 	lsl.w	r0, r3, r0
 8011b7e:	9b04      	ldr	r3, [sp, #16]
 8011b80:	4303      	orrs	r3, r0
 8011b82:	f108 0801 	add.w	r8, r8, #1
 8011b86:	9304      	str	r3, [sp, #16]
 8011b88:	f898 1000 	ldrb.w	r1, [r8]
 8011b8c:	482a      	ldr	r0, [pc, #168]	; (8011c38 <_vfiprintf_r+0x220>)
 8011b8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011b92:	2206      	movs	r2, #6
 8011b94:	f108 0701 	add.w	r7, r8, #1
 8011b98:	f7ee fb22 	bl	80001e0 <memchr>
 8011b9c:	2800      	cmp	r0, #0
 8011b9e:	d037      	beq.n	8011c10 <_vfiprintf_r+0x1f8>
 8011ba0:	4b26      	ldr	r3, [pc, #152]	; (8011c3c <_vfiprintf_r+0x224>)
 8011ba2:	bb1b      	cbnz	r3, 8011bec <_vfiprintf_r+0x1d4>
 8011ba4:	9b03      	ldr	r3, [sp, #12]
 8011ba6:	3307      	adds	r3, #7
 8011ba8:	f023 0307 	bic.w	r3, r3, #7
 8011bac:	3308      	adds	r3, #8
 8011bae:	9303      	str	r3, [sp, #12]
 8011bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bb2:	444b      	add	r3, r9
 8011bb4:	9309      	str	r3, [sp, #36]	; 0x24
 8011bb6:	e750      	b.n	8011a5a <_vfiprintf_r+0x42>
 8011bb8:	fb05 3202 	mla	r2, r5, r2, r3
 8011bbc:	2001      	movs	r0, #1
 8011bbe:	4688      	mov	r8, r1
 8011bc0:	e78a      	b.n	8011ad8 <_vfiprintf_r+0xc0>
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	f108 0801 	add.w	r8, r8, #1
 8011bc8:	9305      	str	r3, [sp, #20]
 8011bca:	4619      	mov	r1, r3
 8011bcc:	250a      	movs	r5, #10
 8011bce:	4640      	mov	r0, r8
 8011bd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011bd4:	3a30      	subs	r2, #48	; 0x30
 8011bd6:	2a09      	cmp	r2, #9
 8011bd8:	d903      	bls.n	8011be2 <_vfiprintf_r+0x1ca>
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d0c3      	beq.n	8011b66 <_vfiprintf_r+0x14e>
 8011bde:	9105      	str	r1, [sp, #20]
 8011be0:	e7c1      	b.n	8011b66 <_vfiprintf_r+0x14e>
 8011be2:	fb05 2101 	mla	r1, r5, r1, r2
 8011be6:	2301      	movs	r3, #1
 8011be8:	4680      	mov	r8, r0
 8011bea:	e7f0      	b.n	8011bce <_vfiprintf_r+0x1b6>
 8011bec:	ab03      	add	r3, sp, #12
 8011bee:	9300      	str	r3, [sp, #0]
 8011bf0:	4622      	mov	r2, r4
 8011bf2:	4b13      	ldr	r3, [pc, #76]	; (8011c40 <_vfiprintf_r+0x228>)
 8011bf4:	a904      	add	r1, sp, #16
 8011bf6:	4630      	mov	r0, r6
 8011bf8:	f3af 8000 	nop.w
 8011bfc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011c00:	4681      	mov	r9, r0
 8011c02:	d1d5      	bne.n	8011bb0 <_vfiprintf_r+0x198>
 8011c04:	89a3      	ldrh	r3, [r4, #12]
 8011c06:	065b      	lsls	r3, r3, #25
 8011c08:	f53f af7e 	bmi.w	8011b08 <_vfiprintf_r+0xf0>
 8011c0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011c0e:	e77d      	b.n	8011b0c <_vfiprintf_r+0xf4>
 8011c10:	ab03      	add	r3, sp, #12
 8011c12:	9300      	str	r3, [sp, #0]
 8011c14:	4622      	mov	r2, r4
 8011c16:	4b0a      	ldr	r3, [pc, #40]	; (8011c40 <_vfiprintf_r+0x228>)
 8011c18:	a904      	add	r1, sp, #16
 8011c1a:	4630      	mov	r0, r6
 8011c1c:	f000 f888 	bl	8011d30 <_printf_i>
 8011c20:	e7ec      	b.n	8011bfc <_vfiprintf_r+0x1e4>
 8011c22:	bf00      	nop
 8011c24:	080133a8 	.word	0x080133a8
 8011c28:	08013354 	.word	0x08013354
 8011c2c:	080133c8 	.word	0x080133c8
 8011c30:	08013388 	.word	0x08013388
 8011c34:	0801335a 	.word	0x0801335a
 8011c38:	0801335e 	.word	0x0801335e
 8011c3c:	00000000 	.word	0x00000000
 8011c40:	080119f3 	.word	0x080119f3

08011c44 <_printf_common>:
 8011c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c48:	4691      	mov	r9, r2
 8011c4a:	461f      	mov	r7, r3
 8011c4c:	688a      	ldr	r2, [r1, #8]
 8011c4e:	690b      	ldr	r3, [r1, #16]
 8011c50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011c54:	4293      	cmp	r3, r2
 8011c56:	bfb8      	it	lt
 8011c58:	4613      	movlt	r3, r2
 8011c5a:	f8c9 3000 	str.w	r3, [r9]
 8011c5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011c62:	4606      	mov	r6, r0
 8011c64:	460c      	mov	r4, r1
 8011c66:	b112      	cbz	r2, 8011c6e <_printf_common+0x2a>
 8011c68:	3301      	adds	r3, #1
 8011c6a:	f8c9 3000 	str.w	r3, [r9]
 8011c6e:	6823      	ldr	r3, [r4, #0]
 8011c70:	0699      	lsls	r1, r3, #26
 8011c72:	bf42      	ittt	mi
 8011c74:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011c78:	3302      	addmi	r3, #2
 8011c7a:	f8c9 3000 	strmi.w	r3, [r9]
 8011c7e:	6825      	ldr	r5, [r4, #0]
 8011c80:	f015 0506 	ands.w	r5, r5, #6
 8011c84:	d107      	bne.n	8011c96 <_printf_common+0x52>
 8011c86:	f104 0a19 	add.w	sl, r4, #25
 8011c8a:	68e3      	ldr	r3, [r4, #12]
 8011c8c:	f8d9 2000 	ldr.w	r2, [r9]
 8011c90:	1a9b      	subs	r3, r3, r2
 8011c92:	42ab      	cmp	r3, r5
 8011c94:	dc28      	bgt.n	8011ce8 <_printf_common+0xa4>
 8011c96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011c9a:	6822      	ldr	r2, [r4, #0]
 8011c9c:	3300      	adds	r3, #0
 8011c9e:	bf18      	it	ne
 8011ca0:	2301      	movne	r3, #1
 8011ca2:	0692      	lsls	r2, r2, #26
 8011ca4:	d42d      	bmi.n	8011d02 <_printf_common+0xbe>
 8011ca6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011caa:	4639      	mov	r1, r7
 8011cac:	4630      	mov	r0, r6
 8011cae:	47c0      	blx	r8
 8011cb0:	3001      	adds	r0, #1
 8011cb2:	d020      	beq.n	8011cf6 <_printf_common+0xb2>
 8011cb4:	6823      	ldr	r3, [r4, #0]
 8011cb6:	68e5      	ldr	r5, [r4, #12]
 8011cb8:	f8d9 2000 	ldr.w	r2, [r9]
 8011cbc:	f003 0306 	and.w	r3, r3, #6
 8011cc0:	2b04      	cmp	r3, #4
 8011cc2:	bf08      	it	eq
 8011cc4:	1aad      	subeq	r5, r5, r2
 8011cc6:	68a3      	ldr	r3, [r4, #8]
 8011cc8:	6922      	ldr	r2, [r4, #16]
 8011cca:	bf0c      	ite	eq
 8011ccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011cd0:	2500      	movne	r5, #0
 8011cd2:	4293      	cmp	r3, r2
 8011cd4:	bfc4      	itt	gt
 8011cd6:	1a9b      	subgt	r3, r3, r2
 8011cd8:	18ed      	addgt	r5, r5, r3
 8011cda:	f04f 0900 	mov.w	r9, #0
 8011cde:	341a      	adds	r4, #26
 8011ce0:	454d      	cmp	r5, r9
 8011ce2:	d11a      	bne.n	8011d1a <_printf_common+0xd6>
 8011ce4:	2000      	movs	r0, #0
 8011ce6:	e008      	b.n	8011cfa <_printf_common+0xb6>
 8011ce8:	2301      	movs	r3, #1
 8011cea:	4652      	mov	r2, sl
 8011cec:	4639      	mov	r1, r7
 8011cee:	4630      	mov	r0, r6
 8011cf0:	47c0      	blx	r8
 8011cf2:	3001      	adds	r0, #1
 8011cf4:	d103      	bne.n	8011cfe <_printf_common+0xba>
 8011cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8011cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cfe:	3501      	adds	r5, #1
 8011d00:	e7c3      	b.n	8011c8a <_printf_common+0x46>
 8011d02:	18e1      	adds	r1, r4, r3
 8011d04:	1c5a      	adds	r2, r3, #1
 8011d06:	2030      	movs	r0, #48	; 0x30
 8011d08:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011d0c:	4422      	add	r2, r4
 8011d0e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011d12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011d16:	3302      	adds	r3, #2
 8011d18:	e7c5      	b.n	8011ca6 <_printf_common+0x62>
 8011d1a:	2301      	movs	r3, #1
 8011d1c:	4622      	mov	r2, r4
 8011d1e:	4639      	mov	r1, r7
 8011d20:	4630      	mov	r0, r6
 8011d22:	47c0      	blx	r8
 8011d24:	3001      	adds	r0, #1
 8011d26:	d0e6      	beq.n	8011cf6 <_printf_common+0xb2>
 8011d28:	f109 0901 	add.w	r9, r9, #1
 8011d2c:	e7d8      	b.n	8011ce0 <_printf_common+0x9c>
	...

08011d30 <_printf_i>:
 8011d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011d34:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011d38:	460c      	mov	r4, r1
 8011d3a:	7e09      	ldrb	r1, [r1, #24]
 8011d3c:	b085      	sub	sp, #20
 8011d3e:	296e      	cmp	r1, #110	; 0x6e
 8011d40:	4617      	mov	r7, r2
 8011d42:	4606      	mov	r6, r0
 8011d44:	4698      	mov	r8, r3
 8011d46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d48:	f000 80b3 	beq.w	8011eb2 <_printf_i+0x182>
 8011d4c:	d822      	bhi.n	8011d94 <_printf_i+0x64>
 8011d4e:	2963      	cmp	r1, #99	; 0x63
 8011d50:	d036      	beq.n	8011dc0 <_printf_i+0x90>
 8011d52:	d80a      	bhi.n	8011d6a <_printf_i+0x3a>
 8011d54:	2900      	cmp	r1, #0
 8011d56:	f000 80b9 	beq.w	8011ecc <_printf_i+0x19c>
 8011d5a:	2958      	cmp	r1, #88	; 0x58
 8011d5c:	f000 8083 	beq.w	8011e66 <_printf_i+0x136>
 8011d60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d64:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011d68:	e032      	b.n	8011dd0 <_printf_i+0xa0>
 8011d6a:	2964      	cmp	r1, #100	; 0x64
 8011d6c:	d001      	beq.n	8011d72 <_printf_i+0x42>
 8011d6e:	2969      	cmp	r1, #105	; 0x69
 8011d70:	d1f6      	bne.n	8011d60 <_printf_i+0x30>
 8011d72:	6820      	ldr	r0, [r4, #0]
 8011d74:	6813      	ldr	r3, [r2, #0]
 8011d76:	0605      	lsls	r5, r0, #24
 8011d78:	f103 0104 	add.w	r1, r3, #4
 8011d7c:	d52a      	bpl.n	8011dd4 <_printf_i+0xa4>
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	6011      	str	r1, [r2, #0]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	da03      	bge.n	8011d8e <_printf_i+0x5e>
 8011d86:	222d      	movs	r2, #45	; 0x2d
 8011d88:	425b      	negs	r3, r3
 8011d8a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011d8e:	486f      	ldr	r0, [pc, #444]	; (8011f4c <_printf_i+0x21c>)
 8011d90:	220a      	movs	r2, #10
 8011d92:	e039      	b.n	8011e08 <_printf_i+0xd8>
 8011d94:	2973      	cmp	r1, #115	; 0x73
 8011d96:	f000 809d 	beq.w	8011ed4 <_printf_i+0x1a4>
 8011d9a:	d808      	bhi.n	8011dae <_printf_i+0x7e>
 8011d9c:	296f      	cmp	r1, #111	; 0x6f
 8011d9e:	d020      	beq.n	8011de2 <_printf_i+0xb2>
 8011da0:	2970      	cmp	r1, #112	; 0x70
 8011da2:	d1dd      	bne.n	8011d60 <_printf_i+0x30>
 8011da4:	6823      	ldr	r3, [r4, #0]
 8011da6:	f043 0320 	orr.w	r3, r3, #32
 8011daa:	6023      	str	r3, [r4, #0]
 8011dac:	e003      	b.n	8011db6 <_printf_i+0x86>
 8011dae:	2975      	cmp	r1, #117	; 0x75
 8011db0:	d017      	beq.n	8011de2 <_printf_i+0xb2>
 8011db2:	2978      	cmp	r1, #120	; 0x78
 8011db4:	d1d4      	bne.n	8011d60 <_printf_i+0x30>
 8011db6:	2378      	movs	r3, #120	; 0x78
 8011db8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011dbc:	4864      	ldr	r0, [pc, #400]	; (8011f50 <_printf_i+0x220>)
 8011dbe:	e055      	b.n	8011e6c <_printf_i+0x13c>
 8011dc0:	6813      	ldr	r3, [r2, #0]
 8011dc2:	1d19      	adds	r1, r3, #4
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	6011      	str	r1, [r2, #0]
 8011dc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011dcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	e08c      	b.n	8011eee <_printf_i+0x1be>
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	6011      	str	r1, [r2, #0]
 8011dd8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011ddc:	bf18      	it	ne
 8011dde:	b21b      	sxthne	r3, r3
 8011de0:	e7cf      	b.n	8011d82 <_printf_i+0x52>
 8011de2:	6813      	ldr	r3, [r2, #0]
 8011de4:	6825      	ldr	r5, [r4, #0]
 8011de6:	1d18      	adds	r0, r3, #4
 8011de8:	6010      	str	r0, [r2, #0]
 8011dea:	0628      	lsls	r0, r5, #24
 8011dec:	d501      	bpl.n	8011df2 <_printf_i+0xc2>
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	e002      	b.n	8011df8 <_printf_i+0xc8>
 8011df2:	0668      	lsls	r0, r5, #25
 8011df4:	d5fb      	bpl.n	8011dee <_printf_i+0xbe>
 8011df6:	881b      	ldrh	r3, [r3, #0]
 8011df8:	4854      	ldr	r0, [pc, #336]	; (8011f4c <_printf_i+0x21c>)
 8011dfa:	296f      	cmp	r1, #111	; 0x6f
 8011dfc:	bf14      	ite	ne
 8011dfe:	220a      	movne	r2, #10
 8011e00:	2208      	moveq	r2, #8
 8011e02:	2100      	movs	r1, #0
 8011e04:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011e08:	6865      	ldr	r5, [r4, #4]
 8011e0a:	60a5      	str	r5, [r4, #8]
 8011e0c:	2d00      	cmp	r5, #0
 8011e0e:	f2c0 8095 	blt.w	8011f3c <_printf_i+0x20c>
 8011e12:	6821      	ldr	r1, [r4, #0]
 8011e14:	f021 0104 	bic.w	r1, r1, #4
 8011e18:	6021      	str	r1, [r4, #0]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d13d      	bne.n	8011e9a <_printf_i+0x16a>
 8011e1e:	2d00      	cmp	r5, #0
 8011e20:	f040 808e 	bne.w	8011f40 <_printf_i+0x210>
 8011e24:	4665      	mov	r5, ip
 8011e26:	2a08      	cmp	r2, #8
 8011e28:	d10b      	bne.n	8011e42 <_printf_i+0x112>
 8011e2a:	6823      	ldr	r3, [r4, #0]
 8011e2c:	07db      	lsls	r3, r3, #31
 8011e2e:	d508      	bpl.n	8011e42 <_printf_i+0x112>
 8011e30:	6923      	ldr	r3, [r4, #16]
 8011e32:	6862      	ldr	r2, [r4, #4]
 8011e34:	429a      	cmp	r2, r3
 8011e36:	bfde      	ittt	le
 8011e38:	2330      	movle	r3, #48	; 0x30
 8011e3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011e3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011e42:	ebac 0305 	sub.w	r3, ip, r5
 8011e46:	6123      	str	r3, [r4, #16]
 8011e48:	f8cd 8000 	str.w	r8, [sp]
 8011e4c:	463b      	mov	r3, r7
 8011e4e:	aa03      	add	r2, sp, #12
 8011e50:	4621      	mov	r1, r4
 8011e52:	4630      	mov	r0, r6
 8011e54:	f7ff fef6 	bl	8011c44 <_printf_common>
 8011e58:	3001      	adds	r0, #1
 8011e5a:	d14d      	bne.n	8011ef8 <_printf_i+0x1c8>
 8011e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e60:	b005      	add	sp, #20
 8011e62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011e66:	4839      	ldr	r0, [pc, #228]	; (8011f4c <_printf_i+0x21c>)
 8011e68:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011e6c:	6813      	ldr	r3, [r2, #0]
 8011e6e:	6821      	ldr	r1, [r4, #0]
 8011e70:	1d1d      	adds	r5, r3, #4
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	6015      	str	r5, [r2, #0]
 8011e76:	060a      	lsls	r2, r1, #24
 8011e78:	d50b      	bpl.n	8011e92 <_printf_i+0x162>
 8011e7a:	07ca      	lsls	r2, r1, #31
 8011e7c:	bf44      	itt	mi
 8011e7e:	f041 0120 	orrmi.w	r1, r1, #32
 8011e82:	6021      	strmi	r1, [r4, #0]
 8011e84:	b91b      	cbnz	r3, 8011e8e <_printf_i+0x15e>
 8011e86:	6822      	ldr	r2, [r4, #0]
 8011e88:	f022 0220 	bic.w	r2, r2, #32
 8011e8c:	6022      	str	r2, [r4, #0]
 8011e8e:	2210      	movs	r2, #16
 8011e90:	e7b7      	b.n	8011e02 <_printf_i+0xd2>
 8011e92:	064d      	lsls	r5, r1, #25
 8011e94:	bf48      	it	mi
 8011e96:	b29b      	uxthmi	r3, r3
 8011e98:	e7ef      	b.n	8011e7a <_printf_i+0x14a>
 8011e9a:	4665      	mov	r5, ip
 8011e9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011ea0:	fb02 3311 	mls	r3, r2, r1, r3
 8011ea4:	5cc3      	ldrb	r3, [r0, r3]
 8011ea6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011eaa:	460b      	mov	r3, r1
 8011eac:	2900      	cmp	r1, #0
 8011eae:	d1f5      	bne.n	8011e9c <_printf_i+0x16c>
 8011eb0:	e7b9      	b.n	8011e26 <_printf_i+0xf6>
 8011eb2:	6813      	ldr	r3, [r2, #0]
 8011eb4:	6825      	ldr	r5, [r4, #0]
 8011eb6:	6961      	ldr	r1, [r4, #20]
 8011eb8:	1d18      	adds	r0, r3, #4
 8011eba:	6010      	str	r0, [r2, #0]
 8011ebc:	0628      	lsls	r0, r5, #24
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	d501      	bpl.n	8011ec6 <_printf_i+0x196>
 8011ec2:	6019      	str	r1, [r3, #0]
 8011ec4:	e002      	b.n	8011ecc <_printf_i+0x19c>
 8011ec6:	066a      	lsls	r2, r5, #25
 8011ec8:	d5fb      	bpl.n	8011ec2 <_printf_i+0x192>
 8011eca:	8019      	strh	r1, [r3, #0]
 8011ecc:	2300      	movs	r3, #0
 8011ece:	6123      	str	r3, [r4, #16]
 8011ed0:	4665      	mov	r5, ip
 8011ed2:	e7b9      	b.n	8011e48 <_printf_i+0x118>
 8011ed4:	6813      	ldr	r3, [r2, #0]
 8011ed6:	1d19      	adds	r1, r3, #4
 8011ed8:	6011      	str	r1, [r2, #0]
 8011eda:	681d      	ldr	r5, [r3, #0]
 8011edc:	6862      	ldr	r2, [r4, #4]
 8011ede:	2100      	movs	r1, #0
 8011ee0:	4628      	mov	r0, r5
 8011ee2:	f7ee f97d 	bl	80001e0 <memchr>
 8011ee6:	b108      	cbz	r0, 8011eec <_printf_i+0x1bc>
 8011ee8:	1b40      	subs	r0, r0, r5
 8011eea:	6060      	str	r0, [r4, #4]
 8011eec:	6863      	ldr	r3, [r4, #4]
 8011eee:	6123      	str	r3, [r4, #16]
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ef6:	e7a7      	b.n	8011e48 <_printf_i+0x118>
 8011ef8:	6923      	ldr	r3, [r4, #16]
 8011efa:	462a      	mov	r2, r5
 8011efc:	4639      	mov	r1, r7
 8011efe:	4630      	mov	r0, r6
 8011f00:	47c0      	blx	r8
 8011f02:	3001      	adds	r0, #1
 8011f04:	d0aa      	beq.n	8011e5c <_printf_i+0x12c>
 8011f06:	6823      	ldr	r3, [r4, #0]
 8011f08:	079b      	lsls	r3, r3, #30
 8011f0a:	d413      	bmi.n	8011f34 <_printf_i+0x204>
 8011f0c:	68e0      	ldr	r0, [r4, #12]
 8011f0e:	9b03      	ldr	r3, [sp, #12]
 8011f10:	4298      	cmp	r0, r3
 8011f12:	bfb8      	it	lt
 8011f14:	4618      	movlt	r0, r3
 8011f16:	e7a3      	b.n	8011e60 <_printf_i+0x130>
 8011f18:	2301      	movs	r3, #1
 8011f1a:	464a      	mov	r2, r9
 8011f1c:	4639      	mov	r1, r7
 8011f1e:	4630      	mov	r0, r6
 8011f20:	47c0      	blx	r8
 8011f22:	3001      	adds	r0, #1
 8011f24:	d09a      	beq.n	8011e5c <_printf_i+0x12c>
 8011f26:	3501      	adds	r5, #1
 8011f28:	68e3      	ldr	r3, [r4, #12]
 8011f2a:	9a03      	ldr	r2, [sp, #12]
 8011f2c:	1a9b      	subs	r3, r3, r2
 8011f2e:	42ab      	cmp	r3, r5
 8011f30:	dcf2      	bgt.n	8011f18 <_printf_i+0x1e8>
 8011f32:	e7eb      	b.n	8011f0c <_printf_i+0x1dc>
 8011f34:	2500      	movs	r5, #0
 8011f36:	f104 0919 	add.w	r9, r4, #25
 8011f3a:	e7f5      	b.n	8011f28 <_printf_i+0x1f8>
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d1ac      	bne.n	8011e9a <_printf_i+0x16a>
 8011f40:	7803      	ldrb	r3, [r0, #0]
 8011f42:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011f46:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011f4a:	e76c      	b.n	8011e26 <_printf_i+0xf6>
 8011f4c:	08013365 	.word	0x08013365
 8011f50:	08013376 	.word	0x08013376

08011f54 <_sbrk_r>:
 8011f54:	b538      	push	{r3, r4, r5, lr}
 8011f56:	4c06      	ldr	r4, [pc, #24]	; (8011f70 <_sbrk_r+0x1c>)
 8011f58:	2300      	movs	r3, #0
 8011f5a:	4605      	mov	r5, r0
 8011f5c:	4608      	mov	r0, r1
 8011f5e:	6023      	str	r3, [r4, #0]
 8011f60:	f7f2 fcb8 	bl	80048d4 <_sbrk>
 8011f64:	1c43      	adds	r3, r0, #1
 8011f66:	d102      	bne.n	8011f6e <_sbrk_r+0x1a>
 8011f68:	6823      	ldr	r3, [r4, #0]
 8011f6a:	b103      	cbz	r3, 8011f6e <_sbrk_r+0x1a>
 8011f6c:	602b      	str	r3, [r5, #0]
 8011f6e:	bd38      	pop	{r3, r4, r5, pc}
 8011f70:	200023f0 	.word	0x200023f0

08011f74 <siprintf>:
 8011f74:	b40e      	push	{r1, r2, r3}
 8011f76:	b500      	push	{lr}
 8011f78:	b09c      	sub	sp, #112	; 0x70
 8011f7a:	ab1d      	add	r3, sp, #116	; 0x74
 8011f7c:	9002      	str	r0, [sp, #8]
 8011f7e:	9006      	str	r0, [sp, #24]
 8011f80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011f84:	4809      	ldr	r0, [pc, #36]	; (8011fac <siprintf+0x38>)
 8011f86:	9107      	str	r1, [sp, #28]
 8011f88:	9104      	str	r1, [sp, #16]
 8011f8a:	4909      	ldr	r1, [pc, #36]	; (8011fb0 <siprintf+0x3c>)
 8011f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f90:	9105      	str	r1, [sp, #20]
 8011f92:	6800      	ldr	r0, [r0, #0]
 8011f94:	9301      	str	r3, [sp, #4]
 8011f96:	a902      	add	r1, sp, #8
 8011f98:	f000 fb4e 	bl	8012638 <_svfiprintf_r>
 8011f9c:	9b02      	ldr	r3, [sp, #8]
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	701a      	strb	r2, [r3, #0]
 8011fa2:	b01c      	add	sp, #112	; 0x70
 8011fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011fa8:	b003      	add	sp, #12
 8011faa:	4770      	bx	lr
 8011fac:	200001ec 	.word	0x200001ec
 8011fb0:	ffff0208 	.word	0xffff0208

08011fb4 <__swbuf_r>:
 8011fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fb6:	460e      	mov	r6, r1
 8011fb8:	4614      	mov	r4, r2
 8011fba:	4605      	mov	r5, r0
 8011fbc:	b118      	cbz	r0, 8011fc6 <__swbuf_r+0x12>
 8011fbe:	6983      	ldr	r3, [r0, #24]
 8011fc0:	b90b      	cbnz	r3, 8011fc6 <__swbuf_r+0x12>
 8011fc2:	f000 f9af 	bl	8012324 <__sinit>
 8011fc6:	4b21      	ldr	r3, [pc, #132]	; (801204c <__swbuf_r+0x98>)
 8011fc8:	429c      	cmp	r4, r3
 8011fca:	d12a      	bne.n	8012022 <__swbuf_r+0x6e>
 8011fcc:	686c      	ldr	r4, [r5, #4]
 8011fce:	69a3      	ldr	r3, [r4, #24]
 8011fd0:	60a3      	str	r3, [r4, #8]
 8011fd2:	89a3      	ldrh	r3, [r4, #12]
 8011fd4:	071a      	lsls	r2, r3, #28
 8011fd6:	d52e      	bpl.n	8012036 <__swbuf_r+0x82>
 8011fd8:	6923      	ldr	r3, [r4, #16]
 8011fda:	b363      	cbz	r3, 8012036 <__swbuf_r+0x82>
 8011fdc:	6923      	ldr	r3, [r4, #16]
 8011fde:	6820      	ldr	r0, [r4, #0]
 8011fe0:	1ac0      	subs	r0, r0, r3
 8011fe2:	6963      	ldr	r3, [r4, #20]
 8011fe4:	b2f6      	uxtb	r6, r6
 8011fe6:	4283      	cmp	r3, r0
 8011fe8:	4637      	mov	r7, r6
 8011fea:	dc04      	bgt.n	8011ff6 <__swbuf_r+0x42>
 8011fec:	4621      	mov	r1, r4
 8011fee:	4628      	mov	r0, r5
 8011ff0:	f000 f92e 	bl	8012250 <_fflush_r>
 8011ff4:	bb28      	cbnz	r0, 8012042 <__swbuf_r+0x8e>
 8011ff6:	68a3      	ldr	r3, [r4, #8]
 8011ff8:	3b01      	subs	r3, #1
 8011ffa:	60a3      	str	r3, [r4, #8]
 8011ffc:	6823      	ldr	r3, [r4, #0]
 8011ffe:	1c5a      	adds	r2, r3, #1
 8012000:	6022      	str	r2, [r4, #0]
 8012002:	701e      	strb	r6, [r3, #0]
 8012004:	6963      	ldr	r3, [r4, #20]
 8012006:	3001      	adds	r0, #1
 8012008:	4283      	cmp	r3, r0
 801200a:	d004      	beq.n	8012016 <__swbuf_r+0x62>
 801200c:	89a3      	ldrh	r3, [r4, #12]
 801200e:	07db      	lsls	r3, r3, #31
 8012010:	d519      	bpl.n	8012046 <__swbuf_r+0x92>
 8012012:	2e0a      	cmp	r6, #10
 8012014:	d117      	bne.n	8012046 <__swbuf_r+0x92>
 8012016:	4621      	mov	r1, r4
 8012018:	4628      	mov	r0, r5
 801201a:	f000 f919 	bl	8012250 <_fflush_r>
 801201e:	b190      	cbz	r0, 8012046 <__swbuf_r+0x92>
 8012020:	e00f      	b.n	8012042 <__swbuf_r+0x8e>
 8012022:	4b0b      	ldr	r3, [pc, #44]	; (8012050 <__swbuf_r+0x9c>)
 8012024:	429c      	cmp	r4, r3
 8012026:	d101      	bne.n	801202c <__swbuf_r+0x78>
 8012028:	68ac      	ldr	r4, [r5, #8]
 801202a:	e7d0      	b.n	8011fce <__swbuf_r+0x1a>
 801202c:	4b09      	ldr	r3, [pc, #36]	; (8012054 <__swbuf_r+0xa0>)
 801202e:	429c      	cmp	r4, r3
 8012030:	bf08      	it	eq
 8012032:	68ec      	ldreq	r4, [r5, #12]
 8012034:	e7cb      	b.n	8011fce <__swbuf_r+0x1a>
 8012036:	4621      	mov	r1, r4
 8012038:	4628      	mov	r0, r5
 801203a:	f000 f80d 	bl	8012058 <__swsetup_r>
 801203e:	2800      	cmp	r0, #0
 8012040:	d0cc      	beq.n	8011fdc <__swbuf_r+0x28>
 8012042:	f04f 37ff 	mov.w	r7, #4294967295
 8012046:	4638      	mov	r0, r7
 8012048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801204a:	bf00      	nop
 801204c:	080133a8 	.word	0x080133a8
 8012050:	080133c8 	.word	0x080133c8
 8012054:	08013388 	.word	0x08013388

08012058 <__swsetup_r>:
 8012058:	4b32      	ldr	r3, [pc, #200]	; (8012124 <__swsetup_r+0xcc>)
 801205a:	b570      	push	{r4, r5, r6, lr}
 801205c:	681d      	ldr	r5, [r3, #0]
 801205e:	4606      	mov	r6, r0
 8012060:	460c      	mov	r4, r1
 8012062:	b125      	cbz	r5, 801206e <__swsetup_r+0x16>
 8012064:	69ab      	ldr	r3, [r5, #24]
 8012066:	b913      	cbnz	r3, 801206e <__swsetup_r+0x16>
 8012068:	4628      	mov	r0, r5
 801206a:	f000 f95b 	bl	8012324 <__sinit>
 801206e:	4b2e      	ldr	r3, [pc, #184]	; (8012128 <__swsetup_r+0xd0>)
 8012070:	429c      	cmp	r4, r3
 8012072:	d10f      	bne.n	8012094 <__swsetup_r+0x3c>
 8012074:	686c      	ldr	r4, [r5, #4]
 8012076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801207a:	b29a      	uxth	r2, r3
 801207c:	0715      	lsls	r5, r2, #28
 801207e:	d42c      	bmi.n	80120da <__swsetup_r+0x82>
 8012080:	06d0      	lsls	r0, r2, #27
 8012082:	d411      	bmi.n	80120a8 <__swsetup_r+0x50>
 8012084:	2209      	movs	r2, #9
 8012086:	6032      	str	r2, [r6, #0]
 8012088:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801208c:	81a3      	strh	r3, [r4, #12]
 801208e:	f04f 30ff 	mov.w	r0, #4294967295
 8012092:	e03e      	b.n	8012112 <__swsetup_r+0xba>
 8012094:	4b25      	ldr	r3, [pc, #148]	; (801212c <__swsetup_r+0xd4>)
 8012096:	429c      	cmp	r4, r3
 8012098:	d101      	bne.n	801209e <__swsetup_r+0x46>
 801209a:	68ac      	ldr	r4, [r5, #8]
 801209c:	e7eb      	b.n	8012076 <__swsetup_r+0x1e>
 801209e:	4b24      	ldr	r3, [pc, #144]	; (8012130 <__swsetup_r+0xd8>)
 80120a0:	429c      	cmp	r4, r3
 80120a2:	bf08      	it	eq
 80120a4:	68ec      	ldreq	r4, [r5, #12]
 80120a6:	e7e6      	b.n	8012076 <__swsetup_r+0x1e>
 80120a8:	0751      	lsls	r1, r2, #29
 80120aa:	d512      	bpl.n	80120d2 <__swsetup_r+0x7a>
 80120ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80120ae:	b141      	cbz	r1, 80120c2 <__swsetup_r+0x6a>
 80120b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80120b4:	4299      	cmp	r1, r3
 80120b6:	d002      	beq.n	80120be <__swsetup_r+0x66>
 80120b8:	4630      	mov	r0, r6
 80120ba:	f7ff fbdb 	bl	8011874 <_free_r>
 80120be:	2300      	movs	r3, #0
 80120c0:	6363      	str	r3, [r4, #52]	; 0x34
 80120c2:	89a3      	ldrh	r3, [r4, #12]
 80120c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80120c8:	81a3      	strh	r3, [r4, #12]
 80120ca:	2300      	movs	r3, #0
 80120cc:	6063      	str	r3, [r4, #4]
 80120ce:	6923      	ldr	r3, [r4, #16]
 80120d0:	6023      	str	r3, [r4, #0]
 80120d2:	89a3      	ldrh	r3, [r4, #12]
 80120d4:	f043 0308 	orr.w	r3, r3, #8
 80120d8:	81a3      	strh	r3, [r4, #12]
 80120da:	6923      	ldr	r3, [r4, #16]
 80120dc:	b94b      	cbnz	r3, 80120f2 <__swsetup_r+0x9a>
 80120de:	89a3      	ldrh	r3, [r4, #12]
 80120e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80120e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80120e8:	d003      	beq.n	80120f2 <__swsetup_r+0x9a>
 80120ea:	4621      	mov	r1, r4
 80120ec:	4630      	mov	r0, r6
 80120ee:	f000 f9c7 	bl	8012480 <__smakebuf_r>
 80120f2:	89a2      	ldrh	r2, [r4, #12]
 80120f4:	f012 0301 	ands.w	r3, r2, #1
 80120f8:	d00c      	beq.n	8012114 <__swsetup_r+0xbc>
 80120fa:	2300      	movs	r3, #0
 80120fc:	60a3      	str	r3, [r4, #8]
 80120fe:	6963      	ldr	r3, [r4, #20]
 8012100:	425b      	negs	r3, r3
 8012102:	61a3      	str	r3, [r4, #24]
 8012104:	6923      	ldr	r3, [r4, #16]
 8012106:	b953      	cbnz	r3, 801211e <__swsetup_r+0xc6>
 8012108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801210c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012110:	d1ba      	bne.n	8012088 <__swsetup_r+0x30>
 8012112:	bd70      	pop	{r4, r5, r6, pc}
 8012114:	0792      	lsls	r2, r2, #30
 8012116:	bf58      	it	pl
 8012118:	6963      	ldrpl	r3, [r4, #20]
 801211a:	60a3      	str	r3, [r4, #8]
 801211c:	e7f2      	b.n	8012104 <__swsetup_r+0xac>
 801211e:	2000      	movs	r0, #0
 8012120:	e7f7      	b.n	8012112 <__swsetup_r+0xba>
 8012122:	bf00      	nop
 8012124:	200001ec 	.word	0x200001ec
 8012128:	080133a8 	.word	0x080133a8
 801212c:	080133c8 	.word	0x080133c8
 8012130:	08013388 	.word	0x08013388

08012134 <abort>:
 8012134:	b508      	push	{r3, lr}
 8012136:	2006      	movs	r0, #6
 8012138:	f000 fb9e 	bl	8012878 <raise>
 801213c:	2001      	movs	r0, #1
 801213e:	f7f2 fb51 	bl	80047e4 <_exit>
	...

08012144 <__sflush_r>:
 8012144:	898a      	ldrh	r2, [r1, #12]
 8012146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801214a:	4605      	mov	r5, r0
 801214c:	0710      	lsls	r0, r2, #28
 801214e:	460c      	mov	r4, r1
 8012150:	d458      	bmi.n	8012204 <__sflush_r+0xc0>
 8012152:	684b      	ldr	r3, [r1, #4]
 8012154:	2b00      	cmp	r3, #0
 8012156:	dc05      	bgt.n	8012164 <__sflush_r+0x20>
 8012158:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801215a:	2b00      	cmp	r3, #0
 801215c:	dc02      	bgt.n	8012164 <__sflush_r+0x20>
 801215e:	2000      	movs	r0, #0
 8012160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012164:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012166:	2e00      	cmp	r6, #0
 8012168:	d0f9      	beq.n	801215e <__sflush_r+0x1a>
 801216a:	2300      	movs	r3, #0
 801216c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012170:	682f      	ldr	r7, [r5, #0]
 8012172:	6a21      	ldr	r1, [r4, #32]
 8012174:	602b      	str	r3, [r5, #0]
 8012176:	d032      	beq.n	80121de <__sflush_r+0x9a>
 8012178:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801217a:	89a3      	ldrh	r3, [r4, #12]
 801217c:	075a      	lsls	r2, r3, #29
 801217e:	d505      	bpl.n	801218c <__sflush_r+0x48>
 8012180:	6863      	ldr	r3, [r4, #4]
 8012182:	1ac0      	subs	r0, r0, r3
 8012184:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012186:	b10b      	cbz	r3, 801218c <__sflush_r+0x48>
 8012188:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801218a:	1ac0      	subs	r0, r0, r3
 801218c:	2300      	movs	r3, #0
 801218e:	4602      	mov	r2, r0
 8012190:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012192:	6a21      	ldr	r1, [r4, #32]
 8012194:	4628      	mov	r0, r5
 8012196:	47b0      	blx	r6
 8012198:	1c43      	adds	r3, r0, #1
 801219a:	89a3      	ldrh	r3, [r4, #12]
 801219c:	d106      	bne.n	80121ac <__sflush_r+0x68>
 801219e:	6829      	ldr	r1, [r5, #0]
 80121a0:	291d      	cmp	r1, #29
 80121a2:	d848      	bhi.n	8012236 <__sflush_r+0xf2>
 80121a4:	4a29      	ldr	r2, [pc, #164]	; (801224c <__sflush_r+0x108>)
 80121a6:	40ca      	lsrs	r2, r1
 80121a8:	07d6      	lsls	r6, r2, #31
 80121aa:	d544      	bpl.n	8012236 <__sflush_r+0xf2>
 80121ac:	2200      	movs	r2, #0
 80121ae:	6062      	str	r2, [r4, #4]
 80121b0:	04d9      	lsls	r1, r3, #19
 80121b2:	6922      	ldr	r2, [r4, #16]
 80121b4:	6022      	str	r2, [r4, #0]
 80121b6:	d504      	bpl.n	80121c2 <__sflush_r+0x7e>
 80121b8:	1c42      	adds	r2, r0, #1
 80121ba:	d101      	bne.n	80121c0 <__sflush_r+0x7c>
 80121bc:	682b      	ldr	r3, [r5, #0]
 80121be:	b903      	cbnz	r3, 80121c2 <__sflush_r+0x7e>
 80121c0:	6560      	str	r0, [r4, #84]	; 0x54
 80121c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80121c4:	602f      	str	r7, [r5, #0]
 80121c6:	2900      	cmp	r1, #0
 80121c8:	d0c9      	beq.n	801215e <__sflush_r+0x1a>
 80121ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121ce:	4299      	cmp	r1, r3
 80121d0:	d002      	beq.n	80121d8 <__sflush_r+0x94>
 80121d2:	4628      	mov	r0, r5
 80121d4:	f7ff fb4e 	bl	8011874 <_free_r>
 80121d8:	2000      	movs	r0, #0
 80121da:	6360      	str	r0, [r4, #52]	; 0x34
 80121dc:	e7c0      	b.n	8012160 <__sflush_r+0x1c>
 80121de:	2301      	movs	r3, #1
 80121e0:	4628      	mov	r0, r5
 80121e2:	47b0      	blx	r6
 80121e4:	1c41      	adds	r1, r0, #1
 80121e6:	d1c8      	bne.n	801217a <__sflush_r+0x36>
 80121e8:	682b      	ldr	r3, [r5, #0]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d0c5      	beq.n	801217a <__sflush_r+0x36>
 80121ee:	2b1d      	cmp	r3, #29
 80121f0:	d001      	beq.n	80121f6 <__sflush_r+0xb2>
 80121f2:	2b16      	cmp	r3, #22
 80121f4:	d101      	bne.n	80121fa <__sflush_r+0xb6>
 80121f6:	602f      	str	r7, [r5, #0]
 80121f8:	e7b1      	b.n	801215e <__sflush_r+0x1a>
 80121fa:	89a3      	ldrh	r3, [r4, #12]
 80121fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012200:	81a3      	strh	r3, [r4, #12]
 8012202:	e7ad      	b.n	8012160 <__sflush_r+0x1c>
 8012204:	690f      	ldr	r7, [r1, #16]
 8012206:	2f00      	cmp	r7, #0
 8012208:	d0a9      	beq.n	801215e <__sflush_r+0x1a>
 801220a:	0793      	lsls	r3, r2, #30
 801220c:	680e      	ldr	r6, [r1, #0]
 801220e:	bf08      	it	eq
 8012210:	694b      	ldreq	r3, [r1, #20]
 8012212:	600f      	str	r7, [r1, #0]
 8012214:	bf18      	it	ne
 8012216:	2300      	movne	r3, #0
 8012218:	eba6 0807 	sub.w	r8, r6, r7
 801221c:	608b      	str	r3, [r1, #8]
 801221e:	f1b8 0f00 	cmp.w	r8, #0
 8012222:	dd9c      	ble.n	801215e <__sflush_r+0x1a>
 8012224:	4643      	mov	r3, r8
 8012226:	463a      	mov	r2, r7
 8012228:	6a21      	ldr	r1, [r4, #32]
 801222a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801222c:	4628      	mov	r0, r5
 801222e:	47b0      	blx	r6
 8012230:	2800      	cmp	r0, #0
 8012232:	dc06      	bgt.n	8012242 <__sflush_r+0xfe>
 8012234:	89a3      	ldrh	r3, [r4, #12]
 8012236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801223a:	81a3      	strh	r3, [r4, #12]
 801223c:	f04f 30ff 	mov.w	r0, #4294967295
 8012240:	e78e      	b.n	8012160 <__sflush_r+0x1c>
 8012242:	4407      	add	r7, r0
 8012244:	eba8 0800 	sub.w	r8, r8, r0
 8012248:	e7e9      	b.n	801221e <__sflush_r+0xda>
 801224a:	bf00      	nop
 801224c:	20400001 	.word	0x20400001

08012250 <_fflush_r>:
 8012250:	b538      	push	{r3, r4, r5, lr}
 8012252:	690b      	ldr	r3, [r1, #16]
 8012254:	4605      	mov	r5, r0
 8012256:	460c      	mov	r4, r1
 8012258:	b1db      	cbz	r3, 8012292 <_fflush_r+0x42>
 801225a:	b118      	cbz	r0, 8012264 <_fflush_r+0x14>
 801225c:	6983      	ldr	r3, [r0, #24]
 801225e:	b90b      	cbnz	r3, 8012264 <_fflush_r+0x14>
 8012260:	f000 f860 	bl	8012324 <__sinit>
 8012264:	4b0c      	ldr	r3, [pc, #48]	; (8012298 <_fflush_r+0x48>)
 8012266:	429c      	cmp	r4, r3
 8012268:	d109      	bne.n	801227e <_fflush_r+0x2e>
 801226a:	686c      	ldr	r4, [r5, #4]
 801226c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012270:	b17b      	cbz	r3, 8012292 <_fflush_r+0x42>
 8012272:	4621      	mov	r1, r4
 8012274:	4628      	mov	r0, r5
 8012276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801227a:	f7ff bf63 	b.w	8012144 <__sflush_r>
 801227e:	4b07      	ldr	r3, [pc, #28]	; (801229c <_fflush_r+0x4c>)
 8012280:	429c      	cmp	r4, r3
 8012282:	d101      	bne.n	8012288 <_fflush_r+0x38>
 8012284:	68ac      	ldr	r4, [r5, #8]
 8012286:	e7f1      	b.n	801226c <_fflush_r+0x1c>
 8012288:	4b05      	ldr	r3, [pc, #20]	; (80122a0 <_fflush_r+0x50>)
 801228a:	429c      	cmp	r4, r3
 801228c:	bf08      	it	eq
 801228e:	68ec      	ldreq	r4, [r5, #12]
 8012290:	e7ec      	b.n	801226c <_fflush_r+0x1c>
 8012292:	2000      	movs	r0, #0
 8012294:	bd38      	pop	{r3, r4, r5, pc}
 8012296:	bf00      	nop
 8012298:	080133a8 	.word	0x080133a8
 801229c:	080133c8 	.word	0x080133c8
 80122a0:	08013388 	.word	0x08013388

080122a4 <std>:
 80122a4:	2300      	movs	r3, #0
 80122a6:	b510      	push	{r4, lr}
 80122a8:	4604      	mov	r4, r0
 80122aa:	e9c0 3300 	strd	r3, r3, [r0]
 80122ae:	6083      	str	r3, [r0, #8]
 80122b0:	8181      	strh	r1, [r0, #12]
 80122b2:	6643      	str	r3, [r0, #100]	; 0x64
 80122b4:	81c2      	strh	r2, [r0, #14]
 80122b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80122ba:	6183      	str	r3, [r0, #24]
 80122bc:	4619      	mov	r1, r3
 80122be:	2208      	movs	r2, #8
 80122c0:	305c      	adds	r0, #92	; 0x5c
 80122c2:	f7ff face 	bl	8011862 <memset>
 80122c6:	4b05      	ldr	r3, [pc, #20]	; (80122dc <std+0x38>)
 80122c8:	6263      	str	r3, [r4, #36]	; 0x24
 80122ca:	4b05      	ldr	r3, [pc, #20]	; (80122e0 <std+0x3c>)
 80122cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80122ce:	4b05      	ldr	r3, [pc, #20]	; (80122e4 <std+0x40>)
 80122d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80122d2:	4b05      	ldr	r3, [pc, #20]	; (80122e8 <std+0x44>)
 80122d4:	6224      	str	r4, [r4, #32]
 80122d6:	6323      	str	r3, [r4, #48]	; 0x30
 80122d8:	bd10      	pop	{r4, pc}
 80122da:	bf00      	nop
 80122dc:	080128b1 	.word	0x080128b1
 80122e0:	080128d3 	.word	0x080128d3
 80122e4:	0801290b 	.word	0x0801290b
 80122e8:	0801292f 	.word	0x0801292f

080122ec <_cleanup_r>:
 80122ec:	4901      	ldr	r1, [pc, #4]	; (80122f4 <_cleanup_r+0x8>)
 80122ee:	f000 b885 	b.w	80123fc <_fwalk_reent>
 80122f2:	bf00      	nop
 80122f4:	08012251 	.word	0x08012251

080122f8 <__sfmoreglue>:
 80122f8:	b570      	push	{r4, r5, r6, lr}
 80122fa:	1e4a      	subs	r2, r1, #1
 80122fc:	2568      	movs	r5, #104	; 0x68
 80122fe:	4355      	muls	r5, r2
 8012300:	460e      	mov	r6, r1
 8012302:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012306:	f7ff fb03 	bl	8011910 <_malloc_r>
 801230a:	4604      	mov	r4, r0
 801230c:	b140      	cbz	r0, 8012320 <__sfmoreglue+0x28>
 801230e:	2100      	movs	r1, #0
 8012310:	e9c0 1600 	strd	r1, r6, [r0]
 8012314:	300c      	adds	r0, #12
 8012316:	60a0      	str	r0, [r4, #8]
 8012318:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801231c:	f7ff faa1 	bl	8011862 <memset>
 8012320:	4620      	mov	r0, r4
 8012322:	bd70      	pop	{r4, r5, r6, pc}

08012324 <__sinit>:
 8012324:	6983      	ldr	r3, [r0, #24]
 8012326:	b510      	push	{r4, lr}
 8012328:	4604      	mov	r4, r0
 801232a:	bb33      	cbnz	r3, 801237a <__sinit+0x56>
 801232c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012330:	6503      	str	r3, [r0, #80]	; 0x50
 8012332:	4b12      	ldr	r3, [pc, #72]	; (801237c <__sinit+0x58>)
 8012334:	4a12      	ldr	r2, [pc, #72]	; (8012380 <__sinit+0x5c>)
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	6282      	str	r2, [r0, #40]	; 0x28
 801233a:	4298      	cmp	r0, r3
 801233c:	bf04      	itt	eq
 801233e:	2301      	moveq	r3, #1
 8012340:	6183      	streq	r3, [r0, #24]
 8012342:	f000 f81f 	bl	8012384 <__sfp>
 8012346:	6060      	str	r0, [r4, #4]
 8012348:	4620      	mov	r0, r4
 801234a:	f000 f81b 	bl	8012384 <__sfp>
 801234e:	60a0      	str	r0, [r4, #8]
 8012350:	4620      	mov	r0, r4
 8012352:	f000 f817 	bl	8012384 <__sfp>
 8012356:	2200      	movs	r2, #0
 8012358:	60e0      	str	r0, [r4, #12]
 801235a:	2104      	movs	r1, #4
 801235c:	6860      	ldr	r0, [r4, #4]
 801235e:	f7ff ffa1 	bl	80122a4 <std>
 8012362:	2201      	movs	r2, #1
 8012364:	2109      	movs	r1, #9
 8012366:	68a0      	ldr	r0, [r4, #8]
 8012368:	f7ff ff9c 	bl	80122a4 <std>
 801236c:	2202      	movs	r2, #2
 801236e:	2112      	movs	r1, #18
 8012370:	68e0      	ldr	r0, [r4, #12]
 8012372:	f7ff ff97 	bl	80122a4 <std>
 8012376:	2301      	movs	r3, #1
 8012378:	61a3      	str	r3, [r4, #24]
 801237a:	bd10      	pop	{r4, pc}
 801237c:	08013350 	.word	0x08013350
 8012380:	080122ed 	.word	0x080122ed

08012384 <__sfp>:
 8012384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012386:	4b1b      	ldr	r3, [pc, #108]	; (80123f4 <__sfp+0x70>)
 8012388:	681e      	ldr	r6, [r3, #0]
 801238a:	69b3      	ldr	r3, [r6, #24]
 801238c:	4607      	mov	r7, r0
 801238e:	b913      	cbnz	r3, 8012396 <__sfp+0x12>
 8012390:	4630      	mov	r0, r6
 8012392:	f7ff ffc7 	bl	8012324 <__sinit>
 8012396:	3648      	adds	r6, #72	; 0x48
 8012398:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801239c:	3b01      	subs	r3, #1
 801239e:	d503      	bpl.n	80123a8 <__sfp+0x24>
 80123a0:	6833      	ldr	r3, [r6, #0]
 80123a2:	b133      	cbz	r3, 80123b2 <__sfp+0x2e>
 80123a4:	6836      	ldr	r6, [r6, #0]
 80123a6:	e7f7      	b.n	8012398 <__sfp+0x14>
 80123a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80123ac:	b16d      	cbz	r5, 80123ca <__sfp+0x46>
 80123ae:	3468      	adds	r4, #104	; 0x68
 80123b0:	e7f4      	b.n	801239c <__sfp+0x18>
 80123b2:	2104      	movs	r1, #4
 80123b4:	4638      	mov	r0, r7
 80123b6:	f7ff ff9f 	bl	80122f8 <__sfmoreglue>
 80123ba:	6030      	str	r0, [r6, #0]
 80123bc:	2800      	cmp	r0, #0
 80123be:	d1f1      	bne.n	80123a4 <__sfp+0x20>
 80123c0:	230c      	movs	r3, #12
 80123c2:	603b      	str	r3, [r7, #0]
 80123c4:	4604      	mov	r4, r0
 80123c6:	4620      	mov	r0, r4
 80123c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80123ca:	4b0b      	ldr	r3, [pc, #44]	; (80123f8 <__sfp+0x74>)
 80123cc:	6665      	str	r5, [r4, #100]	; 0x64
 80123ce:	e9c4 5500 	strd	r5, r5, [r4]
 80123d2:	60a5      	str	r5, [r4, #8]
 80123d4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80123d8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80123dc:	2208      	movs	r2, #8
 80123de:	4629      	mov	r1, r5
 80123e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80123e4:	f7ff fa3d 	bl	8011862 <memset>
 80123e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80123ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80123f0:	e7e9      	b.n	80123c6 <__sfp+0x42>
 80123f2:	bf00      	nop
 80123f4:	08013350 	.word	0x08013350
 80123f8:	ffff0001 	.word	0xffff0001

080123fc <_fwalk_reent>:
 80123fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012400:	4680      	mov	r8, r0
 8012402:	4689      	mov	r9, r1
 8012404:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012408:	2600      	movs	r6, #0
 801240a:	b914      	cbnz	r4, 8012412 <_fwalk_reent+0x16>
 801240c:	4630      	mov	r0, r6
 801240e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012412:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8012416:	3f01      	subs	r7, #1
 8012418:	d501      	bpl.n	801241e <_fwalk_reent+0x22>
 801241a:	6824      	ldr	r4, [r4, #0]
 801241c:	e7f5      	b.n	801240a <_fwalk_reent+0xe>
 801241e:	89ab      	ldrh	r3, [r5, #12]
 8012420:	2b01      	cmp	r3, #1
 8012422:	d907      	bls.n	8012434 <_fwalk_reent+0x38>
 8012424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012428:	3301      	adds	r3, #1
 801242a:	d003      	beq.n	8012434 <_fwalk_reent+0x38>
 801242c:	4629      	mov	r1, r5
 801242e:	4640      	mov	r0, r8
 8012430:	47c8      	blx	r9
 8012432:	4306      	orrs	r6, r0
 8012434:	3568      	adds	r5, #104	; 0x68
 8012436:	e7ee      	b.n	8012416 <_fwalk_reent+0x1a>

08012438 <__swhatbuf_r>:
 8012438:	b570      	push	{r4, r5, r6, lr}
 801243a:	460e      	mov	r6, r1
 801243c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012440:	2900      	cmp	r1, #0
 8012442:	b096      	sub	sp, #88	; 0x58
 8012444:	4614      	mov	r4, r2
 8012446:	461d      	mov	r5, r3
 8012448:	da07      	bge.n	801245a <__swhatbuf_r+0x22>
 801244a:	2300      	movs	r3, #0
 801244c:	602b      	str	r3, [r5, #0]
 801244e:	89b3      	ldrh	r3, [r6, #12]
 8012450:	061a      	lsls	r2, r3, #24
 8012452:	d410      	bmi.n	8012476 <__swhatbuf_r+0x3e>
 8012454:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012458:	e00e      	b.n	8012478 <__swhatbuf_r+0x40>
 801245a:	466a      	mov	r2, sp
 801245c:	f000 fa8e 	bl	801297c <_fstat_r>
 8012460:	2800      	cmp	r0, #0
 8012462:	dbf2      	blt.n	801244a <__swhatbuf_r+0x12>
 8012464:	9a01      	ldr	r2, [sp, #4]
 8012466:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801246a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801246e:	425a      	negs	r2, r3
 8012470:	415a      	adcs	r2, r3
 8012472:	602a      	str	r2, [r5, #0]
 8012474:	e7ee      	b.n	8012454 <__swhatbuf_r+0x1c>
 8012476:	2340      	movs	r3, #64	; 0x40
 8012478:	2000      	movs	r0, #0
 801247a:	6023      	str	r3, [r4, #0]
 801247c:	b016      	add	sp, #88	; 0x58
 801247e:	bd70      	pop	{r4, r5, r6, pc}

08012480 <__smakebuf_r>:
 8012480:	898b      	ldrh	r3, [r1, #12]
 8012482:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012484:	079d      	lsls	r5, r3, #30
 8012486:	4606      	mov	r6, r0
 8012488:	460c      	mov	r4, r1
 801248a:	d507      	bpl.n	801249c <__smakebuf_r+0x1c>
 801248c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012490:	6023      	str	r3, [r4, #0]
 8012492:	6123      	str	r3, [r4, #16]
 8012494:	2301      	movs	r3, #1
 8012496:	6163      	str	r3, [r4, #20]
 8012498:	b002      	add	sp, #8
 801249a:	bd70      	pop	{r4, r5, r6, pc}
 801249c:	ab01      	add	r3, sp, #4
 801249e:	466a      	mov	r2, sp
 80124a0:	f7ff ffca 	bl	8012438 <__swhatbuf_r>
 80124a4:	9900      	ldr	r1, [sp, #0]
 80124a6:	4605      	mov	r5, r0
 80124a8:	4630      	mov	r0, r6
 80124aa:	f7ff fa31 	bl	8011910 <_malloc_r>
 80124ae:	b948      	cbnz	r0, 80124c4 <__smakebuf_r+0x44>
 80124b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124b4:	059a      	lsls	r2, r3, #22
 80124b6:	d4ef      	bmi.n	8012498 <__smakebuf_r+0x18>
 80124b8:	f023 0303 	bic.w	r3, r3, #3
 80124bc:	f043 0302 	orr.w	r3, r3, #2
 80124c0:	81a3      	strh	r3, [r4, #12]
 80124c2:	e7e3      	b.n	801248c <__smakebuf_r+0xc>
 80124c4:	4b0d      	ldr	r3, [pc, #52]	; (80124fc <__smakebuf_r+0x7c>)
 80124c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80124c8:	89a3      	ldrh	r3, [r4, #12]
 80124ca:	6020      	str	r0, [r4, #0]
 80124cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124d0:	81a3      	strh	r3, [r4, #12]
 80124d2:	9b00      	ldr	r3, [sp, #0]
 80124d4:	6163      	str	r3, [r4, #20]
 80124d6:	9b01      	ldr	r3, [sp, #4]
 80124d8:	6120      	str	r0, [r4, #16]
 80124da:	b15b      	cbz	r3, 80124f4 <__smakebuf_r+0x74>
 80124dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80124e0:	4630      	mov	r0, r6
 80124e2:	f000 fa5d 	bl	80129a0 <_isatty_r>
 80124e6:	b128      	cbz	r0, 80124f4 <__smakebuf_r+0x74>
 80124e8:	89a3      	ldrh	r3, [r4, #12]
 80124ea:	f023 0303 	bic.w	r3, r3, #3
 80124ee:	f043 0301 	orr.w	r3, r3, #1
 80124f2:	81a3      	strh	r3, [r4, #12]
 80124f4:	89a3      	ldrh	r3, [r4, #12]
 80124f6:	431d      	orrs	r5, r3
 80124f8:	81a5      	strh	r5, [r4, #12]
 80124fa:	e7cd      	b.n	8012498 <__smakebuf_r+0x18>
 80124fc:	080122ed 	.word	0x080122ed

08012500 <memmove>:
 8012500:	4288      	cmp	r0, r1
 8012502:	b510      	push	{r4, lr}
 8012504:	eb01 0302 	add.w	r3, r1, r2
 8012508:	d807      	bhi.n	801251a <memmove+0x1a>
 801250a:	1e42      	subs	r2, r0, #1
 801250c:	4299      	cmp	r1, r3
 801250e:	d00a      	beq.n	8012526 <memmove+0x26>
 8012510:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012514:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012518:	e7f8      	b.n	801250c <memmove+0xc>
 801251a:	4283      	cmp	r3, r0
 801251c:	d9f5      	bls.n	801250a <memmove+0xa>
 801251e:	1881      	adds	r1, r0, r2
 8012520:	1ad2      	subs	r2, r2, r3
 8012522:	42d3      	cmn	r3, r2
 8012524:	d100      	bne.n	8012528 <memmove+0x28>
 8012526:	bd10      	pop	{r4, pc}
 8012528:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801252c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012530:	e7f7      	b.n	8012522 <memmove+0x22>

08012532 <__malloc_lock>:
 8012532:	4770      	bx	lr

08012534 <__malloc_unlock>:
 8012534:	4770      	bx	lr

08012536 <_realloc_r>:
 8012536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012538:	4607      	mov	r7, r0
 801253a:	4614      	mov	r4, r2
 801253c:	460e      	mov	r6, r1
 801253e:	b921      	cbnz	r1, 801254a <_realloc_r+0x14>
 8012540:	4611      	mov	r1, r2
 8012542:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012546:	f7ff b9e3 	b.w	8011910 <_malloc_r>
 801254a:	b922      	cbnz	r2, 8012556 <_realloc_r+0x20>
 801254c:	f7ff f992 	bl	8011874 <_free_r>
 8012550:	4625      	mov	r5, r4
 8012552:	4628      	mov	r0, r5
 8012554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012556:	f000 fa45 	bl	80129e4 <_malloc_usable_size_r>
 801255a:	42a0      	cmp	r0, r4
 801255c:	d20f      	bcs.n	801257e <_realloc_r+0x48>
 801255e:	4621      	mov	r1, r4
 8012560:	4638      	mov	r0, r7
 8012562:	f7ff f9d5 	bl	8011910 <_malloc_r>
 8012566:	4605      	mov	r5, r0
 8012568:	2800      	cmp	r0, #0
 801256a:	d0f2      	beq.n	8012552 <_realloc_r+0x1c>
 801256c:	4631      	mov	r1, r6
 801256e:	4622      	mov	r2, r4
 8012570:	f7ff f96c 	bl	801184c <memcpy>
 8012574:	4631      	mov	r1, r6
 8012576:	4638      	mov	r0, r7
 8012578:	f7ff f97c 	bl	8011874 <_free_r>
 801257c:	e7e9      	b.n	8012552 <_realloc_r+0x1c>
 801257e:	4635      	mov	r5, r6
 8012580:	e7e7      	b.n	8012552 <_realloc_r+0x1c>

08012582 <__ssputs_r>:
 8012582:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012586:	688e      	ldr	r6, [r1, #8]
 8012588:	429e      	cmp	r6, r3
 801258a:	4682      	mov	sl, r0
 801258c:	460c      	mov	r4, r1
 801258e:	4690      	mov	r8, r2
 8012590:	4699      	mov	r9, r3
 8012592:	d837      	bhi.n	8012604 <__ssputs_r+0x82>
 8012594:	898a      	ldrh	r2, [r1, #12]
 8012596:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801259a:	d031      	beq.n	8012600 <__ssputs_r+0x7e>
 801259c:	6825      	ldr	r5, [r4, #0]
 801259e:	6909      	ldr	r1, [r1, #16]
 80125a0:	1a6f      	subs	r7, r5, r1
 80125a2:	6965      	ldr	r5, [r4, #20]
 80125a4:	2302      	movs	r3, #2
 80125a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80125aa:	fb95 f5f3 	sdiv	r5, r5, r3
 80125ae:	f109 0301 	add.w	r3, r9, #1
 80125b2:	443b      	add	r3, r7
 80125b4:	429d      	cmp	r5, r3
 80125b6:	bf38      	it	cc
 80125b8:	461d      	movcc	r5, r3
 80125ba:	0553      	lsls	r3, r2, #21
 80125bc:	d530      	bpl.n	8012620 <__ssputs_r+0x9e>
 80125be:	4629      	mov	r1, r5
 80125c0:	f7ff f9a6 	bl	8011910 <_malloc_r>
 80125c4:	4606      	mov	r6, r0
 80125c6:	b950      	cbnz	r0, 80125de <__ssputs_r+0x5c>
 80125c8:	230c      	movs	r3, #12
 80125ca:	f8ca 3000 	str.w	r3, [sl]
 80125ce:	89a3      	ldrh	r3, [r4, #12]
 80125d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80125d4:	81a3      	strh	r3, [r4, #12]
 80125d6:	f04f 30ff 	mov.w	r0, #4294967295
 80125da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125de:	463a      	mov	r2, r7
 80125e0:	6921      	ldr	r1, [r4, #16]
 80125e2:	f7ff f933 	bl	801184c <memcpy>
 80125e6:	89a3      	ldrh	r3, [r4, #12]
 80125e8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80125ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80125f0:	81a3      	strh	r3, [r4, #12]
 80125f2:	6126      	str	r6, [r4, #16]
 80125f4:	6165      	str	r5, [r4, #20]
 80125f6:	443e      	add	r6, r7
 80125f8:	1bed      	subs	r5, r5, r7
 80125fa:	6026      	str	r6, [r4, #0]
 80125fc:	60a5      	str	r5, [r4, #8]
 80125fe:	464e      	mov	r6, r9
 8012600:	454e      	cmp	r6, r9
 8012602:	d900      	bls.n	8012606 <__ssputs_r+0x84>
 8012604:	464e      	mov	r6, r9
 8012606:	4632      	mov	r2, r6
 8012608:	4641      	mov	r1, r8
 801260a:	6820      	ldr	r0, [r4, #0]
 801260c:	f7ff ff78 	bl	8012500 <memmove>
 8012610:	68a3      	ldr	r3, [r4, #8]
 8012612:	1b9b      	subs	r3, r3, r6
 8012614:	60a3      	str	r3, [r4, #8]
 8012616:	6823      	ldr	r3, [r4, #0]
 8012618:	441e      	add	r6, r3
 801261a:	6026      	str	r6, [r4, #0]
 801261c:	2000      	movs	r0, #0
 801261e:	e7dc      	b.n	80125da <__ssputs_r+0x58>
 8012620:	462a      	mov	r2, r5
 8012622:	f7ff ff88 	bl	8012536 <_realloc_r>
 8012626:	4606      	mov	r6, r0
 8012628:	2800      	cmp	r0, #0
 801262a:	d1e2      	bne.n	80125f2 <__ssputs_r+0x70>
 801262c:	6921      	ldr	r1, [r4, #16]
 801262e:	4650      	mov	r0, sl
 8012630:	f7ff f920 	bl	8011874 <_free_r>
 8012634:	e7c8      	b.n	80125c8 <__ssputs_r+0x46>
	...

08012638 <_svfiprintf_r>:
 8012638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801263c:	461d      	mov	r5, r3
 801263e:	898b      	ldrh	r3, [r1, #12]
 8012640:	061f      	lsls	r7, r3, #24
 8012642:	b09d      	sub	sp, #116	; 0x74
 8012644:	4680      	mov	r8, r0
 8012646:	460c      	mov	r4, r1
 8012648:	4616      	mov	r6, r2
 801264a:	d50f      	bpl.n	801266c <_svfiprintf_r+0x34>
 801264c:	690b      	ldr	r3, [r1, #16]
 801264e:	b96b      	cbnz	r3, 801266c <_svfiprintf_r+0x34>
 8012650:	2140      	movs	r1, #64	; 0x40
 8012652:	f7ff f95d 	bl	8011910 <_malloc_r>
 8012656:	6020      	str	r0, [r4, #0]
 8012658:	6120      	str	r0, [r4, #16]
 801265a:	b928      	cbnz	r0, 8012668 <_svfiprintf_r+0x30>
 801265c:	230c      	movs	r3, #12
 801265e:	f8c8 3000 	str.w	r3, [r8]
 8012662:	f04f 30ff 	mov.w	r0, #4294967295
 8012666:	e0c8      	b.n	80127fa <_svfiprintf_r+0x1c2>
 8012668:	2340      	movs	r3, #64	; 0x40
 801266a:	6163      	str	r3, [r4, #20]
 801266c:	2300      	movs	r3, #0
 801266e:	9309      	str	r3, [sp, #36]	; 0x24
 8012670:	2320      	movs	r3, #32
 8012672:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012676:	2330      	movs	r3, #48	; 0x30
 8012678:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801267c:	9503      	str	r5, [sp, #12]
 801267e:	f04f 0b01 	mov.w	fp, #1
 8012682:	4637      	mov	r7, r6
 8012684:	463d      	mov	r5, r7
 8012686:	f815 3b01 	ldrb.w	r3, [r5], #1
 801268a:	b10b      	cbz	r3, 8012690 <_svfiprintf_r+0x58>
 801268c:	2b25      	cmp	r3, #37	; 0x25
 801268e:	d13e      	bne.n	801270e <_svfiprintf_r+0xd6>
 8012690:	ebb7 0a06 	subs.w	sl, r7, r6
 8012694:	d00b      	beq.n	80126ae <_svfiprintf_r+0x76>
 8012696:	4653      	mov	r3, sl
 8012698:	4632      	mov	r2, r6
 801269a:	4621      	mov	r1, r4
 801269c:	4640      	mov	r0, r8
 801269e:	f7ff ff70 	bl	8012582 <__ssputs_r>
 80126a2:	3001      	adds	r0, #1
 80126a4:	f000 80a4 	beq.w	80127f0 <_svfiprintf_r+0x1b8>
 80126a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126aa:	4453      	add	r3, sl
 80126ac:	9309      	str	r3, [sp, #36]	; 0x24
 80126ae:	783b      	ldrb	r3, [r7, #0]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	f000 809d 	beq.w	80127f0 <_svfiprintf_r+0x1b8>
 80126b6:	2300      	movs	r3, #0
 80126b8:	f04f 32ff 	mov.w	r2, #4294967295
 80126bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80126c0:	9304      	str	r3, [sp, #16]
 80126c2:	9307      	str	r3, [sp, #28]
 80126c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80126c8:	931a      	str	r3, [sp, #104]	; 0x68
 80126ca:	462f      	mov	r7, r5
 80126cc:	2205      	movs	r2, #5
 80126ce:	f817 1b01 	ldrb.w	r1, [r7], #1
 80126d2:	4850      	ldr	r0, [pc, #320]	; (8012814 <_svfiprintf_r+0x1dc>)
 80126d4:	f7ed fd84 	bl	80001e0 <memchr>
 80126d8:	9b04      	ldr	r3, [sp, #16]
 80126da:	b9d0      	cbnz	r0, 8012712 <_svfiprintf_r+0xda>
 80126dc:	06d9      	lsls	r1, r3, #27
 80126de:	bf44      	itt	mi
 80126e0:	2220      	movmi	r2, #32
 80126e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80126e6:	071a      	lsls	r2, r3, #28
 80126e8:	bf44      	itt	mi
 80126ea:	222b      	movmi	r2, #43	; 0x2b
 80126ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80126f0:	782a      	ldrb	r2, [r5, #0]
 80126f2:	2a2a      	cmp	r2, #42	; 0x2a
 80126f4:	d015      	beq.n	8012722 <_svfiprintf_r+0xea>
 80126f6:	9a07      	ldr	r2, [sp, #28]
 80126f8:	462f      	mov	r7, r5
 80126fa:	2000      	movs	r0, #0
 80126fc:	250a      	movs	r5, #10
 80126fe:	4639      	mov	r1, r7
 8012700:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012704:	3b30      	subs	r3, #48	; 0x30
 8012706:	2b09      	cmp	r3, #9
 8012708:	d94d      	bls.n	80127a6 <_svfiprintf_r+0x16e>
 801270a:	b1b8      	cbz	r0, 801273c <_svfiprintf_r+0x104>
 801270c:	e00f      	b.n	801272e <_svfiprintf_r+0xf6>
 801270e:	462f      	mov	r7, r5
 8012710:	e7b8      	b.n	8012684 <_svfiprintf_r+0x4c>
 8012712:	4a40      	ldr	r2, [pc, #256]	; (8012814 <_svfiprintf_r+0x1dc>)
 8012714:	1a80      	subs	r0, r0, r2
 8012716:	fa0b f000 	lsl.w	r0, fp, r0
 801271a:	4318      	orrs	r0, r3
 801271c:	9004      	str	r0, [sp, #16]
 801271e:	463d      	mov	r5, r7
 8012720:	e7d3      	b.n	80126ca <_svfiprintf_r+0x92>
 8012722:	9a03      	ldr	r2, [sp, #12]
 8012724:	1d11      	adds	r1, r2, #4
 8012726:	6812      	ldr	r2, [r2, #0]
 8012728:	9103      	str	r1, [sp, #12]
 801272a:	2a00      	cmp	r2, #0
 801272c:	db01      	blt.n	8012732 <_svfiprintf_r+0xfa>
 801272e:	9207      	str	r2, [sp, #28]
 8012730:	e004      	b.n	801273c <_svfiprintf_r+0x104>
 8012732:	4252      	negs	r2, r2
 8012734:	f043 0302 	orr.w	r3, r3, #2
 8012738:	9207      	str	r2, [sp, #28]
 801273a:	9304      	str	r3, [sp, #16]
 801273c:	783b      	ldrb	r3, [r7, #0]
 801273e:	2b2e      	cmp	r3, #46	; 0x2e
 8012740:	d10c      	bne.n	801275c <_svfiprintf_r+0x124>
 8012742:	787b      	ldrb	r3, [r7, #1]
 8012744:	2b2a      	cmp	r3, #42	; 0x2a
 8012746:	d133      	bne.n	80127b0 <_svfiprintf_r+0x178>
 8012748:	9b03      	ldr	r3, [sp, #12]
 801274a:	1d1a      	adds	r2, r3, #4
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	9203      	str	r2, [sp, #12]
 8012750:	2b00      	cmp	r3, #0
 8012752:	bfb8      	it	lt
 8012754:	f04f 33ff 	movlt.w	r3, #4294967295
 8012758:	3702      	adds	r7, #2
 801275a:	9305      	str	r3, [sp, #20]
 801275c:	4d2e      	ldr	r5, [pc, #184]	; (8012818 <_svfiprintf_r+0x1e0>)
 801275e:	7839      	ldrb	r1, [r7, #0]
 8012760:	2203      	movs	r2, #3
 8012762:	4628      	mov	r0, r5
 8012764:	f7ed fd3c 	bl	80001e0 <memchr>
 8012768:	b138      	cbz	r0, 801277a <_svfiprintf_r+0x142>
 801276a:	2340      	movs	r3, #64	; 0x40
 801276c:	1b40      	subs	r0, r0, r5
 801276e:	fa03 f000 	lsl.w	r0, r3, r0
 8012772:	9b04      	ldr	r3, [sp, #16]
 8012774:	4303      	orrs	r3, r0
 8012776:	3701      	adds	r7, #1
 8012778:	9304      	str	r3, [sp, #16]
 801277a:	7839      	ldrb	r1, [r7, #0]
 801277c:	4827      	ldr	r0, [pc, #156]	; (801281c <_svfiprintf_r+0x1e4>)
 801277e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012782:	2206      	movs	r2, #6
 8012784:	1c7e      	adds	r6, r7, #1
 8012786:	f7ed fd2b 	bl	80001e0 <memchr>
 801278a:	2800      	cmp	r0, #0
 801278c:	d038      	beq.n	8012800 <_svfiprintf_r+0x1c8>
 801278e:	4b24      	ldr	r3, [pc, #144]	; (8012820 <_svfiprintf_r+0x1e8>)
 8012790:	bb13      	cbnz	r3, 80127d8 <_svfiprintf_r+0x1a0>
 8012792:	9b03      	ldr	r3, [sp, #12]
 8012794:	3307      	adds	r3, #7
 8012796:	f023 0307 	bic.w	r3, r3, #7
 801279a:	3308      	adds	r3, #8
 801279c:	9303      	str	r3, [sp, #12]
 801279e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127a0:	444b      	add	r3, r9
 80127a2:	9309      	str	r3, [sp, #36]	; 0x24
 80127a4:	e76d      	b.n	8012682 <_svfiprintf_r+0x4a>
 80127a6:	fb05 3202 	mla	r2, r5, r2, r3
 80127aa:	2001      	movs	r0, #1
 80127ac:	460f      	mov	r7, r1
 80127ae:	e7a6      	b.n	80126fe <_svfiprintf_r+0xc6>
 80127b0:	2300      	movs	r3, #0
 80127b2:	3701      	adds	r7, #1
 80127b4:	9305      	str	r3, [sp, #20]
 80127b6:	4619      	mov	r1, r3
 80127b8:	250a      	movs	r5, #10
 80127ba:	4638      	mov	r0, r7
 80127bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80127c0:	3a30      	subs	r2, #48	; 0x30
 80127c2:	2a09      	cmp	r2, #9
 80127c4:	d903      	bls.n	80127ce <_svfiprintf_r+0x196>
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d0c8      	beq.n	801275c <_svfiprintf_r+0x124>
 80127ca:	9105      	str	r1, [sp, #20]
 80127cc:	e7c6      	b.n	801275c <_svfiprintf_r+0x124>
 80127ce:	fb05 2101 	mla	r1, r5, r1, r2
 80127d2:	2301      	movs	r3, #1
 80127d4:	4607      	mov	r7, r0
 80127d6:	e7f0      	b.n	80127ba <_svfiprintf_r+0x182>
 80127d8:	ab03      	add	r3, sp, #12
 80127da:	9300      	str	r3, [sp, #0]
 80127dc:	4622      	mov	r2, r4
 80127de:	4b11      	ldr	r3, [pc, #68]	; (8012824 <_svfiprintf_r+0x1ec>)
 80127e0:	a904      	add	r1, sp, #16
 80127e2:	4640      	mov	r0, r8
 80127e4:	f3af 8000 	nop.w
 80127e8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80127ec:	4681      	mov	r9, r0
 80127ee:	d1d6      	bne.n	801279e <_svfiprintf_r+0x166>
 80127f0:	89a3      	ldrh	r3, [r4, #12]
 80127f2:	065b      	lsls	r3, r3, #25
 80127f4:	f53f af35 	bmi.w	8012662 <_svfiprintf_r+0x2a>
 80127f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80127fa:	b01d      	add	sp, #116	; 0x74
 80127fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012800:	ab03      	add	r3, sp, #12
 8012802:	9300      	str	r3, [sp, #0]
 8012804:	4622      	mov	r2, r4
 8012806:	4b07      	ldr	r3, [pc, #28]	; (8012824 <_svfiprintf_r+0x1ec>)
 8012808:	a904      	add	r1, sp, #16
 801280a:	4640      	mov	r0, r8
 801280c:	f7ff fa90 	bl	8011d30 <_printf_i>
 8012810:	e7ea      	b.n	80127e8 <_svfiprintf_r+0x1b0>
 8012812:	bf00      	nop
 8012814:	08013354 	.word	0x08013354
 8012818:	0801335a 	.word	0x0801335a
 801281c:	0801335e 	.word	0x0801335e
 8012820:	00000000 	.word	0x00000000
 8012824:	08012583 	.word	0x08012583

08012828 <_raise_r>:
 8012828:	291f      	cmp	r1, #31
 801282a:	b538      	push	{r3, r4, r5, lr}
 801282c:	4604      	mov	r4, r0
 801282e:	460d      	mov	r5, r1
 8012830:	d904      	bls.n	801283c <_raise_r+0x14>
 8012832:	2316      	movs	r3, #22
 8012834:	6003      	str	r3, [r0, #0]
 8012836:	f04f 30ff 	mov.w	r0, #4294967295
 801283a:	bd38      	pop	{r3, r4, r5, pc}
 801283c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801283e:	b112      	cbz	r2, 8012846 <_raise_r+0x1e>
 8012840:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012844:	b94b      	cbnz	r3, 801285a <_raise_r+0x32>
 8012846:	4620      	mov	r0, r4
 8012848:	f000 f830 	bl	80128ac <_getpid_r>
 801284c:	462a      	mov	r2, r5
 801284e:	4601      	mov	r1, r0
 8012850:	4620      	mov	r0, r4
 8012852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012856:	f000 b817 	b.w	8012888 <_kill_r>
 801285a:	2b01      	cmp	r3, #1
 801285c:	d00a      	beq.n	8012874 <_raise_r+0x4c>
 801285e:	1c59      	adds	r1, r3, #1
 8012860:	d103      	bne.n	801286a <_raise_r+0x42>
 8012862:	2316      	movs	r3, #22
 8012864:	6003      	str	r3, [r0, #0]
 8012866:	2001      	movs	r0, #1
 8012868:	e7e7      	b.n	801283a <_raise_r+0x12>
 801286a:	2400      	movs	r4, #0
 801286c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012870:	4628      	mov	r0, r5
 8012872:	4798      	blx	r3
 8012874:	2000      	movs	r0, #0
 8012876:	e7e0      	b.n	801283a <_raise_r+0x12>

08012878 <raise>:
 8012878:	4b02      	ldr	r3, [pc, #8]	; (8012884 <raise+0xc>)
 801287a:	4601      	mov	r1, r0
 801287c:	6818      	ldr	r0, [r3, #0]
 801287e:	f7ff bfd3 	b.w	8012828 <_raise_r>
 8012882:	bf00      	nop
 8012884:	200001ec 	.word	0x200001ec

08012888 <_kill_r>:
 8012888:	b538      	push	{r3, r4, r5, lr}
 801288a:	4c07      	ldr	r4, [pc, #28]	; (80128a8 <_kill_r+0x20>)
 801288c:	2300      	movs	r3, #0
 801288e:	4605      	mov	r5, r0
 8012890:	4608      	mov	r0, r1
 8012892:	4611      	mov	r1, r2
 8012894:	6023      	str	r3, [r4, #0]
 8012896:	f7f1 ff95 	bl	80047c4 <_kill>
 801289a:	1c43      	adds	r3, r0, #1
 801289c:	d102      	bne.n	80128a4 <_kill_r+0x1c>
 801289e:	6823      	ldr	r3, [r4, #0]
 80128a0:	b103      	cbz	r3, 80128a4 <_kill_r+0x1c>
 80128a2:	602b      	str	r3, [r5, #0]
 80128a4:	bd38      	pop	{r3, r4, r5, pc}
 80128a6:	bf00      	nop
 80128a8:	200023f0 	.word	0x200023f0

080128ac <_getpid_r>:
 80128ac:	f7f1 bf82 	b.w	80047b4 <_getpid>

080128b0 <__sread>:
 80128b0:	b510      	push	{r4, lr}
 80128b2:	460c      	mov	r4, r1
 80128b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128b8:	f000 f89c 	bl	80129f4 <_read_r>
 80128bc:	2800      	cmp	r0, #0
 80128be:	bfab      	itete	ge
 80128c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80128c2:	89a3      	ldrhlt	r3, [r4, #12]
 80128c4:	181b      	addge	r3, r3, r0
 80128c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80128ca:	bfac      	ite	ge
 80128cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80128ce:	81a3      	strhlt	r3, [r4, #12]
 80128d0:	bd10      	pop	{r4, pc}

080128d2 <__swrite>:
 80128d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128d6:	461f      	mov	r7, r3
 80128d8:	898b      	ldrh	r3, [r1, #12]
 80128da:	05db      	lsls	r3, r3, #23
 80128dc:	4605      	mov	r5, r0
 80128de:	460c      	mov	r4, r1
 80128e0:	4616      	mov	r6, r2
 80128e2:	d505      	bpl.n	80128f0 <__swrite+0x1e>
 80128e4:	2302      	movs	r3, #2
 80128e6:	2200      	movs	r2, #0
 80128e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128ec:	f000 f868 	bl	80129c0 <_lseek_r>
 80128f0:	89a3      	ldrh	r3, [r4, #12]
 80128f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80128f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80128fa:	81a3      	strh	r3, [r4, #12]
 80128fc:	4632      	mov	r2, r6
 80128fe:	463b      	mov	r3, r7
 8012900:	4628      	mov	r0, r5
 8012902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012906:	f000 b817 	b.w	8012938 <_write_r>

0801290a <__sseek>:
 801290a:	b510      	push	{r4, lr}
 801290c:	460c      	mov	r4, r1
 801290e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012912:	f000 f855 	bl	80129c0 <_lseek_r>
 8012916:	1c43      	adds	r3, r0, #1
 8012918:	89a3      	ldrh	r3, [r4, #12]
 801291a:	bf15      	itete	ne
 801291c:	6560      	strne	r0, [r4, #84]	; 0x54
 801291e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012922:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012926:	81a3      	strheq	r3, [r4, #12]
 8012928:	bf18      	it	ne
 801292a:	81a3      	strhne	r3, [r4, #12]
 801292c:	bd10      	pop	{r4, pc}

0801292e <__sclose>:
 801292e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012932:	f000 b813 	b.w	801295c <_close_r>
	...

08012938 <_write_r>:
 8012938:	b538      	push	{r3, r4, r5, lr}
 801293a:	4c07      	ldr	r4, [pc, #28]	; (8012958 <_write_r+0x20>)
 801293c:	4605      	mov	r5, r0
 801293e:	4608      	mov	r0, r1
 8012940:	4611      	mov	r1, r2
 8012942:	2200      	movs	r2, #0
 8012944:	6022      	str	r2, [r4, #0]
 8012946:	461a      	mov	r2, r3
 8012948:	f7f1 ff73 	bl	8004832 <_write>
 801294c:	1c43      	adds	r3, r0, #1
 801294e:	d102      	bne.n	8012956 <_write_r+0x1e>
 8012950:	6823      	ldr	r3, [r4, #0]
 8012952:	b103      	cbz	r3, 8012956 <_write_r+0x1e>
 8012954:	602b      	str	r3, [r5, #0]
 8012956:	bd38      	pop	{r3, r4, r5, pc}
 8012958:	200023f0 	.word	0x200023f0

0801295c <_close_r>:
 801295c:	b538      	push	{r3, r4, r5, lr}
 801295e:	4c06      	ldr	r4, [pc, #24]	; (8012978 <_close_r+0x1c>)
 8012960:	2300      	movs	r3, #0
 8012962:	4605      	mov	r5, r0
 8012964:	4608      	mov	r0, r1
 8012966:	6023      	str	r3, [r4, #0]
 8012968:	f7f1 ff7f 	bl	800486a <_close>
 801296c:	1c43      	adds	r3, r0, #1
 801296e:	d102      	bne.n	8012976 <_close_r+0x1a>
 8012970:	6823      	ldr	r3, [r4, #0]
 8012972:	b103      	cbz	r3, 8012976 <_close_r+0x1a>
 8012974:	602b      	str	r3, [r5, #0]
 8012976:	bd38      	pop	{r3, r4, r5, pc}
 8012978:	200023f0 	.word	0x200023f0

0801297c <_fstat_r>:
 801297c:	b538      	push	{r3, r4, r5, lr}
 801297e:	4c07      	ldr	r4, [pc, #28]	; (801299c <_fstat_r+0x20>)
 8012980:	2300      	movs	r3, #0
 8012982:	4605      	mov	r5, r0
 8012984:	4608      	mov	r0, r1
 8012986:	4611      	mov	r1, r2
 8012988:	6023      	str	r3, [r4, #0]
 801298a:	f7f1 ff7a 	bl	8004882 <_fstat>
 801298e:	1c43      	adds	r3, r0, #1
 8012990:	d102      	bne.n	8012998 <_fstat_r+0x1c>
 8012992:	6823      	ldr	r3, [r4, #0]
 8012994:	b103      	cbz	r3, 8012998 <_fstat_r+0x1c>
 8012996:	602b      	str	r3, [r5, #0]
 8012998:	bd38      	pop	{r3, r4, r5, pc}
 801299a:	bf00      	nop
 801299c:	200023f0 	.word	0x200023f0

080129a0 <_isatty_r>:
 80129a0:	b538      	push	{r3, r4, r5, lr}
 80129a2:	4c06      	ldr	r4, [pc, #24]	; (80129bc <_isatty_r+0x1c>)
 80129a4:	2300      	movs	r3, #0
 80129a6:	4605      	mov	r5, r0
 80129a8:	4608      	mov	r0, r1
 80129aa:	6023      	str	r3, [r4, #0]
 80129ac:	f7f1 ff79 	bl	80048a2 <_isatty>
 80129b0:	1c43      	adds	r3, r0, #1
 80129b2:	d102      	bne.n	80129ba <_isatty_r+0x1a>
 80129b4:	6823      	ldr	r3, [r4, #0]
 80129b6:	b103      	cbz	r3, 80129ba <_isatty_r+0x1a>
 80129b8:	602b      	str	r3, [r5, #0]
 80129ba:	bd38      	pop	{r3, r4, r5, pc}
 80129bc:	200023f0 	.word	0x200023f0

080129c0 <_lseek_r>:
 80129c0:	b538      	push	{r3, r4, r5, lr}
 80129c2:	4c07      	ldr	r4, [pc, #28]	; (80129e0 <_lseek_r+0x20>)
 80129c4:	4605      	mov	r5, r0
 80129c6:	4608      	mov	r0, r1
 80129c8:	4611      	mov	r1, r2
 80129ca:	2200      	movs	r2, #0
 80129cc:	6022      	str	r2, [r4, #0]
 80129ce:	461a      	mov	r2, r3
 80129d0:	f7f1 ff72 	bl	80048b8 <_lseek>
 80129d4:	1c43      	adds	r3, r0, #1
 80129d6:	d102      	bne.n	80129de <_lseek_r+0x1e>
 80129d8:	6823      	ldr	r3, [r4, #0]
 80129da:	b103      	cbz	r3, 80129de <_lseek_r+0x1e>
 80129dc:	602b      	str	r3, [r5, #0]
 80129de:	bd38      	pop	{r3, r4, r5, pc}
 80129e0:	200023f0 	.word	0x200023f0

080129e4 <_malloc_usable_size_r>:
 80129e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129e8:	1f18      	subs	r0, r3, #4
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	bfbc      	itt	lt
 80129ee:	580b      	ldrlt	r3, [r1, r0]
 80129f0:	18c0      	addlt	r0, r0, r3
 80129f2:	4770      	bx	lr

080129f4 <_read_r>:
 80129f4:	b538      	push	{r3, r4, r5, lr}
 80129f6:	4c07      	ldr	r4, [pc, #28]	; (8012a14 <_read_r+0x20>)
 80129f8:	4605      	mov	r5, r0
 80129fa:	4608      	mov	r0, r1
 80129fc:	4611      	mov	r1, r2
 80129fe:	2200      	movs	r2, #0
 8012a00:	6022      	str	r2, [r4, #0]
 8012a02:	461a      	mov	r2, r3
 8012a04:	f7f1 fef8 	bl	80047f8 <_read>
 8012a08:	1c43      	adds	r3, r0, #1
 8012a0a:	d102      	bne.n	8012a12 <_read_r+0x1e>
 8012a0c:	6823      	ldr	r3, [r4, #0]
 8012a0e:	b103      	cbz	r3, 8012a12 <_read_r+0x1e>
 8012a10:	602b      	str	r3, [r5, #0]
 8012a12:	bd38      	pop	{r3, r4, r5, pc}
 8012a14:	200023f0 	.word	0x200023f0

08012a18 <round>:
 8012a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a1a:	ec57 6b10 	vmov	r6, r7, d0
 8012a1e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8012a22:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8012a26:	2c13      	cmp	r4, #19
 8012a28:	463b      	mov	r3, r7
 8012a2a:	463d      	mov	r5, r7
 8012a2c:	dc17      	bgt.n	8012a5e <round+0x46>
 8012a2e:	2c00      	cmp	r4, #0
 8012a30:	da09      	bge.n	8012a46 <round+0x2e>
 8012a32:	3401      	adds	r4, #1
 8012a34:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8012a38:	d103      	bne.n	8012a42 <round+0x2a>
 8012a3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012a3e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012a42:	2100      	movs	r1, #0
 8012a44:	e02c      	b.n	8012aa0 <round+0x88>
 8012a46:	4a18      	ldr	r2, [pc, #96]	; (8012aa8 <round+0x90>)
 8012a48:	4122      	asrs	r2, r4
 8012a4a:	4217      	tst	r7, r2
 8012a4c:	d100      	bne.n	8012a50 <round+0x38>
 8012a4e:	b19e      	cbz	r6, 8012a78 <round+0x60>
 8012a50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012a54:	4123      	asrs	r3, r4
 8012a56:	442b      	add	r3, r5
 8012a58:	ea23 0302 	bic.w	r3, r3, r2
 8012a5c:	e7f1      	b.n	8012a42 <round+0x2a>
 8012a5e:	2c33      	cmp	r4, #51	; 0x33
 8012a60:	dd0d      	ble.n	8012a7e <round+0x66>
 8012a62:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8012a66:	d107      	bne.n	8012a78 <round+0x60>
 8012a68:	4630      	mov	r0, r6
 8012a6a:	4639      	mov	r1, r7
 8012a6c:	ee10 2a10 	vmov	r2, s0
 8012a70:	f7ed fc0c 	bl	800028c <__adddf3>
 8012a74:	4606      	mov	r6, r0
 8012a76:	460f      	mov	r7, r1
 8012a78:	ec47 6b10 	vmov	d0, r6, r7
 8012a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a7e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8012a82:	f04f 30ff 	mov.w	r0, #4294967295
 8012a86:	40d0      	lsrs	r0, r2
 8012a88:	4206      	tst	r6, r0
 8012a8a:	d0f5      	beq.n	8012a78 <round+0x60>
 8012a8c:	2201      	movs	r2, #1
 8012a8e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8012a92:	fa02 f404 	lsl.w	r4, r2, r4
 8012a96:	1931      	adds	r1, r6, r4
 8012a98:	bf28      	it	cs
 8012a9a:	189b      	addcs	r3, r3, r2
 8012a9c:	ea21 0100 	bic.w	r1, r1, r0
 8012aa0:	461f      	mov	r7, r3
 8012aa2:	460e      	mov	r6, r1
 8012aa4:	e7e8      	b.n	8012a78 <round+0x60>
 8012aa6:	bf00      	nop
 8012aa8:	000fffff 	.word	0x000fffff

08012aac <_init>:
 8012aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012aae:	bf00      	nop
 8012ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ab2:	bc08      	pop	{r3}
 8012ab4:	469e      	mov	lr, r3
 8012ab6:	4770      	bx	lr

08012ab8 <_fini>:
 8012ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012aba:	bf00      	nop
 8012abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012abe:	bc08      	pop	{r3}
 8012ac0:	469e      	mov	lr, r3
 8012ac2:	4770      	bx	lr
