/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] _00_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(in_data[190] & celloutsig_1_10z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z & celloutsig_0_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_11z[2] & celloutsig_0_15z[10]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | in_data[184]);
  assign celloutsig_1_14z = ~(celloutsig_1_11z | celloutsig_1_12z);
  assign celloutsig_1_18z = ~(celloutsig_1_6z[7] | celloutsig_1_13z);
  assign celloutsig_0_16z = ~(celloutsig_0_0z | celloutsig_0_7z);
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_5z[2]) & (celloutsig_1_7z | celloutsig_1_2z[6]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z[1] | celloutsig_0_1z) & (celloutsig_0_5z[5] | celloutsig_0_11z[2]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[78]));
  assign celloutsig_1_0z = ~((in_data[111] | in_data[191]) & (in_data[107] | in_data[152]));
  assign celloutsig_1_13z = ~(celloutsig_1_1z ^ celloutsig_1_5z[0]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_3z);
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 28'h0000000;
    else _00_ <= { in_data[26:12], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_0z ? { celloutsig_0_5z[7:6], celloutsig_0_8z } : celloutsig_0_9z[10:8];
  assign celloutsig_1_2z = celloutsig_1_1z ? { in_data[107:102], 2'h3 } : { in_data[125:119], 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_3z ? { celloutsig_1_2z[3], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } : { celloutsig_1_2z[7:6], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_5z[1:0], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_4z } != { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_5z[5:2], celloutsig_0_1z, celloutsig_0_2z } != in_data[76:71];
  assign celloutsig_0_21z = { celloutsig_0_10z[12:6], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_18z } != { _00_[10:2], celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[113:110] != { in_data[150:149], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z } !== celloutsig_1_2z[5:1];
  assign celloutsig_1_5z = ~ { celloutsig_1_2z[6], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_0z = | in_data[80:71];
  assign celloutsig_0_8z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_1z = | { in_data[83:82], celloutsig_0_0z };
  assign celloutsig_0_22z = | _00_[26:13];
  assign celloutsig_0_9z = in_data[76:56] >> { in_data[75:73], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[10:6], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z } >> in_data[24:8];
  assign celloutsig_0_15z = { celloutsig_0_10z[14:2], celloutsig_0_7z } >> { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[21:14];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[33:31], celloutsig_0_3z };
  assign celloutsig_1_8z = ~((celloutsig_1_2z[6] & celloutsig_1_5z[0]) | (celloutsig_1_7z & celloutsig_1_6z[3]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[120]) | (celloutsig_1_0z & in_data[155]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
