[
  {
    "author": [
      {
        "family": "C",
        "given": "Carlo Guardiani Edwin"
      }
    ],
    "location": [
      "Santa Cruz Consultant Santa Cruz, California San Jose, California David"
    ],
    "note": [
      "Hathaway Vinod Kariat Independent Cadence Design Systems, Inc."
    ],
    "publisher": [
      "Guthaus Department of Computer Engineering William Kao University of California"
    ],
    "title": [
      "Kan HiQE Capital Department of Electrical and Computer Engineering Verona, Italy Cornell University Ithaca, New York Matthew R"
    ],
    "type": null
  },
  {
    "location": [
      "Vermont San Jose, California"
    ],
    "publisher": [
      "Underhill"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Synopsys",
        "given": "Mark D.Johnson Mark Po-Hung Lin"
      },
      {
        "given": "Inc"
      }
    ],
    "location": [
      "San"
    ],
    "note": [
      "Diego Cadence Design Systems, Inc."
    ],
    "publisher": [
      "Kahng Computer Science and Engineering Chi-Yuan Lo University of California"
    ],
    "title": [
      "Department of Electrical Engineering Mountain View, California National Chung Cheng University Chiayi, Taiwan, Republic of China Andrew B"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "59–75,"
    ],
    "title": [
      "The tides of EDA"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Kernighan",
        "given": "B.W."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Bell System Technical Journal"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "291–308,"
    ],
    "title": [
      "An efficient heuristic procedure for partitioning graphs"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D.",
        "suffix": "Jr."
      },
      {
        "family": "Vevvhi",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "671–680,"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "K.A."
      },
      {
        "family": "Feuer",
        "given": "M."
      },
      {
        "family": "Khokhani",
        "given": "K.H."
      },
      {
        "family": "Nan",
        "given": "N."
      },
      {
        "family": "Schmidt",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the 14th Design Automation Conference"
    ],
    "date": [
      "1977"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "298–302"
    ],
    "title": [
      "The chip layout problem: An automatic wiring procedure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J.A."
      },
      {
        "family": "Joyner",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 17th Design Automation Conference"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Minneapolis, MN"
    ],
    "pages": [
      "543–549"
    ],
    "title": [
      "A new look at logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brock",
        "given": "D.C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "title": [
      "Understanding Moore’s Law: Four Decades of Innovation, Chemical Heritage Foundation"
    ],
    "type": null
  },
  {
    "note": [
      "24 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Communication of the ACM"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "509–517,"
    ],
    "title": [
      "Multidimensional binary search trees used for associative searching"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Guttman",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "SIGMOD International Conference on Management of Data"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "47–57"
    ],
    "title": [
      "R-trees: A dynamic index structure for spatial searching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–691,"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 19th Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "A linear time heuristics for improving network partitions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "L."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "10–13"
    ],
    "title": [
      "Fast spectral methods for ratio cut partitioning and clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "H."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "50–55"
    ],
    "title": [
      "Efficient network flow based min-cut balanced partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kleinhans",
        "given": "J.M."
      },
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "506–509"
    ],
    "title": [
      "Gordian: A new global optimization/rectangle dissection method for cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berman",
        "given": "C.L."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Joyner",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "77–81,"
    ],
    "title": [
      "Global flow analysis in automatic logic design"
    ],
    "type": "article-journal",
    "volume": [
      "C-35"
    ]
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "947–952,"
    ],
    "title": [
      "Redundancy and don’t cares in logic synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "C-32"
    ]
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B.",
        "suffix": "Sr"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 19th Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "594–604"
    ],
    "title": [
      "Timing verification and the timing analysis program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "T.I."
      },
      {
        "family": "Clark",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1966"
    ],
    "pages": [
      "135–141,"
    ],
    "title": [
      "PERT as an aid to logic design"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 1991 University of California/Santa Cruz conference on Advanced Research in VLSI"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Cruz, CA"
    ],
    "pages": [
      "1–16"
    ],
    "title": [
      "Logical effort: Designing for speed on the back of an envelope"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "note": [
      "unpublished manuscript, 1997."
    ],
    "title": [
      "The fanout-of-4 inverter delay metric"
    ],
    "type": "manuscript",
    "url": [
      "http://odin."
    ]
  },
  {
    "author": [
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "International Symposium on Circuits and Systems"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "865–868"
    ],
    "title": [
      "Buffer placement in distributed RC-tree networks for minimal Elmore delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "Z."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "879–891,"
    ],
    "title": [
      "A fast algorithm for optimal buffer insertion"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kashyap",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "229–234"
    ],
    "title": [
      "An “effective” capacitance based delay metric for RC interconnect"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bustany",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the 2014 International Symposium on Physical Design"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Petaluma, CA"
    ],
    "pages": [
      "161–168"
    ],
    "title": [
      "ISPD 2014 Benchmarks with sub-45 nm technology rules for detailed-routingdriven placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lebars",
        "given": "V."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "EDN Magazine"
    ],
    "date": [
      "2015-05"
    ],
    "pages": [
      "– – – – –"
    ],
    "title": [
      "Data path optimization: The newest answer to dynamic power reduction"
    ],
    "type": "article-journal",
    "url": [
      "http://www.edn.com/electronics-blogs/eda-power-up/4439458/Datapath-optimization--The"
    ]
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Srinivas",
        "given": "P.V."
      },
      {
        "family": "Krishnamoorthy",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "US Patent 7191417,"
    ],
    "title": [
      "Method and apparatus for optimization of digital integrated circuits using detection of bottlenecks"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Lakos",
        "given": "J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Large-Scale C++ Software Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abato",
        "given": "R.P."
      },
      {
        "family": "Drumm",
        "given": "A.D."
      },
      {
        "family": "Hathaway",
        "given": "D.J."
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "508 937,"
    ],
    "title": [
      "Incremental timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Hirsch",
        "given": "S."
      },
      {
        "family": "Finkler",
        "given": "U."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2013-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "17–25,"
    ],
    "title": [
      "To Thread or not to thread"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Catanzaro",
        "given": "B."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Su",
        "given": "B."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "12–17"
    ],
    "title": [
      "Parallelizing CAD: A timely research agenda for EDA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Amdahl",
        "given": "G."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of the AFIPS Spring Joint Computer Conference"
    ],
    "date": [
      "1967"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "483–485"
    ],
    "title": [
      "Validity of the single-processor approach to achieving large scale computing capabilities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Madden",
        "given": "P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2013-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "58–64,"
    ],
    "title": [
      "Dispelling the myths of parallel computing"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Dijkstra",
        "given": "E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Numerische Mathematik"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "269–271,"
    ],
    "title": [
      "A note on two problems in connexion with graphs"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "A."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "CRN Magazine"
    ],
    "date": [
      "2004-05-17"
    ],
    "title": [
      "Intel clears up post-Tejas confusion"
    ],
    "type": "article-journal",
    "url": [
      "http://www.crn.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "family": "Packan",
        "given": "P."
      },
      {
        "family": "Bohr",
        "given": "M."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1–19,"
    ],
    "title": [
      "MOS scaling: Transistor challenges for the 21st century"
    ],
    "type": "article-journal",
    "volume": [
      "Q3"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Journal Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "122–131,"
    ],
    "title": [
      "Delay analysis of series-connected MOSFET circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Kwong",
        "given": "W."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the 40th Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "175–180"
    ],
    "title": [
      "Analysis and minimization techniques for total leakage considering gate oxide leakage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Journal Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "847–854,"
    ],
    "title": [
      "1-V power supply high-speed digital circuit technology with multithreshold—voltage CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Flach",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2014-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "546–557,"
    ],
    "title": [
      "Effective method for simultaneous gate sizing and Vth assignment using Lagrangian relaxation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Jan",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "3 1 1–3 1 4"
    ],
    "title": [
      "A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of SNUG Silicon Valley"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "Gater expansion with a fixed number of levels to minimize skew"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of the 51st Design Automation Conference"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Row based dual-VDD island generation and placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Natarajan",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "International Electron Devices Meeting"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "A 14 nm logic technology featuring 2nd-generation FinFET transistors, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm2 SRAM cell size"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2014-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "52–58,"
    ],
    "title": [
      "The many challenges of triple patterning"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Brink",
        "given": "M.",
        "particle": "van der"
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Monterey, CA"
    ],
    "publisher": [
      "SPIE Photomask Technology Keynote"
    ],
    "title": [
      "Many ways to shrink: The right moves to 10 nanometer and beyond"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Martini",
        "given": "M."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Nanowerk Nanotechnology News"
    ],
    "date": [
      "2014-04"
    ],
    "title": [
      "The long and tortuous path of EUV lithography to full production"
    ],
    "type": "article-journal",
    "url": [
      "http://www.nanowerk.com/spotlight/spotid=35314.php."
    ]
  },
  {
    "author": [
      {
        "family": "Pirati",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of SPIE, Extreme Ultraviolet (EUV) Lithography VI"
    ],
    "date": [
      "March 1–18, 2015"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Performance overview and outlook of EUV lithography systems"
    ],
    "type": "paper-conference",
    "volume": [
      "9422"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "L."
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "1976"
    ],
    "genre": [
      "US Patent 3969670,"
    ],
    "title": [
      "Electron beam testing of integrated circuits"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "given": "Cadence"
      }
    ],
    "citation-number": [
      "48."
    ],
    "date": [
      "2010-12"
    ],
    "genre": [
      "Product Version 5.7,"
    ],
    "title": [
      "LEF/DEF Language Reference"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Yu",
        "given": "B."
      },
      {
        "family": "Gao",
        "given": "J."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2013-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1453–1472,"
    ],
    "title": [
      "Design for manufacturing with emerging lithography"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C.-K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Physical Design"
    ],
    "date": [
      "2015"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Closing the gap between global and detailed placement: Techniques for improving routability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kennings",
        "given": "A."
      },
      {
        "family": "Darav",
        "given": "N."
      },
      {
        "family": "Behjat",
        "given": "L."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the International Conference on Very Large Scale Integration, Playa del Carmen"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Mexico"
    ],
    "title": [
      "Detailed placement accounting for technology constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vaidyanathan",
        "given": "K."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of SPIE, Design for Manufacturability through Design-Process Integration VII"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Rethinking ASIC design with next generation lithography and process integration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Subramanian",
        "given": "J."
      }
    ],
    "citation-number": [
      "53."
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "CDNLive!"
    ],
    "title": [
      "Performance impact from metal fill insertion"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of SPIE, Design for Manufacturability through Design-Process Integration VI"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Self-aligned double patterning (SADP) compliant design flow"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Petranovic",
        "given": "D."
      },
      {
        "family": "Falbo",
        "given": "J."
      },
      {
        "family": "Kurt-Karsilayan",
        "given": "N."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of SPIE, Design for Manufacturability through Design-Process Integration VII"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Double patterning: Solutions in parasitic extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Physical Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Stateline, NV"
    ],
    "pages": [
      "25–32"
    ],
    "title": [
      "High performance and low power design techniques for ASIC and custom in nanometer technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dasdan",
        "given": "A."
      },
      {
        "family": "Hom",
        "given": "I."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "306–324,"
    ],
    "title": [
      "Handling inverted temperature dependence in static timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Constantinescu",
        "given": "C."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "14–19,"
    ],
    "title": [
      "Trends and challenges in VLSI circuit reliability"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Lienig",
        "given": "J."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Stateline, NV"
    ],
    "pages": [
      "33–40"
    ],
    "title": [
      "Electromigration and its impact on physical design in future technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Liang",
        "given": "L."
      },
      {
        "family": "Liu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Electronic Components and Technology Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "617–624"
    ],
    "title": [
      "Investigation for electromigration-induced hillock in a wafer level interconnect device"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abbasinasab",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2015"
    ],
    "location": [
      "Monterey, CA"
    ],
    "note": [
      "This page intentionally left blank Logic Synthesis 2 Sunil P. Khatri, Narendra V. Shenoy,* Jean-Charles Giomi, and Adel Khouja"
    ],
    "pages": [
      "111–118"
    ],
    "title": [
      "Blech effect in interconnects: Applications and design guidelines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shannon",
        "given": "C."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Am. Inst. Electr. Eng"
    ],
    "date": [
      "1938"
    ],
    "pages": [
      "713–723,"
    ],
    "title": [
      "A symbolic analysis of relay and switching circuits, Trans"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Karnaugh",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Am. Inst. Electr. Eng"
    ],
    "date": [
      "1953"
    ],
    "pages": [
      "593–599,"
    ],
    "title": [
      "The map method for synthesis of combinational logic circuits, Trans"
    ],
    "type": "article-journal",
    "volume": [
      "72"
    ]
  },
  {
    "author": [
      {
        "family": "Veitch",
        "given": "E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the Association for Computing Machinery"
    ],
    "date": [
      "1952"
    ],
    "pages": [
      "127–133"
    ],
    "title": [
      "A chart method for simplifying truth functions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Quine",
        "given": "W."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Am. Math. Mon"
    ],
    "date": [
      "1952"
    ],
    "pages": [
      "521–531,"
    ],
    "title": [
      "The problem of simplifying truth functions"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1956"
    ],
    "pages": [
      "1417–1444,"
    ],
    "title": [
      "Minimization of Boolean functions, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Huffman",
        "given": "D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "J. Frankl. Inst"
    ],
    "date": [
      "1954"
    ],
    "pages": [
      "161–190,"
    ],
    "title": [
      "The synthesis of sequential switching circuits"
    ],
    "type": "article-journal",
    "volume": [
      "257"
    ]
  },
  {
    "author": [
      {
        "family": "Mealy",
        "given": "G."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1955"
    ],
    "pages": [
      "1045–1079,"
    ],
    "title": [
      "A method for synthesizing sequential circuits, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "E."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1956"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "pages": [
      "129–153"
    ],
    "publisher": [
      "Princeton University Press"
    ],
    "title": [
      "Gedanken-experiments on sequential machines, in Automata Studies"
    ],
    "type": "book",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Cain",
        "given": "R."
      },
      {
        "family": "Ostapko",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "443–458,"
    ],
    "title": [
      "MINI: A heuristic approach for logic minimization"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Hachtel",
        "given": "G."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Gerbi",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IBM J. Res. Develop"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "272–280,"
    ],
    "title": [
      "LSS: A system for production logic synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "DeMicheli",
        "given": "G."
      },
      {
        "family": "Otten",
        "given": "R.H.J.M."
      },
      {
        "family": "Eijndhoven",
        "given": "J.T.J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Silicon Compilation"
    ],
    "date": [
      "1988"
    ],
    "editor": [
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Yorktown silicon compiler system"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: A multiple-level logic optimization system"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Bostick",
        "given": "D."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      },
      {
        "family": "Moceyunas",
        "given": "P."
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Ravenscroft",
        "given": "D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "62–65"
    ],
    "title": [
      "The Boulder optimal logic design system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Chapter 2 – Logic Synthesis 45"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Logic Synthesis"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hassoun",
        "given": "S."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Synthesis and Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Synthesis and Verification Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "8–19,"
    ],
    "title": [
      "From behavior to structure: High-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "McFarland",
        "given": "M."
      },
      {
        "family": "Parker",
        "given": "A."
      },
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "301–318,"
    ],
    "title": [
      "The high-level synthesis of digital systems, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High Level VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "44–54,"
    ],
    "title": [
      "Introduction to high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Tebet",
        "given": "R."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Computer Hardware Description Languages and their Applications"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "49–58"
    ],
    "title": [
      "Design representation for the synthesis of behavioral VHDL models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Sethi",
        "given": "R."
      },
      {
        "family": "Ullman",
        "given": "J."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compiler Principles, Techniques and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Savoiu",
        "given": "N."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "302–312,"
    ],
    "title": [
      "Using global code motions to improve the quality of results for high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Amellal",
        "given": "S."
      },
      {
        "family": "Kaminska",
        "given": "B."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "1666–1669"
    ],
    "title": [
      "Scheduling of a control data flow graph"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P."
      },
      {
        "family": "Knight",
        "given": "J."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "661–679,"
    ],
    "title": [
      "Force-directed scheduling for the behavioral synthesis of ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "A."
      },
      {
        "family": "Pizarro",
        "given": "J."
      },
      {
        "family": "Mlinar",
        "given": "M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "461–466"
    ],
    "title": [
      "MAHA: A program for datapath synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davidson",
        "given": "S."
      },
      {
        "family": "Landskov",
        "given": "D."
      },
      {
        "family": "Shriver",
        "given": "B."
      },
      {
        "family": "Mallet",
        "given": "P."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "460–477,"
    ],
    "title": [
      "Some experiments in local microcode compaction for horizontal machines"
    ],
    "type": "article-journal",
    "volume": [
      "C-30"
    ]
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "85–93,"
    ],
    "title": [
      "Path-based scheduling for synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Radivojevic",
        "given": "I."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of SASIMI Workshop"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Nara, Japan"
    ],
    "pages": [
      "145–154"
    ],
    "title": [
      "Symbolic techniques for optimal scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "318–322"
    ],
    "title": [
      "Behavioral synthesis for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fang",
        "given": "Y."
      },
      {
        "family": "Albicki",
        "given": "A."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Atlanta, GA"
    ],
    "pages": [
      "556–559"
    ],
    "title": [
      "Joint scheduling and allocation for low power"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "C."
      },
      {
        "family": "Katkoori",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Scottsdale, AZ"
    ],
    "pages": [
      "699–702"
    ],
    "title": [
      "Behavioral synthesis of datapaths with low leakage power"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "R.San"
      },
      {
        "family": "Knight",
        "given": "J."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "58–70,"
    ],
    "title": [
      "Optimizing power in ASIC behavioral synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Khouri",
        "given": "K."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "876–885,"
    ],
    "title": [
      "Leakage power analysis and reduction during behavioral synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Bergamaschi",
        "given": "R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Syst., Santa Clara, CA"
    ],
    "pages": [
      "582–596,"
    ],
    "title": [
      "Bridging the domains of high-level and logic synthesis"
    ],
    "translator": [
      {
        "family": "Circ",
        "given": "I.E.E.E.Comput Aided Des Integr"
      }
    ],
    "type": null,
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Pomerleau",
        "given": "R."
      },
      {
        "family": "Franzon",
        "given": "P."
      },
      {
        "family": "Bilbro",
        "given": "G."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "497–501"
    ],
    "title": [
      "Improved delay prediction for on-chip buses"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Li",
        "given": "J."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Atlanta, GA"
    ],
    "pages": [
      "404–407"
    ],
    "title": [
      "Control optimizations using behavioral don’t cares"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "K."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "131–136"
    ],
    "title": [
      "High-level synthesis for testability: A survey and perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Takach",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Manno",
        "given": "R."
      },
      {
        "family": "Wu",
        "given": "E."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "182–187"
    ],
    "title": [
      "The Princeton University behavioral synthesis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      },
      {
        "family": "Ku",
        "given": "D."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "483–488"
    ],
    "title": [
      "HERCULES: A system for high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      },
      {
        "family": "Ku",
        "given": "D."
      },
      {
        "family": "Mailhot",
        "given": "F."
      },
      {
        "family": "Truong",
        "given": "T."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1990-10"
    ],
    "pages": [
      "37–53,"
    ],
    "title": [
      "The Olympus synthesis system"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Integration"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "97–140,"
    ],
    "title": [
      "Two-level minimization: An overview"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Madre",
        "given": "J.-C."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "641–646"
    ],
    "title": [
      "New ideas for solving covering problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "197–202"
    ],
    "title": [
      "On solving covering problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "91–99"
    ],
    "title": [
      "Negative thinking by incremental problem solving: Application to unate covering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "281–294,"
    ],
    "title": [
      "Negative thinking in branch-and-bound: The case of unate covering"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Sanghavi",
        "given": "J."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vicentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "432–440,"
    ],
    "title": [
      "ESPRESSO-SIGNATURE: A new exact minimizer for logic functions"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Swamy",
        "given": "G."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McGeer",
        "given": "P."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "title": [
      "A fully implicit Quine-McCluskey procedure using BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–691,"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Madre",
        "given": "J.-C."
      },
      {
        "family": "Fraisse",
        "given": "H."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "625–630"
    ],
    "title": [
      "A new viewpoint on two-level logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cordone",
        "given": "R."
      },
      {
        "family": "Ferrandi",
        "given": "F."
      },
      {
        "family": "Sciuto",
        "given": "D."
      },
      {
        "family": "Calvo",
        "given": "R."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings, Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "364–371"
    ],
    "title": [
      "An efficient heuristic approach to solve the unate covering problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "S."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "449–454"
    ],
    "title": [
      "Implicit manipulation of polynomials using zero-suppressed BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "290–296"
    ],
    "title": [
      "Reduced offsets for two-level multi-valued logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "K."
      },
      {
        "family": "Saluja",
        "given": "N."
      },
      {
        "family": "Khatri",
        "given": "S."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Temecula, CA"
    ],
    "pages": [
      "119–126"
    ],
    "title": [
      "An iterative technique for improved two-level logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuit Conference"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "230–234"
    ],
    "title": [
      "Espresso-MV: Algorithms for multiple-valued logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "H."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of Hot Interconnects"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Stanford, CA"
    ],
    "pages": [
      "69–73"
    ],
    "title": [
      "Reducing routing table size using ternary CAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bian",
        "given": "J."
      },
      {
        "family": "Khatri",
        "given": "S."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of 11th IEEE International Conference on Networks"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Sydney, Australia"
    ],
    "pages": [
      "167–172"
    ],
    "title": [
      "IP routing table compression using ESPRESSO-MV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "S."
      },
      {
        "family": "Mahapatra",
        "given": "R."
      },
      {
        "given": "m-Trie"
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "428–435"
    ],
    "title": [
      "An efficient approach to on-chip logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lysecky",
        "given": "R."
      },
      {
        "family": "Vahid",
        "given": "F."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "334–337"
    ],
    "title": [
      "On-chip logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "316–319"
    ],
    "title": [
      "An exact minimizer for Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Kam",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "671–691,"
    ],
    "title": [
      "Explicit and implicit algorithms for binate covering problems"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "S.-W."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "417–420"
    ],
    "title": [
      "A new algorithm for the binate covering problem and its application to the minimization of Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1458–1472,"
    ],
    "title": [
      "Heuristic minimization of multiple-valued relations"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "Kam",
        "given": "T."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "92–95"
    ],
    "title": [
      "Algorithms for discrete function manipulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashenhurst",
        "given": "R."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of International Symposium on the Theory of Switching"
    ],
    "date": [
      "1957"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "74–116"
    ],
    "title": [
      "The decomposition of switching functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lawler",
        "given": "E."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "J. Assoc. Comput. Mach"
    ],
    "date": [
      "1964"
    ],
    "pages": [
      "283–295,"
    ],
    "title": [
      "An approach to multilevel Boolean minimization"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Rome, Italy"
    ],
    "pages": [
      "49–54"
    ],
    "title": [
      "The decomposition and factorization of Boolean expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Port Chester, NY"
    ],
    "pages": [
      "23–38"
    ],
    "title": [
      "Synthesis and optimization of multistage logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vasudevamurthy",
        "given": "J."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design, 1990"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "510–513"
    ],
    "title": [
      "A Method for concurrent decomposition and factorization of Boolean expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muroga",
        "given": "S."
      },
      {
        "family": "Kambayashi",
        "given": "Y."
      },
      {
        "family": "Lai",
        "given": "H."
      },
      {
        "family": "Culliney",
        "given": "J."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1404–1424,"
    ],
    "title": [
      "The transduction method-design of logic networks based on permissible functions"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "note": [
      "Chapter 2 – Logic Synthesis 47"
    ],
    "pages": [
      "297–301"
    ],
    "title": [
      "The use of observability and external don’t cares for the simplification of multilevel networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "514–517"
    ],
    "title": [
      "Extracting local don’t cares for network optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      }
    ],
    "citation-number": [
      "75."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "pages": [
      "94720"
    ],
    "publisher": [
      "Electronics Research Laboratory, College of Engineering, University of California"
    ],
    "title": [
      "Don’t cares in multilevel network optimization"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Saluja",
        "given": "N."
      },
      {
        "family": "Khatri",
        "given": "S."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "422–427"
    ],
    "title": [
      "A robust algorithm for approximate compatible observability don’t care (CODC) computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Temecula, CA"
    ],
    "pages": [
      "353–360"
    ],
    "title": [
      "SAT-based complete don’t care computation for network optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "S."
      },
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "family": "Nagoya",
        "given": "A."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "254–261"
    ],
    "title": [
      "A new method to express functional permissibilities for LUT based FPGAs and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "title": [
      "Understanding SPFDs: A new method for specifying flexibility"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "103–110"
    ],
    "title": [
      "Implementation and use of SPFDs in optimizing Boolean networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "J."
      },
      {
        "family": "Long",
        "given": "W."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "672–678"
    ],
    "title": [
      "A new enhanced SPFD rewiring algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumthekar",
        "given": "B."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Proceedings, Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "202–207"
    ],
    "title": [
      "Power and delay reduction via simultaneous logic and placement optimization in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2004-07"
    ],
    "pages": [
      "1020–1030,"
    ],
    "title": [
      "SPFD-based wire removal in standardcell and network-of-PLA circuits"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "679–686"
    ],
    "title": [
      "Topologically constrained logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "84–90"
    ],
    "title": [
      "Sequential SPFDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gregory",
        "given": "D."
      },
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Geus",
        "given": "A.",
        "particle": "de"
      },
      {
        "family": "Hachtel",
        "given": "G."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "79–85"
    ],
    "title": [
      "SOCRATES: A system for automatically synthesizing and optimizing combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Nix",
        "given": "T."
      },
      {
        "family": "Gunderson",
        "given": "S."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "94–100"
    ],
    "title": [
      "Technology adaptation in logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Corasick",
        "given": "M."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "Assoc. Comput"
    ],
    "date": [
      "1975"
    ],
    "issue": [
      ""
    ],
    "pages": [
      "333–340,"
    ],
    "title": [
      "Efficient string matching: An aid to bibliographic search, Commun"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Mailhot",
        "given": "F."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "559–620,"
    ],
    "title": [
      "Algorithms for technology mapping based on binary decision diagrams and on Boolean operations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J."
      },
      {
        "family": "Long",
        "given": "D."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "408–411"
    ],
    "title": [
      "Efficient Boolean function matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohnke",
        "given": "J."
      },
      {
        "family": "Molitor",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Makuhari, Japan"
    ],
    "title": [
      "Limits of using signatures for permutation independent Boolean comparison"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schlichtman",
        "given": "U."
      },
      {
        "family": "Brglez",
        "given": "F."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuit Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Efficient Boolean matching in technology mapping with very large cell libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "93."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Logic synthesis for VLSI design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Miami Beach, FL"
    ],
    "pages": [
      "341–347"
    ],
    "title": [
      "DAGON: Technology binding and local optimization by DAG matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Johnson",
        "given": "S."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "J. Assoc. Comput. Mach"
    ],
    "date": [
      "1976"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "488–501,"
    ],
    "title": [
      "Optimal code generation for expression trees"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "96."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Performance oriented technology mapping"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "family": "Belkhale",
        "given": "K."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "367–372"
    ],
    "title": [
      "An a-approximate algorithm for delay-constraint technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "492–498"
    ],
    "title": [
      "A near-optimal algorithm for technology mapping minimizing area under delay constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grodstein",
        "given": "J."
      },
      {
        "family": "Lehman",
        "given": "E."
      },
      {
        "family": "Harkness",
        "given": "H."
      },
      {
        "family": "Grundmann",
        "given": "B."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "458–462"
    ],
    "title": [
      "A delay model for logic synthesis of continuously sized networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stok",
        "given": "L."
      },
      {
        "family": "Iyer",
        "given": "M.A."
      },
      {
        "family": "Sullivan",
        "given": "A."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "Proceedings, Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Wavefront technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "48 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kukimoto",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sawkar",
        "given": "P."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Delay-optimal technology mapping by DAG covering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lehman",
        "given": "E."
      },
      {
        "family": "Watanabe",
        "given": "E."
      },
      {
        "family": "Grodstein",
        "given": "J."
      },
      {
        "family": "Harkness",
        "given": "H."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "264–271"
    ],
    "title": [
      "Logic decomposition during technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tiwari",
        "given": "V."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "VLSI J"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "243–268,"
    ],
    "title": [
      "Technology mapping for low power in logic synthesis, Integr"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "68–73"
    ],
    "title": [
      "Technology decomposition and mapping targeting low power dissipation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "R."
      }
    ],
    "citation-number": [
      "105."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Cruz, CA"
    ],
    "pages": [
      "1–16"
    ],
    "title": [
      "Logical effort: Designing for speed on the back of an envelope, Advanced Research in VLSI"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "D."
      }
    ],
    "citation-number": [
      "106."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "352–355"
    ],
    "title": [
      "A fast fanout optimization algorithm for near-continuous buffer libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rezvani",
        "given": "P."
      },
      {
        "family": "Ajami",
        "given": "A."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Savoj",
        "given": "H."
      }
    ],
    "citation-number": [
      "107."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "516–519"
    ],
    "title": [
      "LEOPARD: A logical effort-based fanout optimizer for area and delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karandikar",
        "given": "S."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "108."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "419–422"
    ],
    "title": [
      "Logical effort based technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasaraghavan",
        "given": "S."
      },
      {
        "family": "Burleson",
        "given": "W."
      }
    ],
    "citation-number": [
      "109."
    ],
    "container-title": [
      "Proceedings of IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Tampa, FL"
    ],
    "pages": [
      "55–61"
    ],
    "title": [
      "Interconnect effort—A unification of repeater insertion and logical effort"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Venkat",
        "given": "K."
      }
    ],
    "citation-number": [
      "110."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "2106–2109"
    ],
    "title": [
      "Generalized delay optimization of resistive interconnections through an extension of logical effort"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Sutherland",
        "given": "I."
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Pacific Grove, CA"
    ],
    "pages": [
      "873–878"
    ],
    "title": [
      "Logical effort of carry propagate adders"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dao",
        "given": "H."
      },
      {
        "family": "Oklobdzija",
        "given": "V."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Pacific Grove, CA"
    ],
    "pages": [
      "1666–1669"
    ],
    "title": [
      "Application of logical effort techniques for speed optimization and analysis of representative adders"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Shyu",
        "given": "J."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Fishburn",
        "given": "J."
      },
      {
        "family": "Dunlop",
        "given": "A."
      }
    ],
    "citation-number": [
      "113."
    ],
    "container-title": [
      "IEEE J. Solid State Circ"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "400–499,"
    ],
    "title": [
      "Optimization based transistor sizing"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J."
      },
      {
        "family": "Dunlop",
        "given": "A."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "326–328"
    ],
    "title": [
      "TILOS: A posynomial programming approach to transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S."
      },
      {
        "family": "Rao",
        "given": "V."
      },
      {
        "family": "Vaidya",
        "given": "P."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1621–1634,"
    ],
    "title": [
      "An exact solution to the transistor sizing problem for CMOS circuits using convex optimization"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Cirit",
        "given": "M."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Miami Beach, FL"
    ],
    "pages": [
      "121–124"
    ],
    "title": [
      "Transistor sizing in CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hedlund",
        "given": "K."
      }
    ],
    "citation-number": [
      "117."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Miami Beach, FL"
    ],
    "pages": [
      "114–120"
    ],
    "title": [
      "AESOP: A tool for automated transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marple",
        "given": "D."
      }
    ],
    "citation-number": [
      "118."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "43–48"
    ],
    "title": [
      "Transistor size optimization in the tailor layout system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berkelaar",
        "given": "M."
      },
      {
        "family": "Jess",
        "given": "J."
      }
    ],
    "citation-number": [
      "119."
    ],
    "container-title": [
      "Proceedings of European Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Glasgow, U.K"
    ],
    "title": [
      "Gate sizing in MOS digital circuits with linear programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      }
    ],
    "citation-number": [
      "120."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "Gate sizing: A general purpose optimization approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Haddad",
        "given": "R."
      },
      {
        "family": "Manne",
        "given": "S."
      }
    ],
    "citation-number": [
      "121."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "734–739"
    ],
    "title": [
      "New algorithms for gate sizing: A comparative study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berman",
        "given": "C."
      },
      {
        "family": "Carter",
        "given": "J."
      },
      {
        "family": "Day",
        "given": "K."
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "Advanced Research in VLSI: Proceedings of the Decennial Caltech Conference"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "66–99"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The fanout problem: From theory to practice"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hoover",
        "given": "H."
      },
      {
        "family": "Klawe",
        "given": "M."
      },
      {
        "family": "Pippenger",
        "given": "N."
      }
    ],
    "citation-number": [
      "123."
    ],
    "container-title": [
      "J. Assoc. Comput. Mach"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "13–18,"
    ],
    "title": [
      "Bounding fanout in logical networks"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "357–360"
    ],
    "title": [
      "A heuristic algorithm for the fanout problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Cohen",
        "given": "W."
      },
      {
        "family": "Geus",
        "given": "A.",
        "particle": "De"
      },
      {
        "family": "Hachtel",
        "given": "G."
      }
    ],
    "citation-number": [
      "125."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "582–596,"
    ],
    "title": [
      "Synthesis and optimization of multilevel logic under timing constraints"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "K."
      },
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "126."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "282–285"
    ],
    "title": [
      "Timing optimization of combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J."
      }
    ],
    "citation-number": [
      "127."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "361–364"
    ],
    "title": [
      "A depth-decreasing heuristic for combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yoshikawa",
        "given": "K."
      },
      {
        "family": "Ichiryu",
        "given": "H."
      },
      {
        "family": "Tanishita",
        "given": "H."
      },
      {
        "family": "Suzuki",
        "given": "S."
      },
      {
        "family": "Nomizu",
        "given": "N."
      },
      {
        "family": "Kondoh",
        "given": "A."
      }
    ],
    "citation-number": [
      "128."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "112–117"
    ],
    "title": [
      "Timing optimization on mapped circuits"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "129."
    ],
    "location": [
      "Liberty"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/partners/tapin/lib_info.html."
    ]
  },
  {
    "citation-number": [
      "130."
    ],
    "note": [
      "Advanced Library Format (alf) home page."
    ],
    "type": null,
    "url": [
      "http://www.eda.org/alf/."
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Kolwicz",
        "given": "K."
      },
      {
        "family": "Lega",
        "given": "M."
      }
    ],
    "citation-number": [
      "131."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "120–123"
    ],
    "title": [
      "Impact of library size on the quality of automated synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "K."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "132."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuit Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "128–131"
    ],
    "title": [
      "Improving cell libraries for synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "R."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "133"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan-Kaufmann"
    ],
    "title": [
      "Logical Effort"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Haddad",
        "given": "R."
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      },
      {
        "family": "Shenoy",
        "given": "N."
      }
    ],
    "citation-number": [
      "134."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "110–115"
    ],
    "title": [
      "Discrete drive selection for continuous sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beeftink",
        "given": "F."
      },
      {
        "family": "Kudva",
        "given": "P."
      },
      {
        "family": "Kung",
        "given": "D."
      },
      {
        "family": "Stok",
        "given": "L."
      }
    ],
    "citation-number": [
      "135."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "545–550"
    ],
    "title": [
      "Gate-size selection for standard cell libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abato",
        "given": "R."
      },
      {
        "family": "Drumm",
        "given": "A."
      },
      {
        "family": "Hathaway",
        "given": "D."
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "136"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "US Patent 5,508,937,"
    ],
    "title": [
      "Incremental timing analysis"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "137."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Algorithms for multilevel logic optimization"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Saldanha",
        "given": "A."
      }
    ],
    "citation-number": [
      "138."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "427–435,"
    ],
    "title": [
      "Is redundancy necessary to reduce delay?"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "139."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "875–883,"
    ],
    "title": [
      "Circuit structure relations to redundancy and delay"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Kukimoto",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "140."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Timing-safe false path removal for combinational modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hopcroft",
        "given": "J."
      },
      {
        "family": "Ullman",
        "given": "J."
      }
    ],
    "citation-number": [
      "141."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to Automata Theory, Languages and Computation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kohavi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "142."
    ],
    "collection-title": [
      "Computer Science Series"
    ],
    "date": [
      "1970"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Switching and Finite Automata Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kautz",
        "given": "W."
      }
    ],
    "citation-number": [
      "143."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "162–166,"
    ],
    "title": [
      "The necessity of closed circuit loops in minimal combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-19"
    ]
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "144."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "950–956,"
    ],
    "title": [
      "Analysis of cyclic combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Shiple",
        "given": "T."
      },
      {
        "family": "Berry",
        "given": "G."
      },
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "145."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "328–333"
    ],
    "title": [
      "Constructive analysis of cyclic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Riedel",
        "given": "M."
      },
      {
        "family": "Bruck",
        "given": "J."
      }
    ],
    "citation-number": [
      "146."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "163–168"
    ],
    "title": [
      "The synthesis of cyclic combinational circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Group",
        "given": "The V.I.S."
      }
    ],
    "citation-number": [
      "147."
    ],
    "container-title": [
      "Proceedings of the 8th International Conference on Computer Aided Verification"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Alur",
        "given": "R."
      },
      {
        "family": "Henzinger",
        "given": "T."
      }
    ],
    "location": [
      "New Brunswick, NJ"
    ],
    "pages": [
      "428–432"
    ],
    "title": [
      "VIS: A system for verification and synthesis"
    ],
    "type": "paper-conference",
    "volume": [
      "1102"
    ]
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "148."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "H. Freeman and Company"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness, W"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Paull",
        "given": "M."
      },
      {
        "family": "Unger",
        "given": "S."
      }
    ],
    "citation-number": [
      "149."
    ],
    "container-title": [
      "IRE Trans. Electron. Comput"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "356–367,"
    ],
    "title": [
      "Minimizing the number of states in incompletely specified sequential switching functions"
    ],
    "type": "article-journal",
    "volume": [
      "EC-8"
    ]
  },
  {
    "author": [
      {
        "family": "Grasselli",
        "given": "A."
      },
      {
        "family": "Luccio",
        "given": "F."
      }
    ],
    "citation-number": [
      "150."
    ],
    "container-title": [
      "IEEE Trans. Electron. Comput"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "350–359,"
    ],
    "title": [
      "A method for minimizing the number of internal states in incompletely specified sequential networks"
    ],
    "type": "article-journal",
    "volume": [
      "EC-14"
    ]
  },
  {
    "author": [
      {
        "family": "Kannan",
        "given": "L."
      },
      {
        "family": "Sarma",
        "given": "D."
      }
    ],
    "citation-number": [
      "151."
    ],
    "container-title": [
      "Proceedings of European Conference on Design Automation"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Amsterdam, the Netherlands"
    ],
    "pages": [
      "192–196"
    ],
    "title": [
      "Fast heuristic algorithms for finite state machine minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rho",
        "given": "J.-K."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Somenzi",
        "given": "F."
      },
      {
        "family": "Jacoby",
        "given": "R."
      }
    ],
    "citation-number": [
      "152."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "167–177,"
    ],
    "title": [
      "Exact and heuristic algorithms for the minimization of incompletely specified state machines"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Kam",
        "given": "T."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "153."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "657–676,"
    ],
    "title": [
      "Implicit computation of compatible sets for state minimization of ISFSMs"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Kam",
        "given": "T."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "154."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1311–1322,"
    ],
    "title": [
      "Theory and algorithms for state minimization of nondeterministic FSMs"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Newborn",
        "given": "M."
      }
    ],
    "citation-number": [
      "155."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "1440–1443,"
    ],
    "title": [
      "The simplification of sequential machines with input restrictions"
    ],
    "type": "article-journal"
  },
  {
    "note": [
      "50 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rho",
        "given": "J.-K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "156."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "324–327"
    ],
    "title": [
      "The role of prime compatibles in the minimization of finite state machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "H.-Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "157."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "321–328"
    ],
    "title": [
      "Input don’t care sequences in FSM networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "158."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "136–320"
    ],
    "title": [
      "The maximum set of permissible behaviors for FSM networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "159."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "184–191"
    ],
    "title": [
      "State minimization of pseudo non-deterministic FSMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aziz",
        "given": "A."
      },
      {
        "family": "Singhal",
        "given": "V."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Swamy",
        "given": "G."
      }
    ],
    "citation-number": [
      "160."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "255–261"
    ],
    "title": [
      "Minimizing interacting finite state machines: A compositional approach to language containment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dasgupta",
        "given": "A."
      },
      {
        "family": "Ganguly",
        "given": "S."
      }
    ],
    "citation-number": [
      "161."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "740–745"
    ],
    "title": [
      "Divide and conquer: A strategy for synthesis of low power finite state machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "162."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Kitakyushu, Japan"
    ],
    "pages": [
      "809–815"
    ],
    "title": [
      "Don’t cares in logic minimization of extended finite state machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J."
      },
      {
        "family": "Oliveira",
        "given": "A."
      }
    ],
    "citation-number": [
      "163."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE Design, Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "758–763"
    ],
    "title": [
      "Finite state machine decomposition for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kernighan",
        "given": "B.W."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "164."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "291–307,"
    ],
    "title": [
      "An efficient heuristic procedure for partitioning graphs, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Kuo",
        "given": "M.-T."
      },
      {
        "family": "Liu",
        "given": "L.-T."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "165."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Seattle, WA"
    ],
    "pages": [
      "1061–1064"
    ],
    "title": [
      "Finite state machine decomposition for I/O minimization"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduuccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "166."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design, Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "A linear-time heuristic for improving network partitions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "167."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "589–602,"
    ],
    "title": [
      "Satisfaction of input and output encoding constraints"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "168."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "269–285,"
    ],
    "title": [
      "Optimal state assignment for finite state machines"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "169."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "239–239,"
    ],
    "title": [
      "Correction to “Optimal state assignment for finite state machines”"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "170."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "825–843,"
    ],
    "title": [
      "Symbolic minimization of multilevel logic and the input encoding problem"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "171."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "13–27,"
    ],
    "title": [
      "Exact algorithms for output encoding, state assignment, and four-level Boolean minimization"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "172."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "905–924,"
    ],
    "title": [
      "NOVA: State assignment of finite state machines for optimal two-level logic implementation"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Ciesielski",
        "given": "M."
      },
      {
        "family": "Shen",
        "given": "J.-J."
      },
      {
        "family": "Davio",
        "given": "M."
      }
    ],
    "citation-number": [
      "173."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "176–181"
    ],
    "title": [
      "A unified approach to input-output encoding for FSM state assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "174."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "1290–1300,"
    ],
    "title": [
      "MUSTANG: State assignment of finite state machines targeting multilevel logic implementations"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "175."
    ],
    "container-title": [
      "Proceedings of the International Conference on VLSI"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "187–196"
    ],
    "title": [
      "Synthesis of multiple level logic from symbolic high-level description languages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Du",
        "given": "X."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Moceyunas",
        "given": "P."
      }
    ],
    "citation-number": [
      "176."
    ],
    "container-title": [
      "Proceedings of the 23rd Annual Hawaii International Conference on System Sciences"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Waikoloa, HI"
    ],
    "pages": [
      "367–376"
    ],
    "title": [
      "MUSE: A multilevel symbolic encoding algorithm for state assignment"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Forth",
        "given": "R."
      },
      {
        "family": "Molitor",
        "given": "P."
      }
    ],
    "citation-number": [
      "177."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "61–66"
    ],
    "title": [
      "An efficient heuristic for state encoding minimizing the BDD representations of the transition relations of finite state machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hasteer",
        "given": "G."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "178."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "242–246,"
    ],
    "title": [
      "A parallel algorithm for state assignment of finite state machines"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "179."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1995"
    ],
    "note": [
      "Chapter 2 – Logic Synthesis 51"
    ],
    "pages": [
      "258–268,"
    ],
    "title": [
      "State assignment for low power dissipation"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K.-H."
      },
      {
        "family": "Wang",
        "given": "W.-S."
      },
      {
        "family": "Hwang",
        "given": "T."
      },
      {
        "family": "Wu",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "Y.-L."
      }
    ],
    "citation-number": [
      "180."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "250–254"
    ],
    "title": [
      "State assignment for power and area minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "181"
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1281–1291,"
    ],
    "title": [
      "Low-power state assignment targeting two- and multilevel logic implementations"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "X."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "L."
      }
    ],
    "citation-number": [
      "182."
    ],
    "container-title": [
      "IEEE Proc. G-Circ. Dev. Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "271–275,"
    ],
    "title": [
      "Multi-code state assignment for low power design"
    ],
    "type": "article-journal",
    "volume": [
      "147"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "S."
      },
      {
        "family": "Cho",
        "given": "S."
      },
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      }
    ],
    "citation-number": [
      "183."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "510–513"
    ],
    "title": [
      "A new state assignment technique for testing and low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "citation-number": [
      "184."
    ],
    "container-title": [
      "J. VLSI Comput. Syst"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "41–67,"
    ],
    "title": [
      "Optimizing Synchronous Systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "citation-number": [
      "185."
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Pittsburgh, PA"
    ],
    "pages": [
      "– –85–162"
    ],
    "publisher": [
      "Carnegie Mellon University"
    ],
    "title": [
      "Decomposable Searching Problems and Circuit Optimization by Retiming: Two Studies in General Transformations of Computational Structures"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Touati",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "186."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "157–162,"
    ],
    "title": [
      "Computing the initial states of retimed circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Pixley",
        "given": "C."
      },
      {
        "family": "Beihl",
        "given": "G."
      }
    ],
    "citation-number": [
      "187."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "376–379"
    ],
    "title": [
      "Calculating resetability and reset sequences"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Even",
        "given": "G."
      },
      {
        "family": "Spillinger",
        "given": "I."
      },
      {
        "family": "Stok",
        "given": "L."
      }
    ],
    "citation-number": [
      "188."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "348–357,"
    ],
    "title": [
      "Retiming revisited and reversed"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Maheshwari",
        "given": "N."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "189."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "216–219"
    ],
    "title": [
      "Minimum area retiming with equivalent initial states"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "190."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "86–89"
    ],
    "title": [
      "Retiming of circuits with single phase transparent latches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ishii",
        "given": "A."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      }
    ],
    "citation-number": [
      "191."
    ],
    "container-title": [
      "Proceedings of the Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "245–264"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Optimizing two-phase, level-clocked circuitry"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lockyear",
        "given": "B."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "192."
    ],
    "container-title": [
      "Proceedings of the Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "265–280"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Optimal retiming of multi-phase, level-clocked circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maheshwari",
        "given": "N."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "193."
    ],
    "container-title": [
      "Proceedings, Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "840–845"
    ],
    "title": [
      "Efficient minarea retiming of large level-clocked circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "194."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "226–233"
    ],
    "title": [
      "Efficient implementation of retiming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maheshwari",
        "given": "N."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "195."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "74–83,"
    ],
    "title": [
      "Efficient retiming of large circuits"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Sentovich",
        "given": "E."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "196."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "74–84,"
    ],
    "title": [
      "Retiming and resynthesis: Optimizing sequential networks with combinational techniques"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Singh",
        "given": "K."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "197."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "568–578,"
    ],
    "title": [
      "Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kalla",
        "given": "P."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      }
    ],
    "citation-number": [
      "198."
    ],
    "container-title": [
      "Proceedings, Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "638–642"
    ],
    "title": [
      "Performance driven resynthesis by exploiting retiming-induced state register equivalence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      }
    ],
    "citation-number": [
      "199."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1595–1607,"
    ],
    "title": [
      "Optimal FPGA mapping and retiming with efficient initial state computation"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      }
    ],
    "citation-number": [
      "200."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "738–748,"
    ],
    "title": [
      "An efficient algorithm for performance-optimal FPGA technology mapping with re-timing"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "El-Maleh",
        "given": "A."
      },
      {
        "family": "Marchok",
        "given": "T."
      },
      {
        "family": "Rajski",
        "given": "J."
      },
      {
        "family": "Maly",
        "given": "W."
      }
    ],
    "citation-number": [
      "201."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "528–543,"
    ],
    "title": [
      "Behavior and testability preservation under the retiming transformation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Dey",
        "given": "S."
      },
      {
        "family": "Chakradhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "202."
    ],
    "container-title": [
      "Proceedings of IEEE VLSI Test Symposium"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Cherry Hill, NJ"
    ],
    "pages": [
      "28–33"
    ],
    "title": [
      "Retiming sequential circuits to enhance testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      }
    ],
    "citation-number": [
      "203."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "398–402"
    ],
    "title": [
      "Retiming sequential circuits for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tabarra",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "204."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "725–730"
    ],
    "title": [
      "Retiming for DSM with area-delay trade-offs and delay constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Young",
        "given": "E."
      },
      {
        "family": "Tong",
        "given": "D."
      },
      {
        "family": "Dechu",
        "given": "S."
      },
      {
        "family": "Soyata",
        "given": "T."
      },
      {
        "family": "Friedman",
        "given": "E."
      },
      {
        "family": "Mulligan",
        "given": "J."
      }
    ],
    "citation-number": [
      "205."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design",
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2003",
      "1997"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "221–226",
      "105–120,"
    ],
    "title": [
      "Retiming with interconnect and gate delay",
      "Incorporating interconnect, register, and clock distribution delays into the retiming process"
    ],
    "type": "article-journal",
    "volume": [
      "52 References 206",
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      },
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "207."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "184–203,"
    ],
    "title": [
      "Retiming and clock scheduling for digital circuit optimization"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Iyer",
        "given": "B."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      }
    ],
    "citation-number": [
      "208."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "614–617"
    ],
    "title": [
      "Metamorphosis: State assignment by retiming and re-encoding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Bhat",
        "given": "N."
      }
    ],
    "citation-number": [
      "209."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "99–105"
    ],
    "title": [
      "Layout driven technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Bhat",
        "given": "N."
      }
    ],
    "citation-number": [
      "210."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "134–137"
    ],
    "title": [
      "Layout driven logic restructuring/decomposition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abouzeid",
        "given": "P."
      },
      {
        "family": "Sakouti",
        "given": "K."
      },
      {
        "family": "Saucier",
        "given": "G."
      },
      {
        "family": "Poirot",
        "given": "F."
      }
    ],
    "citation-number": [
      "211."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "365–368"
    ],
    "title": [
      "Multilevel synthesis minimizing the routing factor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vaishnav",
        "given": "H."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "212."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "230–235"
    ],
    "title": [
      "Routability driven fanout optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Shenoy",
        "given": "N."
      }
    ],
    "citation-number": [
      "213."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Physical Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Napa Valley, CA"
    ],
    "title": [
      "The future of logic synthesis and physical design in deep sub-micron process geometries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kannan",
        "given": "L."
      },
      {
        "family": "Suaris",
        "given": "P."
      },
      {
        "family": "Fang",
        "given": "H."
      }
    ],
    "citation-number": [
      "214."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "A methodology and algorithms for post-placement delay optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ishioka",
        "given": "T."
      },
      {
        "family": "Murofushi",
        "given": "M."
      },
      {
        "family": "Murakata",
        "given": "M."
      }
    ],
    "citation-number": [
      "215."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "title": [
      "Layout driven delay optimization with logic resynthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stenz",
        "given": "G."
      },
      {
        "family": "Riess",
        "given": "B."
      },
      {
        "family": "Rohfleisch",
        "given": "B."
      },
      {
        "family": "Johannes",
        "given": "F."
      }
    ],
    "citation-number": [
      "216."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Physical Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Napa Valley, CA"
    ],
    "pages": [
      "36–41"
    ],
    "title": [
      "Timing driven placement in interaction with netlist transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hojat",
        "given": "S."
      },
      {
        "family": "Villarubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "217."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "206–210"
    ],
    "title": [
      "An integrated placement and synthesis approach for timing closure of PowerPC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Iyer",
        "given": "M."
      },
      {
        "family": "Damiano",
        "given": "R."
      },
      {
        "family": "Harer",
        "given": "K."
      },
      {
        "family": "Ma",
        "given": "H.-K."
      },
      {
        "family": "Thilking",
        "given": "P."
      }
    ],
    "citation-number": [
      "218."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "250–257"
    ],
    "title": [
      "A robust solution to the timing convergence problem in high performance design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gosti",
        "given": "W."
      },
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "219."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "224–231"
    ],
    "title": [
      "Addressing the timing closure problem by integrating logic optimization and placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carragher",
        "given": "R."
      },
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Chakraborty",
        "given": "S."
      },
      {
        "family": "Prasad",
        "given": "M."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Vemure",
        "given": "N."
      }
    ],
    "citation-number": [
      "220."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Dana Point, CA"
    ],
    "title": [
      "Layout driven logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lou",
        "given": "J."
      },
      {
        "family": "Salek",
        "given": "A."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "221."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "31–35"
    ],
    "title": [
      "Concurrent logic restructuring and placement for timing closure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lou",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "W."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "222."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "671–675"
    ],
    "title": [
      "An exact solution to simultaneous technology mapping and linear placement problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      }
    ],
    "citation-number": [
      "223."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "pages": [
      "217–221"
    ],
    "title": [
      "Delay constrained area recovery via layout-driven buffer optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kudva",
        "given": "P."
      },
      {
        "family": "Sullivan",
        "given": "A."
      },
      {
        "family": "Dougherty",
        "given": "W."
      }
    ],
    "citation-number": [
      "224."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "551–556"
    ],
    "title": [
      "Metrics for structural logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saxena",
        "given": "P."
      },
      {
        "family": "Halpin",
        "given": "B."
      }
    ],
    "citation-number": [
      "225."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "699–704"
    ],
    "title": [
      "Modeling repeaters explicitly within analytical placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-J."
      },
      {
        "family": "Lee",
        "given": "C."
      }
    ],
    "citation-number": [
      "226."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "35–41"
    ],
    "title": [
      "Synthesis of multi-variable MVL functions using hybrid mode CMOS logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Syuto",
        "given": "M."
      },
      {
        "family": "Shen",
        "given": "J."
      },
      {
        "family": "Tanno",
        "given": "K."
      },
      {
        "family": "Ishizuka",
        "given": "O."
      }
    ],
    "citation-number": [
      "227."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "27–32"
    ],
    "title": [
      "Multi-input variable-threshold circuits for multi-valued logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Temel",
        "given": "T."
      },
      {
        "family": "Morgul",
        "given": "A."
      }
    ],
    "citation-number": [
      "228."
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "160–161,"
    ],
    "title": [
      "Implementation of multi-valued logic, simultaneous literal operations with full CMOS current-mode threshold circuits"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Gulak",
        "given": "P."
      }
    ],
    "citation-number": [
      "229."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Sendai, Japan"
    ],
    "pages": [
      "208–215"
    ],
    "title": [
      "Dynamic current-mode multi-valued MOS memory with error correction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "J."
      }
    ],
    "citation-number": [
      "230."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "44–51"
    ],
    "title": [
      "Algebraic division for multilevel logic synthesis of multi-valued logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "J."
      }
    ],
    "citation-number": [
      "231."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Bloomington, IN"
    ],
    "note": [
      "Chapter 2 – Logic Synthesis 53"
    ],
    "pages": [
      "164–169"
    ],
    "title": [
      "Factorization of multi-valued logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Matic",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "232."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anahein, CA"
    ],
    "pages": [
      "155–158"
    ],
    "title": [
      "Generalized cofactoring for logic function evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "233."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "520–525"
    ],
    "title": [
      "Don’t cares and multi-valued logic network minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "234."
    ],
    "container-title": [
      "Proceedings of International Conference on VLSI Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Goa, India"
    ],
    "pages": [
      "206–211"
    ],
    "title": [
      "Sequential multi-valued network simplification using redundancy removal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "235."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "494–503"
    ],
    "title": [
      "Binary and multi-valued SPFD-based wire removal in PLA networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Moskewicz",
        "given": "M."
      }
    ],
    "citation-number": [
      "236."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "326–333"
    ],
    "title": [
      "CAMA: A multi-valued satisfiability solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "237."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "557–562"
    ],
    "title": [
      "Simplification of non-deterministic multi-valued networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "238."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "752–757"
    ],
    "title": [
      "Reducing multi-valued algebraic operations to binary"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Khatri",
        "given": "S."
      }
    ],
    "citation-number": [
      "239."
    ],
    "container-title": [
      "Proceedings of International Conference on VLSI Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Goa, India"
    ],
    "pages": [
      "196–205"
    ],
    "title": [
      "Multi-valued logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "M."
      },
      {
        "family": "Jiang",
        "given": "J."
      },
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "240."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "168–177"
    ],
    "title": [
      "Optimization of multivalued multi-level networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "241."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "254–260"
    ],
    "title": [
      "Evaluation of static variable ordering heuristics for MDD construction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schmiedle",
        "given": "F."
      },
      {
        "family": "Gunther",
        "given": "W."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "242."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Warsaw, Poland"
    ],
    "pages": [
      "299–304"
    ],
    "title": [
      "Selection of efficient re-ordering heuristics for MDD construction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schmiedle",
        "given": "F."
      },
      {
        "family": "Gunther",
        "given": "W."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "243."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "239–244"
    ],
    "title": [
      "Dynamic re-encoding during MDD minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Thornton",
        "given": "M."
      },
      {
        "family": "Wessels",
        "given": "D."
      }
    ],
    "citation-number": [
      "244."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "41–46"
    ],
    "title": [
      "MDD-based synthesis of multi-valued logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Files",
        "given": "C."
      },
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Perkowski",
        "given": "M."
      }
    ],
    "citation-number": [
      "245."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Antigonish, Nova Scotia, Canada"
    ],
    "pages": [
      "27–32"
    ],
    "title": [
      "Functional decomposition of MVL functions using multivalued decision diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shmerko",
        "given": "V."
      },
      {
        "family": "Yanushkevich",
        "given": "S."
      },
      {
        "family": "Levashenko",
        "given": "V."
      }
    ],
    "citation-number": [
      "246."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Antigonish, Nova Scotia, Canada"
    ],
    "pages": [
      "139–144"
    ],
    "title": [
      "Test pattern generation for combinatorial multivalued networks based on generalized D-algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Keim",
        "given": "M."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "247."
    ],
    "container-title": [
      "Proceedings of International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Antigonish, Nova Scotia, Canada"
    ],
    "pages": [
      "145–150"
    ],
    "title": [
      "Fault simulation in sequential multi-valued logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "248."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Effective Current Source Modeling, Cadence Design Systems Inc"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "citation-number": [
      "249."
    ],
    "note": [
      "Composite Current Source Modeling, Synopsys Inc., 2004, Mountain View, CA,"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Sze",
        "given": "C.N."
      },
      {
        "family": "Qinke",
        "given": "W."
      }
    ],
    "citation-number": [
      "250."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "389–392"
    ],
    "title": [
      "Timing-driven Steiner trees are (practically) free"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "Y."
      }
    ],
    "citation-number": [
      "251."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "70–83,"
    ],
    "title": [
      "FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Karandikar",
        "given": "S.K."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Quay",
        "given": "S.T."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Sze",
        "given": "C.N."
      },
      {
        "family": "Villarrubia",
        "given": "P.G."
      },
      {
        "family": "Yildiz",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "252."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "573–599,"
    ],
    "title": [
      "Techniques for fast physical synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "95"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Villarrubia",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "253."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "246–249"
    ],
    "title": [
      "The coming of age of physical synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "254."
    ],
    "container-title": [
      "Proceedings of Asian and South-Pacific Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "628–633"
    ],
    "title": [
      "Safe delay optimization for physical synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Hu",
        "given": "S."
      },
      {
        "family": "Muhmud",
        "given": "T."
      },
      {
        "family": "Quay",
        "given": "S.T."
      },
      {
        "family": "Villarrubia",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "255."
    ],
    "container-title": [
      "Proceedings of International Symposium on Physical Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "71–77"
    ],
    "title": [
      "Fast interconnect synthesis with layer assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Sze",
        "given": "C.N."
      },
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Zhou",
        "given": "N.Y."
      }
    ],
    "citation-number": [
      "256."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "465–470"
    ],
    "title": [
      "Guiding a physical design closure system to produce easier-to-route designs with more predictable timing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ward",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "257."
    ],
    "container-title": [
      "Proceedings of International Symposium on Physical Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Napa Valley, CA"
    ],
    "pages": [
      "79–86"
    ],
    "title": [
      "Keep it straight: Teaching placement how to better handle designs with datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jindal",
        "given": "T."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Jiang",
        "given": "H."
      },
      {
        "family": "Zhuo",
        "given": "L."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Winn",
        "given": "C.B."
      }
    ],
    "citation-number": [
      "258."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "603–608"
    ],
    "title": [
      "Detecting tangled logic structures in VLSI netlists"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Reddy",
        "given": "L."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Cho",
        "given": "M."
      }
    ],
    "citation-number": [
      "259."
    ],
    "container-title": [
      "Proceedings of International Symposium on Physical Design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "67–74"
    ],
    "title": [
      "Logical and physical restructuring of fan-in trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q."
      },
      {
        "family": "Kitchen",
        "given": "N."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "260."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "229–234"
    ],
    "title": [
      "SAT sweeping with local observability don’t-cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "J.S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Chrzanowska-Jeske",
        "given": "M."
      }
    ],
    "citation-number": [
      "261."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "743–755,"
    ],
    "title": [
      "Using simulation and satisfiability to compute flexibilities in Boolean networks"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Kam",
        "given": "T."
      }
    ],
    "citation-number": [
      "262."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "2894–2903,"
    ],
    "title": [
      "Reducing structural bias in technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "citation-number": [
      "263."
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group, ABC: A system for sequential synthesis and ­verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/."
    ]
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Case",
        "given": "M."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Jang",
        "given": "S."
      }
    ],
    "citation-number": [
      "264."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "234–241"
    ],
    "title": [
      "Scalable and scalably-verifiable sequential synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      },
      {
        "family": "Scarsi",
        "given": "R."
      }
    ],
    "citation-number": [
      "265."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "514–520"
    ],
    "title": [
      "Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qing",
        "given": "W."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Xunwei",
        "given": "W."
      }
    ],
    "citation-number": [
      "266."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst. I: Fundam. Theory Appl"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "415–420,"
    ],
    "title": [
      "Clock-gating and its application to low power design of sequential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Hurst",
        "given": "P."
      }
    ],
    "citation-number": [
      "267."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "654–657"
    ],
    "title": [
      "Automatic synthesis of clock gating logic with controlled netlist perturbation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Vijaykumar",
        "given": "T.N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "268."
    ],
    "container-title": [
      "Proceedings of the Ninth International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "113"
    ],
    "title": [
      "Deterministic clock gating for microprocessor power reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahuja",
        "given": "S."
      },
      {
        "family": "Shukla",
        "given": "S."
      },
      {
        "given": "M.C.B.C.G."
      }
    ],
    "citation-number": [
      "269."
    ],
    "container-title": [
      "Proceedings of IEEE International High Level Design Validation and Test Workshop"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "20–25"
    ],
    "title": [
      "Model checking based sequential clock-gating"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mathur",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "270."
    ],
    "container-title": [
      "Proceedings of the 22nd International Conference on VLSI Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New Delhi, India"
    ],
    "pages": [
      "28–29"
    ],
    "title": [
      "Power reduction techniques and flows at RTL and system level"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "271."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "305–317,"
    ],
    "title": [
      "Sequential equivalence checking for clock-gated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "S."
      },
      {
        "family": "Chung",
        "given": "K."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "272."
    ],
    "container-title": [
      "Proceedings of International Workshop of Logic and Synthesis"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "A power optimization toolbox for logic synthesis and mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Munch",
        "given": "M."
      },
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Mehra",
        "given": "R."
      },
      {
        "family": "Sproch",
        "given": "J."
      },
      {
        "family": "Wehn",
        "given": "N."
      }
    ],
    "citation-number": [
      "273."
    ],
    "container-title": [
      "Proceedings of IEEE Design Automation and Test in Europe"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "624–631"
    ],
    "title": [
      "Automating RT-Level operand isolation to minimizing power consumption in datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "H."
      },
      {
        "family": "Wang",
        "given": "Y.-H."
      },
      {
        "family": "Chen",
        "given": "C.P."
      }
    ],
    "citation-number": [
      "274."
    ],
    "container-title": [
      "Proceedings of Asian and South-Pacific Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Shanghai, China"
    ],
    "pages": [
      "381–386"
    ],
    "title": [
      "Fast and effective gate-sizing with multiple-Vt assignment using generalized Lagrangian relaxation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shah",
        "given": "S."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sharma",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "275."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "705–712"
    ],
    "title": [
      "Discrete Vt assignment and gate sizing using a self-snapping continuous formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "T."
      },
      {
        "family": "Xie",
        "given": "L."
      },
      {
        "family": "Davoodi",
        "given": "A."
      }
    ],
    "citation-number": [
      "276."
    ],
    "container-title": [
      "Proceedings of International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Bangalore, India"
    ],
    "pages": [
      "45–50"
    ],
    "title": [
      "A parallel and randomized algorithm for large-scale dual-Vt assignment and continuous gate sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "J."
      }
    ],
    "citation-number": [
      "277."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "223–234,"
    ],
    "title": [
      "A new algorithm for simultaneous gate sizing and threshold voltage assignment"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "278."
    ],
    "title": [
      "IEEE Standard for Design and Verification of Low-Power Integrated Circuits, IEEE Std 1801TM-2013"
    ],
    "type": null,
    "url": [
      "http://standards.ieee.org/."
    ]
  },
  {
    "author": [
      {
        "family": "De",
        "given": "K."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "279."
    ],
    "container-title": [
      "Proceedings of International Conference on Parallel Processing"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Raleigh, NC"
    ],
    "pages": [
      "135–142"
    ],
    "title": [
      "Parallel logic synthesis using partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Catanzaro",
        "given": "B."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Bor-Yiing",
        "given": "S."
      }
    ],
    "citation-number": [
      "280."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "12–17"
    ],
    "title": [
      "Parallelizing CAD: A timely research agenda for EDA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-C."
      },
      {
        "family": "Chen",
        "given": "K.-C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "281."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "282–292,"
    ],
    "title": [
      "Logic synthesis for engineering change"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "B.-H."
      },
      {
        "family": "Yang",
        "given": "C.-J."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Jiang",
        "given": "J.-H.R."
      }
    ],
    "citation-number": [
      "282."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "729–734"
    ],
    "title": [
      "A robust functional ECO engine by SAT proof minimization and interpolation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Modi",
        "given": "N."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "283."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "789–796"
    ],
    "title": [
      "DeltaSyn: An efficient logic difference optimizer for ECO synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "L.N."
      },
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Washburn",
        "given": "C."
      },
      {
        "family": "Earl",
        "given": "J."
      },
      {
        "family": "Keinert",
        "given": "J."
      }
    ],
    "citation-number": [
      "284."
    ],
    "container-title": [
      "Proceedings of IEEE Design Automation and Test in Europe"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "1002–1007"
    ],
    "title": [
      "Intuitive ECO synthesis for high performance circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Fang",
        "given": "J."
      },
      {
        "family": "Chang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "285."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "ECO timing optimization using spare cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Svore",
        "given": "K.M."
      },
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Cross",
        "given": "A.W."
      },
      {
        "family": "Chuang",
        "given": "I.L."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "286."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "74–83,"
    ],
    "title": [
      "A layered software architecture for quantum computing design tools"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "287."
    ],
    "container-title": [
      "Proceedings of IEEE Design Automation and Test in Europe"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "1"
    ],
    "title": [
      "Logic synthesis and physical design: Quo vadis?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "8–19"
    ],
    "title": [
      "A landscape of the new dark silicon design regime"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shauly",
        "given": "E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Journal of Low Power Electronics and Applications"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–29"
    ],
    "title": [
      "CMOS leakage and power reduction in transistors and circuits: Process and layout considerations"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Quarles",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "ERL M89/44,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "The SPICE3 Implementation Guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "L."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Feng",
        "given": "Z."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design Automation Conference (DAC"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "1–89 8"
    ],
    "title": [
      "TinySPICE: A parallel SPICE simulator on GPU for massively repeated small circuit simulations"
    ],
    "type": "paper-conference",
    "volume": [
      89
    ]
  },
  {
    "author": [
      {
        "family": "PrimeTime",
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "6."
    ],
    "note": [
      "Accessed November 19, 2015.)."
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/Tools/Implementation/SignOff/Pages/PrimeTime."
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "714–725"
    ],
    "title": [
      "Models and algorithms for bounds on leakage in CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Sheu",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1987-08"
    ],
    "pages": [
      "558–566"
    ],
    "title": [
      "BSIM: Berkeley short-channel IGFET model for MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Butts",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of MICRO-33"
    ],
    "date": [
      "2000-12"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "191–201"
    ],
    "title": [
      "A static power model for architects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Tiwari",
        "given": "V."
      },
      {
        "family": "Iglesia",
        "given": "E.",
        "particle": "la"
      },
      {
        "family": "Sinha",
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the International Conference on VLSI Design"
    ],
    "date": [
      "2002-01"
    ],
    "location": [
      "Bangalore, India"
    ],
    "pages": [
      "39–44"
    ],
    "title": [
      "Topological analysis for leakage prediction of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Burns",
        "given": "J."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Brown",
        "given": "R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design, Seoul, South Korea"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "100–103"
    ],
    "title": [
      "Efficient techniques for gate leakage estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "L."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "336–351"
    ],
    "title": [
      "Interconnect-aware low-power high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Quang",
        "given": "D."
      },
      {
        "family": "Deming",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "587–592"
    ],
    "title": [
      "Dynamic power estimation for deep submicron circuits with process variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "R."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Yang",
        "given": "P."
      },
      {
        "family": "Trick",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "63–71"
    ],
    "title": [
      "A Monte Carlo approach to power estimation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "D."
      },
      {
        "family": "DeOrio",
        "given": "A."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Automation & Test in Europe Conference & Exhibition"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "DATE ‘09, Nice, France"
    ],
    "pages": [
      "1332–1337"
    ],
    "title": [
      "GCS: High-performance gate-level simulation with GPGPUs, Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Freitas",
        "given": "A."
      },
      {
        "family": "Oliveira",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "764–769"
    ],
    "title": [
      "Implicit resolution of the Chapman-Kolmogorov equations for sequential circuits: An application in power estimation, Design, Automation and Test in Europe"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–56"
    ],
    "title": [
      "Power minimization in IC design: Principles and applications"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Monteiro",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Despain",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "B."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1995-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "404–416"
    ],
    "title": [
      "Power estimation methods for sequential logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Piguet",
        "given": "C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Low-Power CMOS Circuits: Technology, Logic Design and CAD Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Alioto",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2012-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–29"
    ],
    "title": [
      "Ultra-low power VLSI circuit design demystified and explained: A tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "note": [
      "76 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "P."
      },
      {
        "family": "Lu",
        "given": "Y."
      },
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2012-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "226–232"
    ],
    "title": [
      "An efficient algorithm for library-based cell-type selection in highperformance low-power designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "family": "Patel",
        "given": "R."
      },
      {
        "family": "Beatty",
        "given": "T."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2005-08"
    ],
    "pages": [
      "274–279"
    ],
    "title": [
      "Managing standby and active mode leakage power in deep sub-micron design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Mirco"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "68–80"
    ],
    "title": [
      "Leakage power analysis and reduction for nanoscale circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Flynn",
        "given": "D."
      },
      {
        "family": "Aitken",
        "given": "R."
      },
      {
        "family": "Gibbons",
        "given": "A."
      },
      {
        "family": "Shi",
        "given": "K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer Science Publishing"
    ],
    "title": [
      "Low Power Methodology Manual: For Systemon-Chip Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "191–194"
    ],
    "title": [
      "Static leakage reduction through simultaneous threshold voltage and state assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "62–69"
    ],
    "title": [
      "New single-clock CMOS latches and flipflops with improved speed and power savings"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Alioto",
        "given": "M."
      },
      {
        "family": "Consoli",
        "given": "E."
      },
      {
        "family": "Palumbo",
        "given": "G."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2011-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "725–750"
    ],
    "title": [
      "Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part I and II"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1994-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1110–1122"
    ],
    "title": [
      "Power-efficient technology decomposition and mapping under an extended power consumption model"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "402–407"
    ],
    "title": [
      "On average power dissipation and random pattern testability of combinational logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hosun",
        "given": "S."
      },
      {
        "family": "Naeun",
        "given": "Z."
      },
      {
        "family": "Kim",
        "given": "K.Juho"
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE International SOC Conference"
    ],
    "date": [
      "2006-09"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "85–88"
    ],
    "title": [
      "Stochastic glitch estimation and path balancing for statistical optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tiwari",
        "given": "V."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "The VLSI Journal"
    ],
    "date": [
      "1996-07"
    ],
    "pages": [
      "243–268"
    ],
    "title": [
      "Technology mapping for low power in logic synthesis, Integration"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1993-06"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "68–73"
    ],
    "title": [
      "Technology decomposition and mapping targeting low power dissipation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "258–268"
    ],
    "title": [
      "State assignment for low power dissipation"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J."
      },
      {
        "family": "Oliveira",
        "given": "A."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration Systems"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "560–565"
    ],
    "title": [
      "Implicit FSM decomposition applied to low power design"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "398–402"
    ],
    "title": [
      "Retiming sequential circuits for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "G.L."
      },
      {
        "family": "Bahnsen",
        "given": "R.J."
      },
      {
        "family": "Halliwell",
        "given": "H."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "106–116,"
    ],
    "title": [
      "Boolean comparison of hardware and flowcharts"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "LaPotin",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "149–165,"
    ],
    "title": [
      "Verity—A formal verification program for custom CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Bischoff",
        "given": "G.P."
      },
      {
        "family": "Brace",
        "given": "K.S."
      },
      {
        "family": "Jain",
        "given": "S."
      },
      {
        "family": "Razdan",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "16–24"
    ],
    "title": [
      "Formal implementation verification of the bus interface unit for the Alpha 21264 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moondanos",
        "given": "J."
      },
      {
        "family": "Seger",
        "given": "C.H."
      },
      {
        "family": "Hanna",
        "given": "Z."
      },
      {
        "family": "Kaiss",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "131–143"
    ],
    "title": [
      "CLEVER: Divide and conquer combinational logic equivalence verification with false negative elimination, Computer Aided Verification (CAV’01"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–691,"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "205–213,"
    ],
    "title": [
      "On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      },
      {
        "family": "Chen",
        "given": "Y.-A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "535–541"
    ],
    "title": [
      "Verification of arithmetic circuits with binary moment diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "Y.-T."
      },
      {
        "family": "Sastry",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "608–613"
    ],
    "title": [
      "Edge-valued binary decision diagrams for multi-level hierarchical verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Calculational System Design"
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "family": "Broy",
        "given": "M."
      },
      {
        "family": "Steinbrüggen",
        "given": "R."
      }
    ],
    "location": [
      "Amsterdam, the Netherlands"
    ],
    "pages": [
      "303–366"
    ],
    "publisher": [
      "IOS Press"
    ],
    "title": [
      "Binary decision diagrams"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Manne",
        "given": "S."
      },
      {
        "family": "Grunwald",
        "given": "D.C."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "196–201"
    ],
    "title": [
      "Remembrance of things past: Locality and memory in BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sieling",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Technical Report 663,"
    ],
    "location": [
      "Dortmund, Germany"
    ],
    "publisher": [
      "University of Dortmund"
    ],
    "title": [
      "The nonapproximability of OBDD minimization"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "42–47"
    ],
    "title": [
      "Dynamic variable ordering for ordered binary decision diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ravi",
        "given": "K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "pages": [
      "250–264"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Hints to accelerate symbolic traversal, Correct Hardware Design and Verification Methods (CHARME’99"
    ],
    "type": "chapter",
    "volume": [
      "1703"
    ]
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Krohm",
        "given": "F."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the 34th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "263–268"
    ],
    "title": [
      "Equivalence checking using cuts and heaps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Singhal",
        "given": "V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "570–576"
    ],
    "title": [
      "Tight integration of combinational verification methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      },
      {
        "family": "Cimatti",
        "given": "A."
      },
      {
        "family": "Clarke",
        "given": "E."
      },
      {
        "family": "Zhu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Fifth International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS’99), Lecture Notes in Computer Science"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Amsterdam, the Netherlands"
    ],
    "pages": [
      "193–207"
    ],
    "title": [
      "Symbolic model checking without BDDs"
    ],
    "type": "paper-conference",
    "volume": [
      "1579"
    ]
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1979"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "W.H. Freeman and Company"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "note": [
      "106 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "family": "Putnam",
        "given": "H."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "J. Assoc. Comput. Mach"
    ],
    "date": [
      "1960"
    ],
    "pages": [
      "201–215,"
    ],
    "title": [
      "A computing procedure for quantification theory"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "family": "Logemann",
        "given": "G."
      },
      {
        "family": "Loveland",
        "given": "D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ACM"
    ],
    "date": [
      "1962"
    ],
    "pages": [
      "394–397,"
    ],
    "title": [
      "A machine program for theorem proving, Commn"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Silva",
        "given": "J.P.M."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "220–227"
    ],
    "title": [
      "Grasp—A new search algorithm for satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M."
      },
      {
        "family": "Madigan",
        "given": "C.F."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: Engineering an efficient SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Madigan",
        "given": "C."
      },
      {
        "family": "Moskewicz",
        "given": "M."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "279–285"
    ],
    "title": [
      "Efficient conflict driven learning in Boolean satisfiability solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "880–885"
    ],
    "title": [
      "Validating SAT solvers using an independent resolution-based checker: Practical implementations and other applications, Design, Automation and Test in Europe (DATE’03"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Jin",
        "given": "H."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Electronic Notes in Theoretical Computer Science, 2004, Second International Workshop on Bounded Model Checking"
    ],
    "title": [
      "An incremental algorithm to check satisfiability for bounded model checking"
    ],
    "type": "chapter",
    "url": [
      "http://www.elsevier.nl/locate/entcs/."
    ]
  },
  {
    "author": [
      {
        "family": "Berman",
        "given": "C.L."
      },
      {
        "family": "Trevillyan",
        "given": "L.H."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "456–459"
    ],
    "title": [
      "Functional comparison of logic designs for VLSI circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Paruthi",
        "given": "V."
      },
      {
        "family": "Krohm",
        "given": "F."
      },
      {
        "family": "Ganai",
        "given": "M.K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1377–1394,"
    ],
    "title": [
      "Robust Boolean reasoning for equivalence checking and functional property verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Ganai",
        "given": "M.K."
      },
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "747–750"
    ],
    "title": [
      "Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jin",
        "given": "H."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing (SAT 2004"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Vancouver, British Columbia, Canada"
    ],
    "title": [
      "CirCUs: A hybrid satisfiability solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1966"
    ],
    "pages": [
      "278–291,"
    ],
    "title": [
      "Diagnosis of automata failures: A calculus & method"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "1292–1294,"
    ],
    "title": [
      "Hardware verification"
    ],
    "type": "article-journal",
    "volume": [
      "C-26"
    ]
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "534–537"
    ],
    "title": [
      "Verification of large synthesized designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Auth",
        "given": "E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "811–816,"
    ],
    "title": [
      "Improved deterministic test pattern generation with applications to redundancy identification"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "14–18"
    ],
    "title": [
      "Incremental synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Entrena",
        "given": "L.A."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "909–916,"
    ],
    "title": [
      "Combinational and sequential logic optimization by redundancy addition and removal"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "H."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Jeong",
        "given": "S.-W."
      },
      {
        "family": "Plessier",
        "given": "B."
      },
      {
        "family": "Schwarz",
        "given": "E."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Digest of Technical Papers of the IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "134–137"
    ],
    "title": [
      "ATPG aspects of FSM verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ganai",
        "given": "M.K."
      },
      {
        "family": "Aziz",
        "given": "A."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the 36th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "385–390"
    ],
    "title": [
      "Enhancing simulation with BDDs and ATPG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hulgaard",
        "given": "H."
      },
      {
        "family": "Williams",
        "given": "P.F."
      },
      {
        "family": "Andersen",
        "given": "H.R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Comput.Aided Des"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "903–917,"
    ],
    "title": [
      "Equivalence checking of combinational circuits using Boolean expression diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Filkorn",
        "given": "T."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Germany"
    ],
    "publisher": [
      "Technische Universität, München"
    ],
    "title": [
      "Symbolische Methoden für die Verifikation endlicher Zustandssysteme, Dissertation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eijk",
        "given": "C.A.J.",
        "particle": "van"
      },
      {
        "family": "Jess",
        "given": "J.A.G."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "1995 ACM/IEEE International Workshop on Logic Synthesis"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "pages": [
      "3–35–3–44"
    ],
    "title": [
      "Detection of equivalent state variables in finite state machine verification"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Singhal",
        "given": "V."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "563–569"
    ],
    "title": [
      "Robust latch mapping for combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "J. VLSI Comput. Syst"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "41–67,"
    ],
    "title": [
      "Optimizing synchronous systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "5–35,"
    ],
    "title": [
      "Retiming synchronous circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Eijk",
        "given": "C.A.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Logic Synthesis and Verification"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Hassoun",
        "given": "S."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publisher"
    ],
    "title": [
      "Chapter 13: Combinational and sequential equivalence checking"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Stoffel",
        "given": "D."
      },
      {
        "family": "Kunz",
        "given": "W."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "International Workshop on Logic Synthesis"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "title": [
      "A structural fixpoint iteration for sequential logic equivalence checking based on retiming"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Eijk",
        "given": "C.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "814–819,"
    ],
    "title": [
      "Sequential equivalence checking based on structural similarities"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S.-Y."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Chen",
        "given": "K.-C."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2000"
    ],
    "note": [
      "Chapter 4 – Equivalence Checking 107"
    ],
    "pages": [
      "443–464,"
    ],
    "title": [
      "AQUILA: An equivalence checking system for large sequential designs"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Ravi",
        "given": "K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "154–158"
    ],
    "title": [
      "High-density reachability analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cabodi",
        "given": "G."
      },
      {
        "family": "Camurati",
        "given": "P."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Quer",
        "given": "S."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "728–733"
    ],
    "title": [
      "Disjunctive partitioning and partial iterative squaring: An effective approach for symbolic traversal of large circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fraer",
        "given": "R."
      },
      {
        "family": "Kamhi",
        "given": "G."
      },
      {
        "family": "Ziv",
        "given": "B."
      },
      {
        "family": "Vardi",
        "given": "M.Y."
      },
      {
        "family": "Fix",
        "given": "L."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Twelfth Conference on Computer Aided Verification (CAV’00), E.A",
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "given": "Emerson"
      },
      {
        "family": "Sistla",
        "given": "A.P."
      }
    ],
    "location": [
      "Berlin, Germany"
    ],
    "pages": [
      "389–402"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Prioritized traversal: Efficient reachability analysis for verification and falsification"
    ],
    "type": "paper-conference",
    "volume": [
      "1855"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Berthet",
        "given": "C."
      },
      {
        "family": "Madre",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings IFIP International Workshop on Applied Formal Methods for Correct VLSI Design"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "Claesen",
        "given": "L."
      }
    ],
    "location": [
      "Leuven, Belgium"
    ],
    "pages": [
      "111–128"
    ],
    "title": [
      "Verification of sequential machines using Boolean functional vectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Touati",
        "given": "H."
      },
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "130–133"
    ],
    "title": [
      "Implicit enumeration of finite state machines using BDD’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "Long",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "403–407"
    ],
    "title": [
      "Representing circuits more efficiently in symbolic model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moon",
        "given": "I.-H."
      },
      {
        "family": "Kukula",
        "given": "J.H."
      },
      {
        "family": "Ravi",
        "given": "K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "23–28"
    ],
    "title": [
      "To split or to conjoin: The question in image computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geist",
        "given": "D."
      },
      {
        "family": "Beer",
        "given": "I."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Sixth Conference on Computer Aided Verification (CAV’94",
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "1994"
    ],
    "editor": [
      {
        "family": "Dill",
        "given": "D.L."
      }
    ],
    "location": [
      "Berlin, Germany"
    ],
    "pages": [
      "299–310"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Efficient model checking by automated ordering of transition relation partitions"
    ],
    "type": "paper-conference",
    "volume": [
      "818"
    ]
  },
  {
    "author": [
      {
        "family": "Moon",
        "given": "I.-H."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Hunt",
        "given": "W.A.",
        "suffix": "Jr."
      },
      {
        "family": "Johnson",
        "given": "S.D."
      }
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "73–90"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Border-block triangular form and conjunction schedule in image computation, Formal Methods in Computer Aided Design"
    ],
    "type": "chapter",
    "volume": [
      "1954"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "A.J."
      },
      {
        "family": "Dill",
        "given": "D."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "266–271"
    ],
    "title": [
      "Reducing BDD size by exploiting functional dependencies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Madre",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Private communication"
    ],
    "date": [
      "1996"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Eijk",
        "given": "C.A.J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Eindhoven, the Netherlands"
    ],
    "publisher": [
      "Eindhoven University of Technology"
    ],
    "title": [
      "Formal methods for the verification of digital circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E.I."
      },
      {
        "given": "M.K."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "114–121"
    ],
    "title": [
      "Prasad, and R.K.Brayton, Using SAT for combinational equivalence checking, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "F."
      },
      {
        "family": "Wang",
        "given": "L.-C."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Design, Automation, and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "10892–10897"
    ],
    "title": [
      "A circuit SAT solver with signal correlation guided learning"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "The International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "MiniSat: A SAT solver with conflict-clause minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Audemard",
        "given": "G."
      },
      {
        "family": "Simon",
        "given": "L."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "International Joint Conference on Artificial Intelligence"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "399–404"
    ],
    "title": [
      "Predicting learnt clauses quality in modern SAT solvers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      }
    ],
    "citation-number": [
      "63."
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "51–52"
    ],
    "publisher": [
      "SAT Competition"
    ],
    "title": [
      "Lingeling, plingeling and treengeling entering the SAT competition 2013"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M.W."
      },
      {
        "family": "Madigan",
        "given": "C.F."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: Engineering an efficient SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pipatsrisawat",
        "given": "K."
      },
      {
        "family": "Darwiche",
        "given": "A."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "294–299"
    ],
    "title": [
      "A lightweight component caching scheme for satisfiability solvers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Velev",
        "given": "M.N."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2004-01"
    ],
    "pages": [
      "310–315"
    ],
    "title": [
      "Efficient translation of Boolean formulas to CNF in formal verification of microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Een",
        "given": "N."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "836–843"
    ],
    "title": [
      "Improvements to combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "Z."
      },
      {
        "family": "Yu",
        "given": "Y."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1108–1113"
    ],
    "title": [
      "Considering circuit observability don’t cares in CNF satisfiability, Design"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.-A."
      },
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2001-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1443–1454,"
    ],
    "title": [
      "An efficient graph representation for arithmetic circuit verification"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Homma",
        "given": "N."
      },
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Higuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "2007-10"
    ],
    "pages": [
      "25–32"
    ],
    "title": [
      "Application of symbolic computer algebra to arithmetic circuit verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pruss",
        "given": "T."
      },
      {
        "family": "Kalla",
        "given": "P."
      },
      {
        "family": "Enescu",
        "given": "F."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2014-06"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Equivalence verification of large Galois field arithmetic circuits using word-level abstraction via Gröbner bases"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stoffel",
        "given": "D."
      },
      {
        "family": "Kunz",
        "given": "W."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "183–189,"
    ],
    "title": [
      "Verification of integer multiplier on arithmetic bit level"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "C.-Y."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Khoo",
        "given": "K.-Y."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "2008-03"
    ],
    "pages": [
      "813–818"
    ],
    "title": [
      "Improving constant-coefficient multiplier verification by partial product identification, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.C."
      },
      {
        "family": "Chen",
        "given": "K.C."
      },
      {
        "family": "Chang",
        "given": "S.C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Lee",
        "given": "C.-C."
      },
      {
        "family": "Jiang",
        "given": "J.R."
      },
      {
        "family": "C.-Y.",
        "given": "Huang"
      },
      {
        "family": "Mishchenko",
        "given": "A."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design",
      "Design Automation Conference"
    ],
    "date": [
      "1995",
      "2007-11"
    ],
    "note": [
      "108 References 75."
    ],
    "pages": [
      "647–652",
      "227–233"
    ],
    "title": [
      "Logic synthesis for engineering change",
      "Scalable exploration of functional dependency by interpolation and incremental SAT solving"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "944–949"
    ],
    "title": [
      "Fixing design errors with counterexamples and resynthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "91–98"
    ],
    "title": [
      "Automating post-silicon debugging and repair"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "B.-H."
      },
      {
        "family": "Yang",
        "given": "C.-J."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Jiang",
        "given": "J.-H.R."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2010-11"
    ],
    "pages": [
      "729–734"
    ],
    "title": [
      "A robust functional ECO engine by SAT proof minimization and interpolation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "K.-F."
      },
      {
        "family": "Huang",
        "given": "P.-K."
      },
      {
        "family": "Chou",
        "given": "C.-N."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2012"
    ],
    "title": [
      "Multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chockler",
        "given": "H."
      },
      {
        "family": "Ivrii",
        "given": "A."
      },
      {
        "family": "Matsliah",
        "given": "A."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Haifa Verification Conference"
    ],
    "date": [
      "2013"
    ],
    "title": [
      "Computing interpolants without proofs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Petkovska",
        "given": "A."
      },
      {
        "family": "Novo",
        "given": "D."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2014-11"
    ],
    "pages": [
      "462–469"
    ],
    "title": [
      "Constrained interpolation for guided logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Papadimitriou",
        "given": "C."
      }
    ],
    "citation-number": [
      "82."
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "1st edn"
    ],
    "location": [
      "Reading, MA"
    ],
    "pages": [
      "455–490"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Chapter 19: Polynomial space, Computational Complexity"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sheeran",
        "given": "M."
      },
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "Stålmarck",
        "given": "G."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of FMCAD"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Checking safety properties using induction and a SAT-solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMillan",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Fifteenth International Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "CAV Boulder, CO"
    ],
    "title": [
      "Interpolation and SAT-based model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bradley",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "85."
    ],
    "date": [
      "2011"
    ],
    "publisher": [
      "VMCAI"
    ],
    "title": [
      "SAT-based model checking without unrolling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pixley",
        "given": "C."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1992-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1478,"
    ],
    "title": [
      "A theory and implementation of sequential hardware equivalence"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Khasidashvili",
        "given": "Z."
      },
      {
        "family": "Kaiss",
        "given": "D."
      },
      {
        "family": "Bustan",
        "given": "D."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "FMCAD"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "136–143"
    ],
    "title": [
      "A compositional theory for post-reboot observational equivalence checking of hardware"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jephson",
        "given": "J.S."
      },
      {
        "family": "McQuarrie",
        "given": "R.P."
      },
      {
        "family": "Vogelsberg",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "IBM Syst. J"
    ],
    "date": [
      "1969",
      "1969-09"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Digital Layout"
    ],
    "pages": [
      "178–188,"
    ],
    "title": [
      "A three-value computer design verification system"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Vazirani",
        "given": "V.V."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "1st"
    ],
    "location": [
      "Heidelberg, Germany"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Approximation Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "C.E."
      },
      {
        "given": "R.I.S.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "690–695"
    ],
    "title": [
      "Accurate and efficient placement routability modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Steinberg",
        "given": "L."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "SIAM Rev"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "37–50,"
    ],
    "title": [
      "The backboard wiring problem: A placement algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Hall",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Sci"
    ],
    "date": [
      "1970"
    ],
    "pages": [
      "219–229,"
    ],
    "title": [
      "An r-dimensional quadratic placement algorithm, Manage"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "C.K."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "115–122,"
    ],
    "title": [
      "Module placement based on resistive network optimization"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Tsay",
        "given": "R.S."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      },
      {
        "family": "Hsu",
        "given": "C.P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "44–56,"
    ],
    "title": [
      "PROUD: A sea-of-gates placement algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "746–751"
    ],
    "title": [
      "Algorithms for large-scale flat placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eisenmann",
        "given": "H."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "269–274"
    ],
    "title": [
      "Generic global placement and floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weis",
        "given": "B.X."
      },
      {
        "family": "Mlynski",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "286–293,"
    ],
    "title": [
      "A graph theoretical approach to the relative placement problem"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "citation-number": [
      "130"
    ],
    "title": [
      "References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kennings",
        "given": "A.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of IEEE Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "179–184"
    ],
    "title": [
      "Analytical minimization of half-perimeter wirelength"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2004"
    ],
    "location": [
      "Phoenix, AZ"
    ],
    "pages": [
      "18–25"
    ],
    "title": [
      "Implementation and extensibility of an analytical placer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naylor",
        "given": "W."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "US Patent 6282693,"
    ],
    "title": [
      "Non-linear optimization system and method for wirelength and density within an automatic electronic circuit placer"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Kleinhans",
        "given": "J.M."
      },
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      },
      {
        "family": "Antreich",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "356–365,"
    ],
    "title": [
      "GORDIAN: VLSI placement by quadratic programming and slicing optimization"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Vorwerk",
        "given": "K."
      },
      {
        "family": "Kennings",
        "given": "A."
      },
      {
        "family": "Vannelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "573–580"
    ],
    "title": [
      "Engineering details of a stable force-directed placer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kernighan",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1970-02"
    ],
    "pages": [
      "291–307,"
    ],
    "title": [
      "An efficient heuristic procedure for partitioning graphs, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "literal": "M.A. Breuer, Min-cut placement, J. Des."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Fault Tolerant Comput"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "343–362,"
    ],
    "title": [
      "Automat"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "A linear-time heuristic for improving network partitions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A.E."
      },
      {
        "family": "Kernighan",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "92–98,"
    ],
    "title": [
      "A procedure for placement of standard-cell VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "526–529"
    ],
    "title": [
      "Multilevel hypergraph partitioning: Application in VLSI domain"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "477–482"
    ],
    "title": [
      "Can recursive bisection alone produce routable placements?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "M."
      },
      {
        "family": "Yang",
        "given": "X."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "260–263"
    ],
    "title": [
      "DRAGON2000: Standard-cell placement tool for large industry circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yildiz",
        "given": "M."
      },
      {
        "family": "Madden",
        "given": "P."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of IEEE Great Lakes Symposium on VLSI, 2001"
    ],
    "location": [
      "West Lafayette, IN"
    ],
    "pages": [
      "68–72"
    ],
    "title": [
      "Global objectives for standard-cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "S. Kirkpatrick, C.D. Gelatt, Jr., and M.P. Vecchi"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "671–680,"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "432–439"
    ],
    "title": [
      "TimberWolf3.2: A new standard cell placement and global routing package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "478–481"
    ],
    "title": [
      "An improved simulated annealing algorithm for row-based placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "W.-J."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "349–359,"
    ],
    "title": [
      "Efficient and effective placement for very large circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Sahni",
        "given": "S."
      },
      {
        "family": "Gonzalez",
        "given": "T."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "J. ACM"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "555–565,"
    ],
    "title": [
      "P-complete approximation problems"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Suaris",
        "given": "P.R."
      },
      {
        "family": "Kedem",
        "given": "G."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "234–244,"
    ],
    "title": [
      "A quadrisection-based combined place and route scheme for standard cells"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE International Symposium on Physical Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "90–96"
    ],
    "title": [
      "End-case placers for standard-cell layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Huang",
        "given": "J.H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "530–533"
    ],
    "title": [
      "Multilevel circuit partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Kahng",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1550–1556,"
    ],
    "title": [
      "Hierarchical whitespace allocation in top-down placement"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Yildiz",
        "given": "M.C."
      },
      {
        "family": "Madden",
        "given": "P.H."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 2001, Las Vegas, NV"
    ],
    "pages": [
      "776–779"
    ],
    "title": [
      "Improved cut sequences for partitioning based placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Kumar",
        "given": "V."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "343–348"
    ],
    "title": [
      "Multilevel k-way hypergraph partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agnihotri",
        "given": "A."
      },
      {
        "family": "Yildiz",
        "given": "M."
      },
      {
        "family": "Khatkhate",
        "given": "A."
      },
      {
        "family": "Mathur",
        "given": "A."
      },
      {
        "family": "Ono",
        "given": "S."
      },
      {
        "family": "Madden",
        "given": "P."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Fractional cut: Improved recursive bisection placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1304–1313,"
    ],
    "title": [
      "Optimal partitioners and end-case placers for standardcell layout"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "D.J.-H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 1997"
    ],
    "location": [
      "Napa, CA"
    ],
    "pages": [
      "18–25"
    ],
    "title": [
      "Partitioning-based standard-cell global placement with an exact objective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Reda",
        "given": "S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "357–362"
    ],
    "title": [
      "Placement feedback: A concept and method for better min-cut placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "K."
      },
      {
        "family": "Dutt",
        "given": "S."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2000"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "171–176"
    ],
    "title": [
      "Effective partition-driven placement with simultaneous level processing and global net views"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "427–431"
    ],
    "title": [
      "Analytical placement: A linear or a quadratic objective function?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2004"
    ],
    "location": [
      "Phoenix, AZ"
    ],
    "pages": [
      "26–33"
    ],
    "title": [
      "FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wismer",
        "given": "D."
      },
      {
        "family": "Chattergy",
        "given": "R."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "1978"
    ],
    "edition": [
      "1st"
    ],
    "location": [
      "Amsterdam, the Netherlands"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "Introduction to Nonlinear Optimization: A Problem Solving Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "48–51"
    ],
    "title": [
      "RITUAL: A performance driven placement algorithm for small cell ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Riess",
        "given": "B."
      },
      {
        "family": "Ettelt",
        "given": "G."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Seattle, WA"
    ],
    "pages": [
      "377–380"
    ],
    "title": [
      "SPEED: Fast and efficient timing driven placement"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Halpin",
        "given": "B."
      },
      {
        "family": "Chen",
        "given": "C.Y.R."
      },
      {
        "family": "Sehgal",
        "given": "N."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "780–783"
    ],
    "title": [
      "Timing driven placement using physical net constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "94–97"
    ],
    "title": [
      "Timing driven placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ou",
        "given": "S.L."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "472–476"
    ],
    "title": [
      "Timing-driven placement based on partitioning with dynamic cutnet control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Mantik",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2002"
    ],
    "location": [
      "Del Mar, CA"
    ],
    "pages": [
      "143–148"
    ],
    "title": [
      "Min-max placement for large-scale timing optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brenner",
        "given": "U."
      },
      {
        "family": "Rohe",
        "given": "A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE International Symposium on Physical Design, 2002"
    ],
    "location": [
      "Del Mar, CA"
    ],
    "pages": [
      "6–11"
    ],
    "title": [
      "An effective congestion driven placement framework"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "X."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "573–576"
    ],
    "title": [
      "Congestion reduction during placement based on integer programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parakh",
        "given": "P.N."
      },
      {
        "family": "Brown",
        "given": "R.B."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "275–278"
    ],
    "title": [
      "Congestion driven quadratic placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schuler",
        "given": "D.M."
      },
      {
        "family": "Ulrich",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1972"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "50–56"
    ],
    "title": [
      "Clustering and linear placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "346–357,"
    ],
    "title": [
      "Edge separability-based circuit clustering with application to multilevel circuit partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "B."
      },
      {
        "family": "Sadowska",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "527–536,"
    ],
    "title": [
      "Fine granularity clustering-based placement"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Reda",
        "given": "S."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2005"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "200–207"
    ],
    "title": [
      "A semi-persistent clustering technique for VLSI circuit placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C.-C."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Yuan",
        "given": "X."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "395–409,"
    ],
    "title": [
      "Multilevel global placement with congestion control"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1189–1200,"
    ],
    "title": [
      "Iterative placement improvement by network flow methods"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hur",
        "given": "S.W."
      },
      {
        "family": "Lillis",
        "given": "J."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2000"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "165–170"
    ],
    "title": [
      "Mongrel: Hybrid techniques for standard cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "321–324"
    ],
    "title": [
      "Algorithms for detailed placement of standard cells, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Brenner",
        "given": "U."
      },
      {
        "family": "Pauli",
        "given": "A."
      },
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2004"
    ],
    "location": [
      "Phoenix, AZ"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Almost optimum placement legalization by minimum cost flow and dynamic programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "D."
      }
    ],
    "citation-number": [
      "60."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "US Patent 6370673,"
    ],
    "title": [
      "Method and system for high speed detailed placement of cells within an integrated circuit design"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "Nashville, TN"
    ],
    "pages": [
      "13–144"
    ],
    "title": [
      "On the use of the linear assignment algorithm in module placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Tucker",
        "given": "P."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of IEEE Asia and South Pacific Design Automation Conference",
      "Hong Kong"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "241–244"
    ],
    "title": [
      "Optimization of linear placements for wirelength minimization with free sites"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Brenner",
        "given": "U."
      },
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "117–122"
    ],
    "title": [
      "Faster optimal single-row placement with fixed ordering, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Reda",
        "given": "S."
      },
      {
        "family": "Yu",
        "given": "H."
      },
      {
        "family": "Hing",
        "given": "X."
      },
      {
        "family": "Cai",
        "given": "Y."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of IEEE Great Lakes Symposium on VLSI, 2004",
      "Proceedings of IEEE Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston, MA",
      "Yokohama, Japan"
    ],
    "note": [
      "132 References 65."
    ],
    "pages": [
      "214–219",
      "271–276"
    ],
    "title": [
      "On legalization of row-based placements",
      "MMP: A novel placement algorithm for combined macro block and standard cell layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adya",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2002"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "12–17"
    ],
    "title": [
      "Consistent placement of macro-blocks using floorplanning and standard cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khatkhate",
        "given": "A."
      },
      {
        "family": "Li",
        "given": "C."
      },
      {
        "family": "Agnihotri",
        "given": "A.R."
      },
      {
        "family": "Yildiz",
        "given": "M.C."
      },
      {
        "family": "Ono",
        "given": "S."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Madden",
        "given": "P.H."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2004"
    ],
    "location": [
      "Phoenix, AZ"
    ],
    "pages": [
      "84–89"
    ],
    "title": [
      "Recursive bisection based mixed block placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yan",
        "given": "X."
      },
      {
        "family": "Choi",
        "given": "B.K."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2002"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "42–47"
    ],
    "title": [
      "Routability driven whitespace allocation for fixed-die standard-cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "C."
      },
      {
        "family": "Xie",
        "given": "M."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Madden",
        "given": "P.H."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "394–401"
    ],
    "title": [
      "Routability-driven placement and whitespace allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "746–751"
    ],
    "title": [
      "Free space management for cut-based placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adya",
        "given": "S."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "311–318"
    ],
    "title": [
      "On whitespace and stability in mixed-size placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "L.W."
      },
      {
        "family": "Huang",
        "given": "D.J.H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "216–221"
    ],
    "title": [
      "Quantified suboptimality of VLSI layout heuristics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xie",
        "given": "M."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of IEEE Asia and South Pacific Design Automation Conference, 2003"
    ],
    "location": [
      "Kitakyushu, Japan"
    ],
    "pages": [
      "621–627"
    ],
    "title": [
      "Optimality and scalability study of existing placement algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Romesis",
        "given": "M."
      },
      {
        "family": "Xie",
        "given": "M."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2003"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "88–94"
    ],
    "title": [
      "Optimality and scalability study of partitioning and placement algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Reda",
        "given": "S."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Symposium on Physical Design, 2005"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "208–215"
    ],
    "title": [
      "Evaluation of placer suboptimality via zero-change netlist transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lou",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "W."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "31–36"
    ],
    "title": [
      "Concurrent logic restructuring and placement for timing closure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gosti",
        "given": "W."
      },
      {
        "family": "Khatri",
        "given": "S.P."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Aided Design, 2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "224–231"
    ],
    "title": [
      "Addressing the timing closure problem by intgerating logic optimization and placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hrkić",
        "given": "M."
      },
      {
        "family": "Lillis",
        "given": "J."
      },
      {
        "family": "Beraudo",
        "given": "G."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference, 2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "711–716"
    ],
    "title": [
      "An approach to placement-coupled logic replication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abato",
        "given": "R.P."
      },
      {
        "family": "Drumm",
        "given": "A.D."
      },
      {
        "family": "Hathaway",
        "given": "D.J."
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "1."
    ],
    "genre": [
      "US Patent 5508937."
    ],
    "title": [
      "Incremental timing analysis"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Amin",
        "given": "C."
      },
      {
        "family": "Kashyap",
        "given": "C."
      },
      {
        "family": "Menezes",
        "given": "N."
      },
      {
        "family": "Killpack",
        "given": "K."
      },
      {
        "family": "Chiprout",
        "given": "E."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "247–252"
    ],
    "title": [
      "A multi-port current source model for multiple-input switching effects in CMOS library cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Belkhale",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "736–740"
    ],
    "title": [
      "Timing analysis with known false sub-graphs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhasker",
        "given": "J."
      },
      {
        "family": "Chadha",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Static Timing Analysis for Nanometer Designs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Das",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "270–273"
    ],
    "title": [
      "Removing user specified false paths from timing graphs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Sundareswaran",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1180–1195"
    ],
    "title": [
      "Slope propagation in static timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Burks",
        "given": "T.M."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1995-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "273–291"
    ],
    "title": [
      "Critical paths in circuits with level-sensitive latches"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "621–625"
    ],
    "title": [
      "Statistical timing analysis considering spatial correlations using a single PERT-like traversal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1467–1482"
    ],
    "title": [
      "Statistical timing analysis under spatial correlations"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "P."
      },
      {
        "family": "Kirkpatrick",
        "given": "D.A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "68–75"
    ],
    "title": [
      "Miller factor for gate-level coupling delay calculation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "85–91"
    ],
    "title": [
      "The greatest of a finite set of random variables"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Croix",
        "given": "J.F."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "386–389"
    ],
    "title": [
      "Blade and Razor: Cell and interconnect delay analysis using current-based models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Saldanha",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Workshop Notes, International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "157–164"
    ],
    "title": [
      "Timing analysis with implicitly specified false paths"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the Asia/South Pacific Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "199–204"
    ],
    "title": [
      "Current source modeling in the presence of body bias"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hathaway",
        "given": "D.J."
      },
      {
        "family": "Alvarez",
        "given": "J.P."
      },
      {
        "family": "Belkhale",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "15."
    ],
    "genre": [
      "US Patent 5636372."
    ],
    "title": [
      "Network timing analysis method which eliminates timing variations between signals traversing a common circuit path"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Hyvärinen",
        "given": "A."
      },
      {
        "family": "Oja",
        "given": "E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Neural Networks"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "411–430"
    ],
    "title": [
      "Independent component analysis: Algorithms and applications"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Jacobs",
        "given": "E."
      },
      {
        "family": "Berkelaar",
        "given": "M.R.C.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of Design and Test in Europe"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "283–290"
    ],
    "title": [
      "Gate sizing using a statistical delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jouppi",
        "given": "N.P."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987-07"
    ],
    "title": [
      "Timing analysis and performance improvement of MOS VLSI design"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-4(4):650–665"
    ]
  },
  {
    "author": [
      {
        "family": "Keller",
        "given": "I."
      },
      {
        "family": "Tseng",
        "given": "K."
      },
      {
        "family": "Verghese",
        "given": "N."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "147–154"
    ],
    "title": [
      "A robust cell-level crosstalk delay change analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kobayashi",
        "given": "S."
      },
      {
        "family": "Horiuchi",
        "given": "K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of Design and Test in Europe"
    ],
    "date": [
      "2011-03"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "An LOCV-based static timing analysis considering spatial correlations of power supply variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-f"
      },
      {
        "family": "Tang",
        "given": "D.T."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "743–748"
    ],
    "title": [
      "A timing analysis algorithm for circuits with level-sensitive latches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Le",
        "given": "J."
      },
      {
        "family": "Gopalakrishnan",
        "given": "P."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Asymptotic probability extraction for non-normal distributions of circuit performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Le",
        "given": "J."
      },
      {
        "family": "Gopalakrishnan",
        "given": "P."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "16–37"
    ],
    "title": [
      "Asymptotic probability extraction for nonnormal performance distributions"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Integrating Functional and Temporal Domains in Logic Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Morrison",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1976"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Multivariate Statistical Methods"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mutlu",
        "given": "A."
      },
      {
        "family": "Le",
        "given": "J."
      },
      {
        "family": "Molina",
        "given": "R."
      },
      {
        "family": "Celik",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2009-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "126–129"
    ],
    "title": [
      "A parametric approach for handling local variation effects in timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Brien",
        "given": "P.R."
      },
      {
        "family": "Savarino",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "512–515"
    ],
    "title": [
      "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "J."
      },
      {
        "family": "Pullela",
        "given": "S."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1526–1535"
    ],
    "title": [
      "Modeling the “effective capacitance” for the RC interconnect of CMOS gates"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Olukotun",
        "given": "O.A."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "322–333"
    ],
    "title": [
      "Analysis and design of latch-controlled synchronous digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "550–559"
    ],
    "title": [
      "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Timing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "155–160"
    ],
    "title": [
      "Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "160–173"
    ],
    "title": [
      "A scalable statistical static timing analyzer incorporating correlated non-Gaussian and Gaussian parameter variations"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Synopsys",
        "given": "Inc PrimeTimeR Advanced O.C.V.Technology wwwsynopsyscom/Tools/Implementation/ SignOff/CapsuleModule/PrimeTime_AdvancedOCV_WPpdf"
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "2009",
      "2015"
    ],
    "note": [
      "Accessed on November 24,"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Szymanski",
        "given": "T.G."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "399–404"
    ],
    "title": [
      "Computing optimal clock schedules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Szymanski",
        "given": "T.G."
      },
      {
        "family": "Shenoy",
        "given": "N."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "124–131"
    ],
    "title": [
      "Verifying clock schedules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Ravindran",
        "given": "K."
      },
      {
        "family": "Kalafala",
        "given": "K."
      },
      {
        "family": "Walker",
        "given": "S.G."
      },
      {
        "family": "Narayan",
        "given": "S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "331–336"
    ],
    "title": [
      "First-order incremental blockbased statistical timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhan",
        "given": "Y."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "family": "Newmark",
        "given": "D."
      },
      {
        "family": "Sharma",
        "given": "M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "77–82"
    ],
    "title": [
      "Correlation-aware statistical timing analysis with non-Gaussian delay distributions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1261–1269"
    ],
    "title": [
      "Timing analysis with crosstalk is a fixpoint on a complete lattice"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "title": [
      "International Technology Roadmap for Semiconductors (ITRS) reports"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/."
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture, A Quantitative Approach, Appendix A"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Flynn",
        "given": "M.J."
      },
      {
        "family": "Oberman",
        "given": "S.F."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Advanced Computer Arithmetic Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Ziegler",
        "given": "M."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the 2013 ACM International Symposium on International Symposium on Physical Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Santa Rosa, California, USA"
    ],
    "pages": [
      "139–146"
    ],
    "title": [
      "Network flow based datapath bit slicing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zimmermann",
        "given": "R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "International Workshop on Logic and Architecture Synthesis"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "123–132"
    ],
    "title": [
      "Non-heuristic optimization and synthesis of parallel prefix adders"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P.M."
      },
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "786–793"
    ],
    "title": [
      "A parallel algorithm for the efficient solution of a general class recurrence equations"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Sklansky",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IRE Transactions on Electronic Computers"
    ],
    "date": [
      "1960"
    ],
    "pages": [
      "226–231"
    ],
    "title": [
      "Conditional sum addition logic"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Brent",
        "given": "R.P."
      },
      {
        "family": "Kung",
        "given": "H.T."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "260–264"
    ],
    "title": [
      "A regular layout for parallel adders"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Ladner",
        "given": "R.E."
      },
      {
        "family": "Fischer",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Journal of ACM"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "831–838"
    ],
    "title": [
      "Parallel prefix computation"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Zhuo",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference, 2009"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "179–182"
    ],
    "title": [
      "64-bit prefix adders: Power efficient topologies and design solutions"
    ],
    "type": "paper-conference",
    "volume": [
      "CICC ‘09"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of Asilomar Conference on Signals, Systems and Computers"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Pacific Grove, California, USA"
    ],
    "title": [
      "A taxonomy of parallel prefix networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "609–615"
    ],
    "title": [
      "Optimum prefix adders in a comprehensive area, timing and power design space"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snir",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Journal of Algorithms"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "185–201"
    ],
    "title": [
      "Depth-size trade-offs for parallel prefix computation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceeding DAC ‘90 Proceedings of the 27th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "361–364"
    ],
    "title": [
      "A depth decreasing heuristic for combinational logic; or How to convert a Ripple-Carry adder into a Carry-Lookahead adder or anything in-between"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "al",
        "given": "J.Liu",
        "particle": "et."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "pages": [
      "734–740"
    ],
    "title": [
      "An algorithm approach for genetic parallel adders"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Austin, Texas, USA"
    ],
    "pages": [
      "1–48 8"
    ],
    "title": [
      "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures"
    ],
    "type": "paper-conference",
    "volume": [
      48
    ]
  },
  {
    "author": [
      {
        "family": "Matsunaga",
        "given": "T."
      },
      {
        "family": "Matsunaga",
        "given": "Y."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Great Lakes Symposium on VLSI, Stresa-Lago"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Maggiore, Italy"
    ],
    "pages": [
      "435–440"
    ],
    "title": [
      "Area minimization algorithm for parallel prefix adders under bitwise delay constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neumann",
        "given": "I."
      },
      {
        "family": "Stoffel",
        "given": "D."
      },
      {
        "family": "Berkelaar",
        "given": "M."
      },
      {
        "family": "Kunz",
        "given": "W."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "International Workshop on Logic and Synthesis"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Laguna Beach, CA"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Layout-driven synthesis of datapath circuits using arithmetic reasoning"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      },
      {
        "family": "Sahni",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, California, USA"
    ],
    "pages": [
      "184–187"
    ],
    "title": [
      "Performance enhancement through the generalized bypass transform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Ziegler",
        "given": "M."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "title": [
      "LatchPlanner: Latch placement algorithm for datapath-oriented high-performance VLSI designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chowdhary",
        "given": "A."
      },
      {
        "family": "Kale",
        "given": "S."
      },
      {
        "family": "Saripella",
        "given": "P."
      },
      {
        "family": "Sehgal",
        "given": "N."
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "332–338"
    ],
    "title": [
      "A general approach for regularity extraction in datapath circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kutzschebauch",
        "given": "T."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "pages": [
      "487–493"
    ],
    "title": [
      "Efficient logic optimization using regularity extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arikati",
        "given": "S.R."
      },
      {
        "family": "Varadarajan",
        "given": "R."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "note": [
      "Chapter 7 – Structured Digital Design 181"
    ],
    "pages": [
      "542–545"
    ],
    "title": [
      "A signature-based approach to regularity extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      },
      {
        "family": "Stein",
        "given": "C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ahuja",
        "given": "R.K."
      },
      {
        "family": "Magnanti",
        "given": "T.L."
      },
      {
        "family": "Orlin",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Network Flows"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design Integrated Circuits Systems"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1518–1524"
    ],
    "title": [
      "VLSI module placement based on rectangle packing by the sequence-pair"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Paik",
        "given": "D."
      },
      {
        "family": "Sahni",
        "given": "S."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1679–1685"
    ],
    "title": [
      "Optimal folding of bit sliced stacks"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Schmit",
        "given": "H."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "California, USA"
    ],
    "pages": [
      "143–150"
    ],
    "publisher": [
      "Del Mar"
    ],
    "title": [
      "Floorplanning of pipelined array modules using sequence pair"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moshnyaga",
        "given": "V.G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, California, USA"
    ],
    "pages": [
      "100–103"
    ],
    "title": [
      "Layout-driven module selection for register-transfer synthesis of sub-micron ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, California, USA"
    ],
    "pages": [
      "67–70"
    ],
    "title": [
      "A timing-driven module-based chip design flow"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moshnyaga",
        "given": "V.G."
      },
      {
        "family": "Tamaru",
        "given": "K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEICE Transactions on Information System"
    ],
    "date": [
      "1389"
    ],
    "title": [
      "A floorplan-based methodology for data-path synthesis of sub-micron ASICs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yim",
        "given": "J.S."
      },
      {
        "family": "Kyung",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Proceedings of Computers and Digital Techniques"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "135–141"
    ],
    "title": [
      "Data path layout optimization using genetic algorithm and simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "145"
    ]
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "T.T."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "pages": [
      "264–271"
    ],
    "title": [
      "Data path placement with regularity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "S."
      },
      {
        "family": "Hsu",
        "given": "M.-K."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, California, USA"
    ],
    "title": [
      "Structure-aware placement for datapath-intensive circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ward",
        "given": "S."
      },
      {
        "family": "Ding",
        "given": "D."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, California, USA"
    ],
    "title": [
      "PADE: A high-performance mixed-size placer with automatic datapath extraction and evaluation through high-dimensional data learning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ward",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "M.-C."
      },
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Swartzlander",
        "given": "E."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of. ACM International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2012-03"
    ],
    "location": [
      "Napa, California, USA"
    ],
    "title": [
      "Keep it straight: Teaching placement how to better handle designs with datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raman",
        "given": "S."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Diego, California, USA"
    ],
    "pages": [
      "122–127"
    ],
    "title": [
      "Datapath routing based on a decongestion metric"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "264–300"
    ],
    "title": [
      "Multi-level logic synthesis"
    ],
    "type": "paper-conference",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Chelcea",
        "given": "T."
      },
      {
        "family": "Nowick",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, Louisiana, USA"
    ],
    "pages": [
      "405–410"
    ],
    "title": [
      "Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "A.J."
      },
      {
        "family": "Bamji",
        "given": "C."
      },
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Napa, California, USA"
    ],
    "pages": [
      "130–135"
    ],
    "title": [
      "Concurrent transistor sizing and buffer insertion by considering cost–delay tradeoffs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dhong",
        "given": "Y.B."
      },
      {
        "family": "Tsang",
        "given": "C.P."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Transactions of Circuits System II: Analog Digital Signal Process"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "557–564"
    ],
    "title": [
      "High-speed CMOS POS PLA using predischarged OR array and charge sharing AND array"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "727–750"
    ],
    "title": [
      "Multiple-valued minimization for PLA optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "602–608"
    ],
    "title": [
      "A high-density programmable logic array chip"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Algorithms for Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Leong",
        "given": "H.W."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "208–215"
    ],
    "title": [
      "PLA folding by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design Integrated Circuits Systems"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "63–77"
    ],
    "title": [
      "An algorithm for optimal PLA folding"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "pages": [
      "412–418"
    ],
    "title": [
      "Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, California, USA"
    ],
    "pages": [
      "543–550"
    ],
    "title": [
      "Whirlpool PLAs: A regular logic structure and their synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, Louisiana, USA"
    ],
    "pages": [
      "201–206"
    ],
    "title": [
      "River PLA: A regular circuit structure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design Integrated Circuits Systems"
    ],
    "date": [
      "2003",
      "2003"
    ],
    "issue": [
      "6"
    ],
    "location": [
      "Laguna Beach, California, USA"
    ],
    "pages": [
      "7–13",
      "723–729"
    ],
    "title": [
      "Checkerboard: A regular structure and its synthesis, International Workshop on Logic and Synthesis",
      "PLA-based regular structures and their synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "182 References 52",
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "53."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tou",
        "given": "J."
      },
      {
        "family": "Gee",
        "given": "P."
      },
      {
        "family": "Duh",
        "given": "J."
      },
      {
        "family": "Eesley",
        "given": "R."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "417–424"
    ],
    "title": [
      "A submicrometer CMOS embedded SRAM compiler"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Shinohara",
        "given": "H."
      },
      {
        "family": "Matsumoto",
        "given": "N."
      },
      {
        "family": "Fujimori",
        "given": "K."
      },
      {
        "family": "Tsujihashi",
        "given": "Y."
      },
      {
        "family": "Nakao",
        "given": "H."
      },
      {
        "family": "Kato",
        "given": "S."
      },
      {
        "family": "Horiba",
        "given": "Y."
      },
      {
        "family": "Tada",
        "given": "A."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "343–349"
    ],
    "title": [
      "A flexible multi-port RAM compiler for data path"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chandna",
        "given": "A."
      },
      {
        "family": "Kibler",
        "given": "C."
      },
      {
        "family": "Borwn",
        "given": "R."
      },
      {
        "family": "Roberts",
        "given": "M."
      },
      {
        "family": "Sakallah",
        "given": "K."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "261–266"
    ],
    "title": [
      "The Aurora RAM compiler"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Matsuura",
        "given": "M."
      },
      {
        "family": "Iguchi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "International Workshop on Logic Synthesis"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Lake Tahoe, CA"
    ],
    "pages": [
      "225–230"
    ],
    "title": [
      "A cascade realization of multiple output function for reconfigurable hardware"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Okamoto",
        "given": "T."
      },
      {
        "family": "Kimoto",
        "given": "T."
      },
      {
        "family": "Maeda",
        "given": "N."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "structured ASIC ISSP, International Symposium on Physical Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Phoenix, Arizona, USA"
    ],
    "pages": [
      "90–96"
    ],
    "title": [
      "Design methodology and tools for NEC Electronics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "K.-C."
      },
      {
        "family": "Tsai",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Phoenix, Arizona, USA"
    ],
    "pages": [
      "103–106"
    ],
    "title": [
      "Structured ASIC, evolution or revolution?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patel",
        "given": "C."
      },
      {
        "family": "Cozzie",
        "given": "A."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "184–189"
    ],
    "title": [
      "An architectural exploration of via patterned gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Strojwas",
        "given": "A."
      },
      {
        "family": "Gopalakrishnan",
        "given": "P."
      },
      {
        "family": "Kheterpal",
        "given": "V."
      },
      {
        "family": "Koorapaty",
        "given": "A."
      },
      {
        "family": "Patel",
        "given": "C."
      },
      {
        "family": "Rovner",
        "given": "V."
      },
      {
        "family": "Tong",
        "given": "K.Y."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "782–787"
    ],
    "title": [
      "Exploring regular fabrics to optimize the performance-cost trade-off"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "62."
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products.html."
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "63."
    ],
    "type": null,
    "url": [
      "https://www.altera.com/products.html."
    ]
  },
  {
    "date": [
      "2015"
    ],
    "note": [
      "Accessed on December 8,"
    ],
    "title": [
      "REFERENCES 1. International Technology Roadmap for Semiconductors. ITRS Interconnect 2012 update"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "given": "Si2"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed on December 8,"
    ],
    "title": [
      "Lef/def exchange format ver 5.3 to 5.7"
    ],
    "type": null,
    "url": [
      "http://www.si2.org/openeda.si2.org/projects/lefdef."
    ]
  },
  {
    "author": [
      {
        "family": "Ousterhout",
        "given": "J.K."
      },
      {
        "family": "Hamachi",
        "given": "G.T."
      },
      {
        "family": "Mayo",
        "given": "R.N."
      },
      {
        "family": "Scott",
        "given": "W.S."
      },
      {
        "family": "Taylor",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Albuquerque, NM"
    ],
    "pages": [
      "152–159"
    ],
    "title": [
      "Magic: A VLSI layout system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330–342"
    ],
    "title": [
      "KOAN/ANAGRAM II: New tools for device-level analog placement and routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Hougardy",
        "given": "S."
      },
      {
        "family": "Nieberg",
        "given": "T."
      },
      {
        "family": "Schneider",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the Asia-South Pacific Design Automation Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "453–460"
    ],
    "title": [
      "BonnCell: Automatic layout of leaf cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dijkstra",
        "given": "E.W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Numerische Mathematik"
    ],
    "date": [
      "1959"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "269–271"
    ],
    "title": [
      "A note on two problems in connexion with graphs"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dial",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "632–633"
    ],
    "title": [
      "Algorithm 360: Shortest-path forest with topological ordering [H"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ajuha",
        "given": "R.K."
      },
      {
        "family": "Melhorn",
        "given": "K."
      },
      {
        "family": "Orlin",
        "given": "J.B."
      },
      {
        "family": "Tarjan",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "213–233"
    ],
    "title": [
      "Faster algorithms for the shortest path problem"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Thorup",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "362–394"
    ],
    "title": [
      "Undirected single-source shortest paths with positive integer weights in linear time"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Pohl",
        "given": "I.S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1969"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Stanford, CA"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Bi-Directional and Heuristic Search in Path Problems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "P.E."
      },
      {
        "family": "Nilsson",
        "given": "N.J."
      },
      {
        "family": "Raphael",
        "given": "B."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on Systems Science and Cybernetics"
    ],
    "date": [
      "1968"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "100–107"
    ],
    "title": [
      "A formal basis for the heuristic determination of minimum cost paths"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Peyer",
        "given": "S."
      },
      {
        "family": "Rautenbach",
        "given": "D."
      },
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Journal of Discrete Algorithms"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "377–390"
    ],
    "title": [
      "A generalization of Dijkstra’s shortest path algorithm with applications to VLSI routing"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "A.V."
      },
      {
        "family": "Kaplan",
        "given": "H."
      },
      {
        "family": "Werneck",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Algorithm Engineering and Experiments"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Miami, FL"
    ],
    "pages": [
      "129–143"
    ],
    "title": [
      "Reach for A*: Efficient point-to-point shortest path algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hetzel",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "332–338"
    ],
    "title": [
      "A sequential detailed router for huge grid graphs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cross",
        "given": "D."
      },
      {
        "family": "Nequist",
        "given": "E."
      },
      {
        "family": "Scheffer",
        "given": "L."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Austin, TX"
    ],
    "note": [
      "Chapter 8 – Routing 213"
    ],
    "pages": [
      "171–172"
    ],
    "title": [
      "A DFM aware, space based router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fang",
        "given": "J."
      },
      {
        "family": "Khoo",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "12–18"
    ],
    "title": [
      "DUNE: A multi-layer gridless routing system with wire planning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hightower",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1969"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "1–24"
    ],
    "title": [
      "A solution to line-routing problems on the continuous plane"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "M."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the Asia-South Pacific Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "250–255"
    ],
    "title": [
      "FastRoute 2.0: A high-quality and efficient global router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maßberg",
        "given": "J."
      },
      {
        "family": "Nieberg",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Discrete Applied Mathematics"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1769–1775"
    ],
    "title": [
      "Rectilinear paths with minimum segment lengths"
    ],
    "type": "article-journal",
    "volume": [
      "161"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "F.Y."
      },
      {
        "family": "Tsay",
        "given": "R.S."
      },
      {
        "family": "Mak",
        "given": "W.K."
      },
      {
        "family": "Chen",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1557–1568"
    ],
    "title": [
      "MANA: A shortest path maze algorithm, under separation and minimum length nanometer rules"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Nohn",
        "given": "F."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2012"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Bonn, Germany"
    ],
    "publisher": [
      "University of Bonn"
    ],
    "title": [
      "Detailed Routing im VLSI-Design unter Berücksichtigung von Multiple-Patterning"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Prim",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Bell System Technical Journal"
    ],
    "date": [
      "1957"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1389–1401"
    ],
    "title": [
      "Shortest connection networks and some generalizations"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Nicholls",
        "given": "W."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the Asia-South Pacific Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "192–197"
    ],
    "title": [
      "Efficient minimum spanning tree construction without Delaunay triangulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "On Optimal Interconnections for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hanan",
        "given": "M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "SIAM Journal on Applied Mathematics"
    ],
    "date": [
      "1966"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "255–265"
    ],
    "title": [
      "On Steiner’s problem with rectilinear distance"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "Y.C."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "70–83"
    ],
    "title": [
      "FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Ajwani",
        "given": "G."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Mak",
        "given": "W.K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "194–204"
    ],
    "title": [
      "FOARS: FLUTE based obstacle-avoiding rectilinear Steiner tree construction"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Hashimoto",
        "given": "A."
      },
      {
        "family": "Stevens",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the Design Automation Workshop"
    ],
    "date": [
      "1971"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "155–169"
    ],
    "title": [
      "Wire routing by optimizing channel assignment within large apertures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "D.N."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "425–433"
    ],
    "title": [
      "A “dogleg” channel router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luk",
        "given": "W.K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Integration, the VLSI Journal"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "129–139"
    ],
    "title": [
      "A greedy switchbox router"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Braun",
        "given": "D."
      },
      {
        "family": "Burns",
        "given": "J.L."
      },
      {
        "family": "Romeo",
        "given": "F."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Mayaram",
        "given": "K."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.K.T."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "698–712"
    ],
    "title": [
      "Techniques for multilayer channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Hong",
        "given": "S.J."
      },
      {
        "family": "Liles",
        "given": "S."
      },
      {
        "family": "Villani",
        "given": "R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "224–231"
    ],
    "title": [
      "Global wiring on a wire routing machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Integration, the VLSI Journal"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–49"
    ],
    "title": [
      "A survey on multi-net global routing for integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "C."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1318–1325"
    ],
    "title": [
      "Global routing based on Steiner min-max trees"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "C.K."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1461–1469"
    ],
    "title": [
      "A weighted Steiner tree-based global router with simultaneous length and density minimization"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Ting",
        "given": "B."
      },
      {
        "family": "Tien",
        "given": "B.N."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "301–312"
    ],
    "title": [
      "Routing techniques for gate array"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Nair",
        "given": "R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "165–172"
    ],
    "title": [
      "A simple yet effective technique for global wiring"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "L.-C.E."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the European Conference on Design and Test"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "311"
    ],
    "title": [
      "Multi-layer chip-level global routing using an efficient graph-based steiner tree heuristic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burstein",
        "given": "M."
      },
      {
        "family": "Pelavin",
        "given": "R."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "223–234"
    ],
    "title": [
      "Hierarchical wire routing"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Port Chester, NY"
    ],
    "pages": [
      "332–337"
    ],
    "title": [
      "Global router for gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shragowitz",
        "given": "E."
      },
      {
        "family": "Keel",
        "given": "S."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Integration, the VLSI Journal"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–16"
    ],
    "title": [
      "A global router based on a multicommodity flow model"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Carden",
        "given": "R.C.",
        "suffix": "IV"
      },
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "208–216"
    ],
    "title": [
      "A global router with a theoretical bound on the optimal solution"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Müller",
        "given": "D."
      },
      {
        "family": "Radke",
        "given": "K."
      },
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Mathematical Programming Computation"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–35"
    ],
    "title": [
      "Faster min–max resource sharing in theory and practice"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "note": [
      "214 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shahrokhi",
        "given": "F."
      },
      {
        "family": "Matula",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "318–334"
    ],
    "title": [
      "The maximum concurrent flow problem"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Raghavan",
        "given": "P."
      },
      {
        "family": "Tompson",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Combinatorica"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "365–374"
    ],
    "title": [
      "Randomized rounding: A technique for provably good algorithms and algorithmic proofs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Albrecht",
        "given": "C."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "622–632"
    ],
    "title": [
      "Global routing by new approximation algorithms for multicommodity flow"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Garg",
        "given": "N."
      },
      {
        "family": "Koenemann",
        "given": "J."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "SIAM Journal on Computing"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "630–652"
    ],
    "title": [
      "Faster and simpler algorithms for multicommodity flow and other fractional packing problems"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Moffitt",
        "given": "M.D."
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "148–155"
    ],
    "title": [
      "The coming of age of (academic) global routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.J."
      },
      {
        "family": "Lee",
        "given": "Y.T."
      },
      {
        "family": "Wang",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "338–343"
    ],
    "title": [
      "NTHU-Route 2.0: A fast and stable global router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Lu",
        "given": "K."
      },
      {
        "family": "Yuan",
        "given": "K."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "503–508"
    ],
    "title": [
      "BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lou",
        "given": "J."
      },
      {
        "family": "Thakur",
        "given": "S."
      },
      {
        "family": "Krishnamoorthy",
        "given": "S."
      },
      {
        "family": "Sheng",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–41"
    ],
    "title": [
      "Estimating routing congestion using probabilistic analysis"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "M."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "59–62"
    ],
    "title": [
      "IPR: An integrated placement and routing algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "Y."
      },
      {
        "family": "Sze",
        "given": "C."
      },
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Reddy",
        "given": "L."
      },
      {
        "family": "Huber",
        "given": "A.D."
      },
      {
        "family": "Tellez",
        "given": "G.E."
      },
      {
        "family": "Keller",
        "given": "D."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Techniques for scalable and effective routability evaluation"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Tellez",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "DAC Knowledge Center Online Article"
    ],
    "date": [
      "2010",
      "2015"
    ],
    "note": [
      "Accessed on December 8,"
    ],
    "title": [
      "The importance of routing congestion analysis"
    ],
    "type": "article-journal",
    "url": [
      "https://www.researchgate.net/profile/Gustavo_Tellez/publication/242748131"
    ]
  },
  {
    "author": [
      {
        "family": "Viswanathan",
        "given": "N."
      },
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Sze",
        "given": "C."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Wei",
        "given": "Y."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of the ACM/EDAC/IEEE Design Automation Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "774–782"
    ],
    "title": [
      "The DAC 2012 routability-driven placement contest and benchmark suite"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Moffitt",
        "given": "M.M."
      },
      {
        "family": "Nam",
        "given": "G.J."
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Tellez",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "7–12"
    ],
    "title": [
      "What makes a design difficult to route"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "M.C."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "D.J."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "67–73"
    ],
    "title": [
      "A SimPLR method for routability-driven placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nieberg",
        "given": "T."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "170–175"
    ],
    "title": [
      "Gridless pin access in detailed routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Batterywala",
        "given": "S."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Nicholls",
        "given": "W."
      },
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "59–66"
    ],
    "title": [
      "Track assignment: A desirable intermediate step between global routing and detailed routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kay",
        "given": "R."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "61–68"
    ],
    "title": [
      "Wire packing: A strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ryzhenko",
        "given": "N."
      },
      {
        "family": "Burns",
        "given": "S."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of the ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "603–612"
    ],
    "title": [
      "Standard cell routing via Boolean satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Salowe",
        "given": "J."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Handbook of Algorithms for Physical Design Automation"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Alpert",
        "given": "Charles J."
      },
      {
        "family": "Mehta",
        "given": "Dinesh P."
      },
      {
        "family": "Sapatnekar",
        "given": "Sachin S."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "pages": [
      "615–626"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Rip-up and reroute"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bartoschek",
        "given": "C."
      },
      {
        "family": "Held",
        "given": "S."
      },
      {
        "family": "Rautenbach",
        "given": "D."
      },
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "120–127"
    ],
    "title": [
      "Efficient generation of short and fast repeater tree topologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "118–124"
    ],
    "title": [
      "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Handbook of Algorithms for Physical Design Automation"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Alpert",
        "given": "Charles J."
      },
      {
        "family": "Mehta",
        "given": "Dinesh P."
      },
      {
        "family": "Sapatnekar",
        "given": "Sachin S."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "pages": [
      "29–52"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Metrics used in physical design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "1948"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–63"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wide-band amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kashyap",
        "given": "C.V."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Devgan",
        "given": "A."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "509–516"
    ],
    "title": [
      "Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "M.A.B."
      },
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "San Jose, CA"
    ],
    "note": [
      "Chapter 8 – Routing 215"
    ],
    "pages": [
      "573–579"
    ],
    "title": [
      "Clock routing for high-performance ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "322–327"
    ],
    "title": [
      "High-performance clock routing based on recursive geometric matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsay",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "242–249"
    ],
    "title": [
      "An exact zero-skew clock routing algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Boese",
        "given": "K.D."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of Annual IEEE International ASIC Conference and Exhibit"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "pages": [
      "17–21"
    ],
    "title": [
      "Zero-skew clock routing trees with minimum wirelength"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Restle",
        "given": "P.J."
      },
      {
        "family": "McNamara",
        "given": "T.G."
      },
      {
        "family": "Webber",
        "given": "D.A."
      },
      {
        "family": "Camporese",
        "given": "P.J."
      },
      {
        "family": "Eng",
        "given": "K.F."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Allen",
        "given": "D.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "792–799"
    ],
    "title": [
      "A clock distribution network for microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "505–528"
    ],
    "title": [
      "An interconnect-centric design flow for nanometer technologies"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1001–1011"
    ],
    "title": [
      "Wire sizing as a convex optimization problem: Exploring the area-delay tradeoff"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Fishburn",
        "given": "J.P."
      },
      {
        "family": "Quay",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "90–104"
    ],
    "title": [
      "Interconnect synthesis without wire tapering"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Hu",
        "given": "S."
      },
      {
        "family": "Muhmud",
        "given": "T."
      },
      {
        "family": "Quay",
        "given": "S.T."
      },
      {
        "family": "Villarrubia",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "71–77"
    ],
    "title": [
      "Fast interconnect synthesis with layer assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Robins",
        "given": "G."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "739–752"
    ],
    "title": [
      "Provably good performance-driven global routing"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Hu",
        "given": "T.C."
      },
      {
        "family": "Huang",
        "given": "J.H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Chicago, IL"
    ],
    "pages": [
      "1869–1872"
    ],
    "title": [
      "A direct combination of the Prim and Dijkstra constructions for improved performance-driven global routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Gandham",
        "given": "G."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Neves",
        "given": "J.L."
      },
      {
        "family": "Quay",
        "given": "S.T."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "556–562"
    ],
    "title": [
      "Steiner tree optimization for buffers, blockages, and bays"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "W."
      },
      {
        "family": "Su",
        "given": "C."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of ACM-SIAM Symposium on Discrete Algorithms"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "780–787"
    ],
    "title": [
      "The rectilinear Steiner arborescence problem is NP-complete"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "S.K."
      },
      {
        "family": "Sadayappan",
        "given": "P."
      },
      {
        "family": "Hwang",
        "given": "F.K."
      },
      {
        "family": "Shor",
        "given": "P.W."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "1–6"
    ],
    "pages": [
      "277–288"
    ],
    "title": [
      "The rectilinear Steiner arborescence problem"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Sze",
        "given": "C.N."
      },
      {
        "family": "Wang",
        "given": "Q."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "389–392"
    ],
    "title": [
      "Timing-driven Steiner trees are (practically) free"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boese",
        "given": "K.D."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "McCoy",
        "given": "B.A."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "81–84"
    ],
    "title": [
      "Fidelity and near-optimality of Elmore-based routing constructions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "99–103"
    ],
    "title": [
      "A timing-constrained algorithm for simultaneous global routing of multiple nets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stapper",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "461–475"
    ],
    "title": [
      "Modeling of defects in integrated circuit photolithographic patterns"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Bamji",
        "given": "C."
      },
      {
        "family": "Malavasi",
        "given": "E."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "746–751"
    ],
    "title": [
      "Enhanced network flow algorithm for yield optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tellez",
        "given": "G.E."
      },
      {
        "family": "Doyle",
        "given": "G."
      },
      {
        "family": "Honsinger",
        "given": "P."
      },
      {
        "family": "Lovejoy",
        "given": "S."
      },
      {
        "family": "Meiley",
        "given": "C."
      },
      {
        "family": "Starkey",
        "given": "G."
      },
      {
        "family": "Wilcox",
        "given": "R.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "87."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "US Patent 6,305,004,"
    ],
    "title": [
      "Method for improving wiring related yield and capacitance properties of integrated circuits by maze-routing"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "55–58"
    ],
    "title": [
      "TROY: Track router with yield-driven wire planning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darden",
        "given": "L.R."
      },
      {
        "family": "Livingstone",
        "given": "W.J."
      },
      {
        "family": "Panner",
        "given": "J.H."
      },
      {
        "family": "Perry",
        "given": "P.E."
      },
      {
        "family": "Pokorny",
        "given": "W.F."
      },
      {
        "family": "Zuchowski",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "89."
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "US Patent 6,026,224,"
    ],
    "title": [
      "Redundant vias"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Buehler",
        "given": "M.T."
      },
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Hathaway",
        "given": "D.J."
      },
      {
        "family": "Hibbeler",
        "given": "J.D."
      },
      {
        "family": "Koehl",
        "given": "J."
      }
    ],
    "citation-number": [
      "90."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "US Patent 7,308,669,"
    ],
    "title": [
      "Use of redundant routes to increase the yield and reliability of a VLSI layout"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "B.Y."
      },
      {
        "family": "Chang",
        "given": "Y.W."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "325–328"
    ],
    "title": [
      "An exact jumper insertion algorithm for antenna effect avoidance/fixing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "L.D."
      },
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Liu",
        "given": "I.M."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "141–147"
    ],
    "title": [
      "A polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem [IC layout"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "T.Y."
      },
      {
        "family": "Chang",
        "given": "Y.W."
      },
      {
        "family": "Chen",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Phoenix, AZ"
    ],
    "pages": [
      "34–40"
    ],
    "title": [
      "Multilevel routing with antenna avoidance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Gerousis",
        "given": "V."
      },
      {
        "family": "Gutwin",
        "given": "P."
      },
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Hana",
        "given": "G."
      },
      {
        "family": "Cline",
        "given": "B."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "title": [
      "Demonstrating production quality multiple exposure patterning aware routing for the 10nm node"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "216 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Monterrey, CA"
    ],
    "title": [
      "Layout impact of resolution enhancement techniques: impediment or opportunity?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghan",
        "given": "J."
      },
      {
        "family": "Ma",
        "given": "N."
      },
      {
        "family": "Mishra",
        "given": "S."
      },
      {
        "family": "Spanos",
        "given": "C."
      },
      {
        "family": "Poolla",
        "given": "K."
      },
      {
        "family": "Rodriguez",
        "given": "N."
      },
      {
        "family": "Capodieci",
        "given": "L."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "727516"
    ],
    "title": [
      "Clustering and pattern matching for an automatic hotspot classification and detection system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ding",
        "given": "D."
      },
      {
        "family": "Gao",
        "given": "J.R."
      },
      {
        "family": "Yuan",
        "given": "K."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "795–800"
    ],
    "title": [
      "AENEID: A generic lithography-friendly detailed router based on post-RET data learning and hotspot detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "Y."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "Dummy fill optimization for enhanced manufacturability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Torres",
        "given": "A."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "IEEE Design & Test"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "70–92"
    ],
    "title": [
      "A designer’s guide to sub-resolution lithography: Enabling the impossible to get to the 14 nm node"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Gross",
        "given": "J.L."
      },
      {
        "family": "Yellen",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "P."
      }
    ],
    "citation-number": [
      "100."
    ],
    "date": [
      "2013"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "Chapman and Hall/CRC Press"
    ],
    "title": [
      "Handbook of Graph Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Ban",
        "given": "Y."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "506–511"
    ],
    "title": [
      "Double patterning technology friendly detailed routing"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "Physical Design for 3D ICs 9 Sung-Kyu Lim"
    ],
    "type": null
  },
  {
    "container-title": [
      "REFERENCES"
    ],
    "date": [
      "2015-11"
    ],
    "pages": [
      "3"
    ],
    "type": "article-journal",
    "url": [
      "http://www.3dincites.com/tag/3d-design-tools/,"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Ansys 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www2.apache-da.com/products/redhawk/,"
    ]
  },
  {
    "author": [
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Chakraborty",
        "given": "A."
      },
      {
        "family": "Yang",
        "given": "J.-S."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Stress-driven 3D-IC placement with TSV keep-out zone and regularity study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "D.H."
      },
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "Block-level designs of die-to-wafer bonded 3D ICs and their design quality tradeoffs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Atrenta 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.atrenta.com/products/spyglass-physical.htm5,"
    ]
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Souri",
        "given": "S."
      },
      {
        "family": "Kapur",
        "given": "P."
      },
      {
        "family": "Saraswat",
        "given": "K."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "602–633"
    ],
    "title": [
      "3-D ICs: A novel chip design for improving deepsubmicrometer interconnect performance and systems-on-chip integration"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Batude",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "title": [
      "Advances in 3D CMOS sequential integration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of Annual International Symposium Microarchitecture"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "Die stacking (3D) microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bobba",
        "given": "S."
      },
      {
        "family": "Chakraborty",
        "given": "A."
      },
      {
        "family": "Thomas",
        "given": "O."
      },
      {
        "family": "Batude",
        "given": "P."
      },
      {
        "family": "Ernst",
        "given": "T."
      },
      {
        "family": "Faynot",
        "given": "O."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "10."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Cadence 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com/solutions/3dic/,"
    ]
  },
  {
    "author": [
      {
        "family": "Chae",
        "given": "K."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on Components, Packaging and Manufacturing Technology"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1720–1730"
    ],
    "title": [
      "Tier adaptive body biasing: A post-silicon tuning method to minimize clock skew variations in 3-D ICs"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Luo",
        "given": "G."
      },
      {
        "family": "Shi",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Thermal-aware cell and through-silicon-via co-placement for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Luo",
        "given": "G."
      },
      {
        "family": "Wei",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "Thermal-aware 3D IC placement via transformation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wei",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of IEEE Internatioanl Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "A thermal-driven floorplanning algorithm for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Thermal via planning for 3-D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Plas",
        "given": "G.V.",
        "particle": "der"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "148–149"
    ],
    "title": [
      "Design issues and considerations for low-cost 3D TSV IC technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Falkenstern",
        "given": "P."
      },
      {
        "family": "Xie",
        "given": "Y."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Wang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "title": [
      "Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franssila",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Chichester, U.K"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Introduction to Microfabrication"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "692–709"
    ],
    "title": [
      "Placement of thermal vias in 3-D ICs using various thermal objectives"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Healy",
        "given": "M."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2066–2079"
    ],
    "title": [
      "Distributed TSV topology for 3-D power-supply networks"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Healy",
        "given": "M."
      },
      {
        "family": "Vittes",
        "given": "M."
      },
      {
        "family": "Ekpanyapong",
        "given": "M."
      },
      {
        "family": "Ballapuram",
        "given": "C."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Lee",
        "given": "H.-H."
      },
      {
        "family": "Loh",
        "given": "G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "38–52"
    ],
    "title": [
      "Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "M.-K."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Balabanov",
        "given": "V."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2011-06"
    ],
    "title": [
      "TSV-aware analytical placement for 3D IC designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "P.-Y."
      },
      {
        "family": "Chen",
        "given": "H.-T."
      },
      {
        "family": "Hwang",
        "given": "T."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "Stacking signal TSV for thermal dissipation in global routing for 3D IC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "2009/0004317 A1, 2009"
    ],
    "title": [
      "High thermal conductivity molding compound for flip-chip packages"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Im",
        "given": "J.-W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2015"
    ],
    "pages": [
      "1–3"
    ],
    "title": [
      "A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "I.T.R.S."
      }
    ],
    "citation-number": [
      "26."
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net."
    ]
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2013-09"
    ],
    "title": [
      "How to reduce power in 3D IC designs: A case study with OpenSPARC T2 core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Sitaraman",
        "given": "S."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "family": "Mitra",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "family": "Mitra",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "107–115"
    ],
    "title": [
      "TSV Stress-aware full-chip mechanical reliability analysis and optimization for 3D IC"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "M."
      },
      {
        "family": "Song",
        "given": "T."
      },
      {
        "family": "Wan",
        "given": "Y."
      },
      {
        "family": "Peng",
        "given": "Y."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "On enhancing power benefits in 3D ICs: Block folding and bonding styles perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "U."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2009",
      "131a"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "130–131,"
    ],
    "title": [
      "8Gb 3D DDR3 DRAM using through-silicon-via technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "3D-MAPS: 3D massively parallel processor with stacked memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Cho",
        "given": "J."
      },
      {
        "family": "Pak",
        "given": "J.S."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Park",
        "given": "K."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of IEEE Electrical Performance of Electronic Packaging"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Distributed multi TSV 3D clock distribution network in TSV-based 3D IC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D.H."
      },
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "A study of through-silicon-via impact on the 3D stacked IC layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J.-S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "496–498"
    ],
    "title": [
      "A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4x128 I/Os using TSV-based stacking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T.-Y."
      },
      {
        "family": "Kim",
        "given": "T."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Clock tree synthesis with pre-bond testability for 3D stacked IC designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knechtel",
        "given": "J."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Lienig",
        "given": "J."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "228–241"
    ],
    "title": [
      "Assembling 2-D blocks into 3-D chips"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Knickerbocker",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "Koyanagi",
        "given": "M."
      },
      {
        "family": "Fukushima",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2008-11",
      "2009"
    ],
    "issue": [
      "6",
      "1"
    ],
    "note": [
      "242 References 41."
    ],
    "pages": [
      "553–569",
      "49–59"
    ],
    "title": [
      "Three-dimensional silicon integration",
      "High-density through silicon vias for 3-D LSIs"
    ],
    "type": "article-journal",
    "volume": [
      "52",
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "Koyanagi",
        "given": "M."
      },
      {
        "family": "Nakagawa",
        "given": "Y."
      },
      {
        "family": "Lee",
        "given": "K.-W."
      },
      {
        "family": "Nakamura",
        "given": "T."
      },
      {
        "family": "Yamada",
        "given": "Y."
      },
      {
        "family": "Inamura",
        "given": "K."
      },
      {
        "family": "Park",
        "given": "K.-T."
      },
      {
        "family": "Kurino",
        "given": "H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "270–271,"
    ],
    "title": [
      "Neuromorphic vision chip fabricated using three-dimensional integration technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Y.-J."
      },
      {
        "family": "Hong",
        "given": "I."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Slew-aware buffer insertion for through-silicon-via-based 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Y.-J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proceedings of IEEE International 3D Systems Integration Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Timing analysis and optimization for 3D stacked multi-core microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Y.-J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Dresden, Germany"
    ],
    "title": [
      "On GPU bus power reduction with 3D IC technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Y.-J."
      },
      {
        "family": "Limbrick",
        "given": "D."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Power benefit study for ultra-high density transistor-level monolithic 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "ACM DAC Knowledge Center"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "TSV-aware 3D physical design tool needs for faster mainstream acceptance of 3D ICs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J.-Q."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "18–30"
    ],
    "title": [
      "3-D Hyperintegration and packaging technologies for micro-nano systems"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "Lung",
        "given": "C.-L."
      },
      {
        "family": "Su",
        "given": "Y.-S."
      },
      {
        "family": "Huang",
        "given": "S.-H."
      },
      {
        "family": "Shi",
        "given": "Y."
      },
      {
        "family": "Chang",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Fault-tolerant 3D clock network"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "50."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Mentor Graphics 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com/solutions/3d-ic-design/,"
    ]
  },
  {
    "citation-number": [
      "51."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Micro Magic 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.micromagic.com/,"
    ]
  },
  {
    "author": [
      {
        "family": "Minz",
        "given": "J."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "title": [
      "Buffered clock tree synthesis for 3D ICs under thermal variations"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "53."
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "NanGate Inc. NanGate 45nm Open Cell Library"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nawathe",
        "given": "U."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "An 8-core 64-thread 64b power-efficient SPARC SoC"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "55."
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "North Carolina State University. FreePDK45"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "OpenCoresorg"
      }
    ],
    "citation-number": [
      "56."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "OpenCores"
    ],
    "type": null,
    "url": [
      "http://opencores.org"
    ]
  },
  {
    "author": [
      {
        "family": "Pak",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Electromigration-aware routing for 3D ICs with stress-aware EM modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pak",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panth",
        "given": "S."
      },
      {
        "family": "Samadi",
        "given": "K."
      },
      {
        "family": "Du",
        "given": "Y."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Power-performance study of block-level monolithic 3D-ICs considering inter-tier performance variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panth",
        "given": "S.A."
      },
      {
        "family": "Samadi",
        "given": "K."
      },
      {
        "family": "Du",
        "given": "Y."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "La Jolla, CA"
    ],
    "title": [
      "Design and CAD methodologies for low power gatelevel monolithic 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pathak",
        "given": "M."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1373–1386"
    ],
    "title": [
      "Performance and thermal-aware steiner routing for 3-D stacked ICs"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Pathak",
        "given": "M."
      },
      {
        "family": "Pak",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "D."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1214–1224"
    ],
    "title": [
      "Three-dimensional integrated circuits and the future of system-on-chip designs"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "citation-number": [
      "64."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "R3 Logic 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.r3logic.com/,"
    ]
  },
  {
    "author": [
      {
        "family": "Samal",
        "given": "S."
      },
      {
        "family": "Panth",
        "given": "S."
      },
      {
        "family": "Samadi",
        "given": "K."
      },
      {
        "family": "Saedi",
        "given": "M."
      },
      {
        "family": "Du",
        "given": "Y."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Fast and accurate thermal modeling and optimization for monolithic 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savidis",
        "given": "I."
      },
      {
        "family": "Kose",
        "given": "S."
      },
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "587–597"
    ],
    "title": [
      "Power noise in TSV-based 3-D integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "C.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Heterogeneously integrated sub-40 nm low-power epi-like Ge/Si monolithic 3D-IC with stacked SiGeC ambient light harvester"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shulaker",
        "given": "M."
      },
      {
        "family": "Wu",
        "given": "T."
      },
      {
        "family": "Pal",
        "given": "A."
      },
      {
        "family": "Zhao",
        "given": "L."
      },
      {
        "family": "Nishi",
        "given": "Y."
      },
      {
        "family": "Saraswat",
        "given": "K."
      },
      {
        "family": "Wong",
        "given": "H.-S."
      },
      {
        "family": "Mitra",
        "given": "S."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "27 4 1–27 4 4"
    ],
    "title": [
      "Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "E."
      },
      {
        "family": "Koo",
        "given": "K."
      },
      {
        "family": "Pak",
        "given": "J.S."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "IEEE Transactions on Components, Packaging and Manufacturing Technology"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1467–1480"
    ],
    "title": [
      "Through-silicon-via-based decoupling capacitor stacked chip in 3-D-ICs"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Spindler",
        "given": "P."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Kraftwerk2—A fast force-directed quadratic placement approach using an accurate net model"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sundaram",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Electronic Components and Technology Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "342–347"
    ],
    "title": [
      "Low cost, high performance, and high reliability 2.5D silicon interposer"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "72."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Synopsys 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/solutions/endsolutions/3d-ic-solutions/,"
    ]
  },
  {
    "citation-number": [
      "73."
    ],
    "title": [
      "The Hybrid Memory Cube"
    ],
    "type": null,
    "url": [
      "http://www.hybridmemorycube.org."
    ]
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "M.-C."
      },
      {
        "family": "Wang",
        "given": "T.-C."
      },
      {
        "family": "Hwang",
        "given": "T."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1448–1457"
    ],
    "title": [
      "Through-silicon via planning in 3-D floorplanning"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Tummala",
        "given": "R."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "44–49"
    ],
    "title": [
      "Moore’s law meets its match (system-on-package"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Tummala",
        "given": "R."
      },
      {
        "family": "Laskar",
        "given": "J."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "376–387"
    ],
    "title": [
      "Gigabit wireless: System-on-a-package technology"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Authors",
        "given": "Various"
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–175"
    ],
    "title": [
      "Special issue on 3-D integration technologies"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "El-Gamal",
        "given": "A."
      },
      {
        "family": "Griffin",
        "given": "P."
      },
      {
        "family": "Nishi",
        "given": "Y."
      },
      {
        "family": "Pease",
        "given": "F."
      },
      {
        "family": "Plummer",
        "given": "J."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of International Symposium on VLSI Technology, Systems and Applications"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Hsinchu, Taiwan"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "Monolithic 3D integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "79."
    ],
    "date": [
      "2015-11"
    ],
    "title": [
      "Xilinx 3D IC Tools"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/silicon-devices/3dic.html,"
    ]
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "J.-S."
      },
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Lee",
        "given": "Y.-J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of ACM Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "TSV stress aware timing analysis with applications to 3D-IC layout optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeap",
        "given": "K.B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "IEEE Transactions on Device and Materials Reliability"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "217–224"
    ],
    "title": [
      "A critical review on multiscale material database requirement for accurate threedimensional IC simulation input"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "H."
      },
      {
        "family": "Ho",
        "given": "J."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronics Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "1–31"
    ],
    "title": [
      "Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "H.-H."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "732–745"
    ],
    "title": [
      "Low-power clock tree design for pre-bond testing of 3-D stacked ICs"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Minz",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "IEEE Transactions on Components, Packaging and Manufacturing Technology"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "247–259"
    ],
    "title": [
      "Low-power and reliable clock network design for through silicon via based 3D ICs"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Wan",
        "given": "Y."
      },
      {
        "family": "Scheuermann",
        "given": "M."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "P."
      },
      {
        "family": "Ma",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Dick",
        "given": "R."
      },
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Zhou",
        "given": "Q."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "3D-STAF: Scalable temperature and leakage-aware floorplanning for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "P."
      },
      {
        "family": "Sridharan",
        "given": "K."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "15–25"
    ],
    "title": [
      "Optimizing decoupling capacitors in 3D circuits for power grid integrity"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Boyd",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "S.-J."
      },
      {
        "family": "Vandenberghe",
        "given": "L."
      },
      {
        "family": "Hassibi",
        "given": "A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Optimization and Engineering"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "67–127,"
    ],
    "title": [
      "A tutorial on geometric programming"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Boyd",
        "given": "S.P."
      },
      {
        "family": "Kim",
        "given": "S.-J."
      },
      {
        "family": "Patil",
        "given": "D.D."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "899–932,"
    ],
    "title": [
      "Digital circuit optimization via geometric programming"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "P.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 27th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "353–356"
    ],
    "title": [
      "Algorithms for library-specific sizing of combinational logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.P."
      },
      {
        "family": "Chu",
        "given": "C.C.-N."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1014–1025,"
    ],
    "title": [
      "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Annals of Operations Research"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "37–60,"
    ],
    "title": [
      "VLSI circuit performance optimization by geometric programming"
    ],
    "type": "article-journal",
    "volume": [
      "105"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Luo",
        "given": "G."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of 2011 IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Brazil"
    ],
    "pages": [
      "1207–1210"
    ],
    "publisher": [
      "Rio De Janeiro"
    ],
    "title": [
      "A unified optimization framework for simultaneous gate sizing and placement under density constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Conn",
        "given": "A.R."
      },
      {
        "family": "Elfadel",
        "given": "I.M."
      },
      {
        "family": "W. W. Molzen",
        "given": "P.R.O.’Brien",
        "suffix": "Jr."
      },
      {
        "family": "Strenski",
        "given": "P.N."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Whan",
        "given": "C.B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Design Automation Conference (DAC"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "452–459"
    ],
    "title": [
      "Gradient-based optimization of custom circuits using a static-timing formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Croix",
        "given": "J.F."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of 40th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "386–389"
    ],
    "title": [
      "Blade and razor: Cell and interconnect delay analysis using currentbased model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dinur",
        "given": "I."
      },
      {
        "family": "Safra",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Annals of Mathematics"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "439–485,"
    ],
    "title": [
      "On the hardness of approximating minimum vertex cover"
    ],
    "type": "article-journal",
    "volume": [
      "162"
    ]
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "1948"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–64,"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wide-band amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J.P."
      },
      {
        "family": "Dunlop",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "326–328"
    ],
    "title": [
      "TILOS: A posynomial programming approach to transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Flach",
        "given": "G."
      },
      {
        "family": "Reimann",
        "given": "T."
      },
      {
        "family": "Posser",
        "given": "G."
      },
      {
        "family": "O. Johann",
        "given": "M.",
        "particle": "de"
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "546–557,"
    ],
    "title": [
      "Effective method for simultaneous gate sizing and Vth assignment using Lagrangian relaxation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Ghiasi",
        "given": "S."
      },
      {
        "family": "Bozorgzadeh",
        "given": "E."
      },
      {
        "family": "Huang",
        "given": "P.-K."
      },
      {
        "family": "Jafari",
        "given": "R."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2364–2375,"
    ],
    "title": [
      "A unified theory of timing budget management"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Grigoriev",
        "given": "A."
      },
      {
        "family": "Woeginger",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Acta Informatica"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "83–97,"
    ],
    "title": [
      "Project scheduling with irregular costs: Complexity, approximability, and algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Kang",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "M.-C."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "233–239"
    ],
    "title": [
      "Sensitivity-guided metaheuristics for accurate discrete gate sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "S."
      },
      {
        "family": "Ketkar",
        "given": "M."
      },
      {
        "family": "Hu",
        "given": "J."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "818–825,"
    ],
    "title": [
      "Gate sizing for cell-library-based designs"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the 46th Annual Conference on Design Automation"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "424–429"
    ],
    "title": [
      "A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Held",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice, France"
    ],
    "pages": [
      "827–832"
    ],
    "title": [
      "Gate sizing for large cell-based designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joshi",
        "given": "S."
      },
      {
        "family": "Boyd",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2760–2773,"
    ],
    "title": [
      "An efficient method for large-scale gate sizing"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Kang",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Thapar",
        "given": "P."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "450–457"
    ],
    "title": [
      "High-performance gate sizing with a signoff timer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "L."
      },
      {
        "family": "Kang",
        "given": "P."
      },
      {
        "family": "Lu",
        "given": "Y."
      },
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "226–232"
    ],
    "title": [
      "An efficient algorithm for library-based cell-type selection in high-performance low-power designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "C."
      },
      {
        "family": "Hu",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Journal of Combinatorial Optimization"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "497–510,"
    ],
    "title": [
      "Approximation scheme for restricted discrete gate sizing targeting delay minimization"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "J."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "223–234,"
    ],
    "title": [
      "A new algorithm for simultaneous gate sizing and threshold voltage assignment"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Livramento",
        "given": "V.S."
      },
      {
        "family": "Guth",
        "given": "C."
      },
      {
        "family": "Güntzel",
        "given": "J.L."
      },
      {
        "family": "O. Johann",
        "given": "M.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Fast and efficient Lagrangian relaxation-based discrete gate sizing"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Minoux",
        "given": "M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "European Journal of Operational Research"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "377–387,"
    ],
    "title": [
      "A polynomial algorithm for minimum quadratic cost flow problems"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "L.W."
      },
      {
        "family": "Pederson",
        "given": "D.O."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1973"
    ],
    "genre": [
      "Technical Report M382,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "EECS Department, University of California"
    ],
    "title": [
      "SPICE (Simulation Program with Integrated Circuit Emphasis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Nguyen",
        "given": "D."
      },
      {
        "family": "Davare",
        "given": "A."
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "family": "Thompson",
        "given": "B."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "pages": [
      "158–163"
    ],
    "title": [
      "Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ozdal",
        "given": "M."
      },
      {
        "family": "Burns",
        "given": "S."
      },
      {
        "family": "Hu",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1558–1571,"
    ],
    "title": [
      "Algorithms for gate sizing and device parameter selection for highperformance designs"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Polyak",
        "given": "B.T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Doklady Akademii Nauk SSSR",
      "Translation in Soviet Mathematics Doklady"
    ],
    "date": [
      "1967",
      "1967"
    ],
    "issue": [
      "1",
      "3"
    ],
    "pages": [
      "33–36,",
      "593–597,"
    ],
    "title": [
      "A general method for solving extemum problems"
    ],
    "type": "article-journal",
    "volume": [
      "174",
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Choudhury",
        "given": "M."
      },
      {
        "family": "Qian",
        "given": "H."
      },
      {
        "family": "Ziegler",
        "given": "M."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of the 2014 International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "La Jolla, CA"
    ],
    "pages": [
      "183–188"
    ],
    "title": [
      "Bridging high performance and low power in processor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "H."
      },
      {
        "family": "Acar",
        "given": "E."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "ASP Journal of Low Power Electronics"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "318–326,"
    ],
    "title": [
      "Timing-aware power minimization via extended timing graph methods"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Ratzlaff",
        "given": "C."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "763–776,"
    ],
    "title": [
      "RICE: Rapid interconnect circuit evaluation using asymptotic waveform evaluation"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Rautenbach",
        "given": "D."
      },
      {
        "family": "Szegedy",
        "given": "C."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Technical Report 04940,"
    ],
    "location": [
      "Bonn, Germany"
    ],
    "publisher": [
      "Research Institute for Discrete Mathematics, University of Bonn"
    ],
    "title": [
      "A subgradient method using alternating projections"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Rautenbach",
        "given": "D."
      },
      {
        "family": "Szegedy",
        "given": "C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Computational Optimization and Applications"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "52–60,"
    ],
    "title": [
      "A class of problems for which cyclic relaxation converges linearly"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Sapatnekar",
        "given": "S.S."
      },
      {
        "family": "Rao",
        "given": "V.B."
      },
      {
        "family": "Vaidya",
        "given": "P.M."
      },
      {
        "family": "Kang",
        "given": "S.-M."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1621–1634,"
    ],
    "title": [
      "An exact solution to the transistor sizing problem for CMOS circuits using convex programming"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Shah",
        "given": "S."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sharma",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "705–712"
    ],
    "title": [
      "Discrete vt assignment and gate sizing using a self-snapping continuous formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sproull",
        "given": "R.F."
      },
      {
        "family": "Sutherland",
        "given": "I.E."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Advanced Research in VLSI"
    ],
    "date": [
      "1991"
    ],
    "editor": [
      {
        "family": "C",
        "given": "Sequin"
      }
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "1–16"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Logical effort: Designing for speed on the back of an envelope"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "783–787"
    ],
    "title": [
      "Power minimization using simultaneous gate sizing, minimization using simultaneous GatDual-Vdd and Dual-Vth assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Svensson",
        "given": "O."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Theory of Computing"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "24"
    ],
    "pages": [
      "759–781,"
    ],
    "title": [
      "Hardness of vertex deletion and project scheduling"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Tennakoon",
        "given": "H."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "395–402"
    ],
    "title": [
      "Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Kung",
        "given": "D.S."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "L.N."
      },
      {
        "family": "Kazda",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "14–22,"
    ],
    "title": [
      "An integrated environment for technology closure of deep-submicron IC designs"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Wächter",
        "given": "A."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Conn",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Future Generation Computer Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1251–1262,"
    ],
    "title": [
      "Large-scale nonlinear optimization in circuit tuning"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Das",
        "given": "D."
      },
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1071–1084,"
    ],
    "title": [
      "Gate sizing by Lagrangian relaxation revisited"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "2010"
    ],
    "edition": [
      "4th edn"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "CMOS VLSI Design: A Circuits and Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "T.-H."
      },
      {
        "family": "PaRS",
        "given": "A.Davoodi"
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1666–1678,"
    ],
    "title": [
      "Parallel and near-optimal grid-based cell sizing for library-based design"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Abdelhadi",
        "given": "A."
      },
      {
        "family": "Ginosar",
        "given": "R."
      },
      {
        "family": "Kolodny",
        "given": "A."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "ACM Great Lakes Symposium on VLSI (GLSVLSI"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Providence, RI"
    ],
    "pages": [
      "15–20"
    ],
    "title": [
      "Timing-driven variation-aware nonuniform clock mesh synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Zolotov",
        "given": "V."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "914–920"
    ],
    "title": [
      "Statistical clock skew analysis considering intra-die process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Albrecht",
        "given": "C."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Mandoiu",
        "given": "I."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "937–945"
    ],
    "title": [
      "On the skew-bounded minimum buffer routing tree problem"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Mandoiu",
        "given": "I."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "408–415"
    ],
    "title": [
      "Minimum-buffered routing of non-critical nets for slew rate and reliability control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "C.J."
      },
      {
        "family": "Petrovick",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "232–233"
    ],
    "title": [
      "Physical design of a fourth-generation POWER GHz microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H."
      },
      {
        "family": "Walker",
        "given": "J.T."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "118–122"
    ],
    "title": [
      "A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boese",
        "given": "K."
      },
      {
        "family": "Kahng",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "International ASIC Conference and Exhibit"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "17–21"
    ],
    "title": [
      "Zero-skew clock routing trees with minimum wirelength"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Broderson",
        "given": "R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE International Symposium on Low Power Electronics and Design (ISLPED"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Rapallo, Italy"
    ],
    "pages": [
      "9–14"
    ],
    "title": [
      "Design issues for dynamic voltage scaling"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "278 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chakraborty",
        "given": "A."
      },
      {
        "family": "Duraisami",
        "given": "K."
      },
      {
        "family": "Sathanur",
        "given": "A."
      },
      {
        "family": "Sithambaram",
        "given": "P."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Symposium on Low Power Electronics and Design (ISLPED), Tegernsee"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Germany"
    ],
    "pages": [
      "162–167"
    ],
    "title": [
      "Dynamic thermal clock skew compensation using tunable delay buffers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chakraborty",
        "given": "A."
      },
      {
        "family": "Ganesan",
        "given": "G."
      },
      {
        "family": "Rajaram",
        "given": "A."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice, France"
    ],
    "pages": [
      "296–299"
    ],
    "title": [
      "Analysis and optimization of NBTI induced clock skew in gated clock trees"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chakraborty",
        "given": "A."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "127–133"
    ],
    "title": [
      "Skew management of NBTI impacted gated clock trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chakraborty",
        "given": "A."
      },
      {
        "family": "Sithambaram",
        "given": "P."
      },
      {
        "family": "Duraisami",
        "given": "K."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "832–837"
    ],
    "title": [
      "Thermal resilient bounded-skew clock tree optimization methodology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "James",
        "given": "N."
      },
      {
        "family": "Franch",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "342–343"
    ],
    "title": [
      "A 4.6 GHz resonant global clock distribution network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C.-M."
      },
      {
        "family": "Huang",
        "given": "S.-H."
      },
      {
        "family": "Ho",
        "given": "Y.-K."
      },
      {
        "family": "Lin",
        "given": "J.-Z."
      },
      {
        "family": "Wang",
        "given": "H.-P."
      },
      {
        "family": "Lu",
        "given": "Y.-S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "714–719"
    ],
    "title": [
      "Type-matching clock tree for zero skew clock gating"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "T.-H."
      },
      {
        "family": "Hsu",
        "given": "Y.-C."
      },
      {
        "family": "Ho",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "518–523"
    ],
    "title": [
      "Zero skew clock net routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "W.-C."
      },
      {
        "family": "Mak",
        "given": "W.-K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–20"
    ],
    "title": [
      "Low-power gated and buffered clock network construction"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.-P."
      },
      {
        "family": "Chen",
        "given": "Y.-P."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC), Las Vegas"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "NV"
    ],
    "pages": [
      "487–490"
    ],
    "title": [
      "Optimal wire-sizing formula under the Elmore delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.-Y."
      },
      {
        "family": "Dong",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "ACM/ IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "86–89"
    ],
    "title": [
      "Clock tree synthesis under aggressive buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chi",
        "given": "V."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1994-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "597–602"
    ],
    "title": [
      "Salphasic distribution of clock signals for synchronous systems"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Ahmedtt",
        "given": "S."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "582–587"
    ],
    "title": [
      "TACO: Temperature aware clock-tree optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "438–443"
    ],
    "title": [
      "Novel binary linear programming for high performance clock mesh synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chueh",
        "given": "J.-Y."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      },
      {
        "family": "Ziesler",
        "given": "C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE International Symposium on Very Large Scale Integration (ISVLSI"
    ],
    "date": [
      "2005-05"
    ],
    "location": [
      "Tampa, FL"
    ],
    "pages": [
      "65–70"
    ],
    "title": [
      "Two-phase resonant clock distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "J."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "280–283"
    ],
    "title": [
      "Skew sensitivity minimization of buffered clock tree"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Condley",
        "given": "W."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "503–506"
    ],
    "title": [
      "A methodology for local resonant clock synthesis using lc-assisted local clock buffers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Seattle, WA"
    ],
    "pages": [
      "215–218"
    ],
    "title": [
      "Minimum-cost bounded-skew clock routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Semiconductor",
        "given": "Cyclos"
      }
    ],
    "citation-number": [
      "26."
    ],
    "title": [
      "Cyclify: Resonant clock ASIC flow"
    ],
    "type": null,
    "url": [
      "http://www.cyclos-semi.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Drake",
        "given": "A."
      },
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "Burns",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "R."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1520–1528"
    ],
    "title": [
      "Resonant clocking using distributed parasitic capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Edahiro",
        "given": "M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "612–616"
    ],
    "title": [
      "A clustering-based optimization algorithm in zero-skew routings"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "1948-01"
    ],
    "pages": [
      "55–63"
    ],
    "title": [
      "The transient response of damped linear networks"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A.H."
      },
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Tellez",
        "given": "G."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "705–714"
    ],
    "title": [
      "Activity-driven clock design"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "945–951"
    ],
    "title": [
      "Clock skew optimization"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Flach",
        "given": "G."
      },
      {
        "family": "Wilke",
        "given": "G."
      },
      {
        "family": "Johann",
        "given": "M."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE International Symposium on Very Large Scale Integration (ISVLSI), Lixouri"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Greece"
    ],
    "title": [
      "A mesh-buffer displacement optimization strategy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "665–692"
    ],
    "title": [
      "Clock distribution networks in synchronous digital integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geannopoulos",
        "given": "G."
      },
      {
        "family": "Dai",
        "given": "X."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "An adaptive digital deskewing circuit for distribution networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS), Rio"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Brazil"
    ],
    "pages": [
      "1215–1218"
    ],
    "title": [
      "Distributed LC resonant clock tree synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "1041–1046"
    ],
    "title": [
      "Clock buffer and wire sizing using sequential quadratic programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "84–89"
    ],
    "title": [
      "Process-induced skew reduction in deterministic zero-skew clock trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), Seoul"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Korea"
    ],
    "pages": [
      "498–503"
    ],
    "title": [
      "Clock tree synthesis with data-path sensitivity matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Wilke",
        "given": "G."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "74–79"
    ],
    "title": [
      "Non-uniform clock mesh optimization with linear programming buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Wilke",
        "given": "G."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2013-04"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Revisiting automated physical synthesis of high-performance clock networks"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Wilke",
        "given": "G."
      },
      {
        "family": "Flache",
        "given": "G."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "High-performance clock mesh optimization"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Honkote",
        "given": "V."
      },
      {
        "family": "Taskin",
        "given": "B."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Amsterdam, Netherlands"
    ],
    "pages": [
      "209–214"
    ],
    "title": [
      "Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hrkic",
        "given": "M."
      },
      {
        "family": "Lillis",
        "given": "J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "481–491"
    ],
    "title": [
      "Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost, congestion, and blockages"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "citation-number": [
      "44."
    ],
    "type": null,
    "url": [
      "http://www.multigig.com."
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Condley",
        "given": "W."
      },
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "ACM/ IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2012-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "145–150"
    ],
    "title": [
      "Library-aware resonant clock synthesis (LARCS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "516–521"
    ],
    "title": [
      "Distributed resonant clock grid synthesis (ROCKS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "– ,"
    ],
    "title": [
      "Distributed LC resonant clock grid synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "I"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "D.J.-H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Tsao",
        "given": "C.-W.A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "508–513"
    ],
    "title": [
      "On the bounded-skew clock and steiner routing problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Islam",
        "given": "R."
      },
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Melbourne, Australia"
    ],
    "pages": [
      "1203–1206"
    ],
    "title": [
      "Current-mode clock distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "M.A.B."
      },
      {
        "family": "Srinivasan",
        "given": "A."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "573–579"
    ],
    "title": [
      "Clock routing for high performance ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "322–327"
    ],
    "title": [
      "High-performance clock routing based on recursive geometric matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kapoor",
        "given": "A."
      },
      {
        "family": "Jayakumar",
        "given": "N."
      },
      {
        "family": "Khatri",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "626–631"
    ],
    "title": [
      "A novel clock distribution and dynamic de-skewing methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kay",
        "given": "R."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "40–49"
    ],
    "title": [
      "EWA: Efficient wiring-sizing algorithm for signal nets and clock nets"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Kourtev",
        "given": "I.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "International ASIC/SOC Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "210–215"
    ],
    "title": [
      "A quadratic programming approach to clock skew scheduling for reduced sensitivity to process parameter variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kurd",
        "given": "N.A."
      },
      {
        "family": "Barkatullah",
        "given": "J.S."
      },
      {
        "family": "Dizon",
        "given": "R.O."
      },
      {
        "family": "Fletcher",
        "given": "T.D."
      },
      {
        "family": "Madland",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "404–405"
    ],
    "title": [
      "Multi-GHz clocking scheme for Intel Pentium 4 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lam",
        "given": "W.-C.D."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Shanghai, China"
    ],
    "pages": [
      "606–611"
    ],
    "title": [
      "Process variation robust clock tree routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Design, Automation Test in Europe Conference Exhibition (DATE), March 8–12"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Dresden, Germany"
    ],
    "pages": [
      "1468–1473"
    ],
    "title": [
      "Contango: Integrated optimization of SoC clock networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "R."
      },
      {
        "family": "Zhou",
        "given": "D."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Zeng",
        "given": "X."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA, 581pp"
    ],
    "title": [
      "Power-optimal simultaneous buffer insertion/sizing and wire sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "D.-J."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "632–639"
    ],
    "title": [
      "Multilevel tree fusion for robust clock networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "I.-M."
      },
      {
        "family": "Chou",
        "given": "T.-L."
      },
      {
        "family": "Aziz",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "33–38"
    ],
    "title": [
      "Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "W.-H."
      },
      {
        "family": "Li",
        "given": "Y.-L."
      },
      {
        "family": "Chen",
        "given": "H.-C."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "389–394"
    ],
    "title": [
      "Minimizing clock latency range in robust clock tree synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Nassif",
        "given": "S.R."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "168–171"
    ],
    "title": [
      "Impact of interconnect variations on the clock skew of a gigahertz microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Long",
        "given": "J."
      },
      {
        "family": "Ku",
        "given": "J.C."
      },
      {
        "family": "Memik",
        "given": "S.O."
      },
      {
        "family": "Ismail",
        "given": "Y."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "75–82"
    ],
    "title": [
      "A self-adjusting clock tree architecture to cope with temperature variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "B."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Ellis",
        "given": "G."
      },
      {
        "family": "Su",
        "given": "H."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "174–181"
    ],
    "title": [
      "Process variation aware clock tree routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J."
      },
      {
        "family": "Chow",
        "given": "W.-K."
      },
      {
        "family": "Sham",
        "given": "C.-W."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2094–2103"
    ],
    "title": [
      "Fast power- and slew-aware gated clock tree synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J."
      },
      {
        "family": "Chow",
        "given": "W.-K."
      },
      {
        "family": "Sham",
        "given": "C.-W."
      },
      {
        "family": "Young",
        "given": "E.F.-Y."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "467–473"
    ],
    "title": [
      "A dual-MST approach for clock network synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J."
      },
      {
        "family": "Honkote",
        "given": "V."
      },
      {
        "family": "Chen",
        "given": "X."
      },
      {
        "family": "Taskin",
        "given": "B."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "455–460"
    ],
    "title": [
      "Steiner tree based rotary clock routing with bounded skew and capacitive load balancing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J."
      },
      {
        "family": "Mao",
        "given": "X."
      },
      {
        "family": "Taskin",
        "given": "B."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "691–697"
    ],
    "title": [
      "Clock mesh synthesis with gated local trees and activity driven register clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J."
      },
      {
        "family": "Mao",
        "given": "X."
      },
      {
        "family": "Taskin",
        "given": "B."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "217–227"
    ],
    "title": [
      "Integrated clock mesh synthesis with incremental register placement"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Minz",
        "given": "J."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), Seoul"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Korea"
    ],
    "pages": [
      "504–509"
    ],
    "title": [
      "Buffered clock tree synthesis for 3D ICs under thermal variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mittal",
        "given": "T."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "29–36"
    ],
    "title": [
      "Cross link insertion for improving tolerance to variations in clock network synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S.R."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "145–150"
    ],
    "title": [
      "Modeling and forecasting of manufacturing variations (embedded tutorial"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neves",
        "given": "J.L."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC), Las Vegas"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "NV"
    ],
    "pages": [
      "623–629"
    ],
    "title": [
      "Optimal clock skew scheduling tolerant to process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1441–1447"
    ],
    "title": [
      "A 32-bit powerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "IEEE Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "692–697"
    ],
    "title": [
      "Gated clock routing minimizing the switched capacitance"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "O’Mahony",
        "given": "F."
      },
      {
        "family": "Yue",
        "given": "C."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "682–687"
    ],
    "title": [
      "Design of a 10GHz clock distribution network using coupled standing-wave oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pullela",
        "given": "S."
      },
      {
        "family": "Menezes",
        "given": "N."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Dallas, TX"
    ],
    "pages": [
      "165–170"
    ],
    "title": [
      "Reliable non-zero skew clock trees using wire width optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rajaram",
        "given": "A."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Mahapatra",
        "given": "R."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "18–23"
    ],
    "title": [
      "Reducing clock skew variability via cross links"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rajaram",
        "given": "A."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), Seoul"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Korea"
    ],
    "pages": [
      "250–257"
    ],
    "title": [
      "Meshworks: An efficient framework for planning, synthesis and optimization of clock mesh networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rakai",
        "given": "L."
      },
      {
        "family": "Farshidi",
        "given": "A."
      },
      {
        "family": "Behjat",
        "given": "L."
      },
      {
        "family": "Westwick",
        "given": "D."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "154–161"
    ],
    "title": [
      "Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R.R."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "86–93"
    ],
    "title": [
      "An efficient surface-based low-power buffer insertion algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rosenfeld",
        "given": "J."
      },
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2007-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "135–148"
    ],
    "title": [
      "Design methodology for global resonant H-tree clock distribution networks"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Saaied",
        "given": "H."
      },
      {
        "family": "Al-Khalili",
        "given": "D."
      },
      {
        "family": "Al-halili",
        "given": "A.J."
      },
      {
        "family": "Nekili",
        "given": "M."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1637–1643"
    ],
    "title": [
      "Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sathe",
        "given": "V."
      },
      {
        "family": "Arekapudi",
        "given": "S."
      },
      {
        "family": "Ouyang",
        "given": "C."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      },
      {
        "family": "Ishii",
        "given": "A."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2012-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "68–70"
    ],
    "title": [
      "Resonant clock design for a power-efficient high-volume x86–64 microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sathe",
        "given": "V.S."
      },
      {
        "family": "Arekapudi",
        "given": "S."
      },
      {
        "family": "Ishii",
        "given": "A."
      },
      {
        "family": "Ouyang",
        "given": "C."
      },
      {
        "family": "Papaefthymiou",
        "given": "M.C."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "140–149"
    ],
    "title": [
      "Resonantclock design for a power-efficient, high-volume x86–64 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Sekar",
        "given": "D.C."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "548–553"
    ],
    "title": [
      "Clock trees: Differential or single ended?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shih",
        "given": "X.-W."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "ACM/ IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "80–85"
    ],
    "title": [
      "Fast timing-model independent buffered clock-tree synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shih",
        "given": "X.-W."
      },
      {
        "family": "Cheng",
        "given": "C.-C."
      },
      {
        "family": "Ho",
        "given": "Y.-K."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "title": [
      "Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skinner",
        "given": "H."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Guthaus",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Santa Cruz, CA"
    ],
    "pages": [
      "59–64"
    ],
    "title": [
      "Harmonic resonant clocking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "C.N."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "ISPD 2010 high performance clock network synthesis contest"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "C.N."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "149–150"
    ],
    "title": [
      "Clocking and the ISPD’09 clock synthesis contest"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taskin",
        "given": "B."
      },
      {
        "family": "Demaio",
        "given": "J."
      },
      {
        "family": "Farell",
        "given": "O."
      },
      {
        "family": "Hazeltine",
        "given": "M."
      },
      {
        "family": "Ketner",
        "given": "R."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "1–14"
    ],
    "title": [
      "Custom topology rotary clock router with tree subnetworks"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Tellez",
        "given": "G.E."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "333–342"
    ],
    "title": [
      "Minimal buffer insertion in clock trees with skew and slew rate constraints"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Thomson",
        "given": "M.G.-R."
      },
      {
        "family": "Restle",
        "given": "P.J."
      },
      {
        "family": "James",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "1522–1529"
    ],
    "title": [
      "A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tolbert",
        "given": "J."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Lim",
        "given": "S.-K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "IEEE International Symposium on Low Power Electronics and Design (ISLPED"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "15–20"
    ],
    "title": [
      "Slew-aware clock tree design for reliable subthreshold circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Kung",
        "given": "D."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "L.N."
      },
      {
        "family": "Kazda",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "14–22"
    ],
    "title": [
      "An integrated environment for technology closure of deep-submicron IC designs"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "J.-L."
      },
      {
        "family": "Baik",
        "given": "D.-H."
      },
      {
        "family": "Chen",
        "given": "C.C.P."
      },
      {
        "family": "Saluja",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "611–618"
    ],
    "title": [
      "A yield improvement methodology using preand post-silicon statistical clock scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "J.-L."
      },
      {
        "family": "Chen",
        "given": "C.C.-P."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "IEEE Asia and South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Shanghai, China"
    ],
    "pages": [
      "1168–1171"
    ],
    "title": [
      "Process variation robust and low-power zero-skew buffered clock-tree synthesis using projected scan-line sampling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "J.-L."
      },
      {
        "family": "Chen",
        "given": "T.-H."
      },
      {
        "family": "Chen",
        "given": "C.C.P."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "565–573"
    ],
    "title": [
      "Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "J.-L."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "C.C.-P."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "575–581"
    ],
    "title": [
      "Statistical timing analysis driven post-silicon tunable clocktree synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsay",
        "given": "R.-S."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "336–339"
    ],
    "title": [
      "Exact zero skew"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "865–868"
    ],
    "title": [
      "Buffer placement in distributed RC-tree networks for minimal Elmore delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Venkataraman",
        "given": "G."
      },
      {
        "family": "Jayakumar",
        "given": "N."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Rajaram",
        "given": "A."
      },
      {
        "family": "McGuinness",
        "given": "P."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "592–596"
    ],
    "title": [
      "Practical techniques to reduce skew and its variations in buffered clock networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Venkataraman",
        "given": "G."
      },
      {
        "family": "Zhuo",
        "given": "F."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "P."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "563–567"
    ],
    "title": [
      "Combinatorial algorithms for fast clock mesh optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "343–347"
    ],
    "title": [
      "Death, taxes and failing chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "106."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "159–164"
    ],
    "title": [
      "Buffer sizing for clock power minimization subject to general skew constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilke",
        "given": "G."
      },
      {
        "family": "Fonseca",
        "given": "R."
      },
      {
        "family": "Mezzomo",
        "given": "C."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "107."
    ],
    "container-title": [
      "Symposium on Integrated Circuits and System Design (SBCCI"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Gramado, Brazil"
    ],
    "pages": [
      "117–122"
    ],
    "title": [
      "A novel scheme to reduce short-circuit power in mesh-based clock architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "J."
      },
      {
        "family": "Edwards",
        "given": "T.C."
      },
      {
        "family": "Lipa",
        "given": "S."
      }
    ],
    "citation-number": [
      "108."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits (JSSC"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1654–1664"
    ],
    "title": [
      "Rotary traveling-wave oscillator arrays: A new clock technology"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Xi",
        "given": "J.G."
      },
      {
        "family": "Dai",
        "given": "W.W.-M."
      },
      {
        "family": "Xiao",
        "given": "L."
      },
      {
        "family": "Xiao",
        "given": "Z."
      },
      {
        "family": "Qian",
        "given": "Z."
      },
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Huang",
        "given": "T."
      },
      {
        "family": "Tian",
        "given": "H."
      },
      {
        "family": "Young",
        "given": "E.F.Y."
      }
    ],
    "citation-number": [
      "109."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference (DAC",
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1995",
      "2010"
    ],
    "location": [
      "San Francisco, CA",
      "San Jose, CA"
    ],
    "note": [
      "282 References 110."
    ],
    "pages": [
      "491–496",
      "458–462"
    ],
    "title": [
      "Buffer insertion and sizing under process variation for low power clock distribution",
      "Local clock skew minimization using blockage-aware mixed tree-mesh clock network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Liu",
        "given": "X."
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1593–1601"
    ],
    "title": [
      "Implementing multiphase resonant clocking on a finite-impulse response filter"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Zanella",
        "given": "S."
      },
      {
        "family": "Nardi",
        "given": "A."
      },
      {
        "family": "Neviani",
        "given": "A."
      },
      {
        "family": "Quarantelli",
        "given": "M."
      },
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "family": "Guardiani",
        "given": "C."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "401–407"
    ],
    "title": [
      "Analysis of the impact of process variations on clock skew"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Zeng",
        "given": "X."
      },
      {
        "family": "Zhou",
        "given": "D."
      },
      {
        "family": "Li",
        "given": "W."
      }
    ],
    "citation-number": [
      "113."
    ],
    "container-title": [
      "IEEE International Symposium on Physical Design (ISPD"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "36–41"
    ],
    "title": [
      "Buffer insertion for clock delay and skew minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q.K."
      },
      {
        "family": "Zhang",
        "given": "M."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Sydney, Australia"
    ],
    "pages": [
      "418–421"
    ],
    "title": [
      "Low-voltage swing clock distribution schemes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ziesler",
        "given": "C."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "IEEE International Symposium on Low Power Electronics and Design (ISLPED"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Huntington Beach, CA"
    ],
    "pages": [
      "159–164"
    ],
    "title": [
      "A resonant clock generator for single-phase adiabatic systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mattison",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of Ninth Design Automation Workshop"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "94–103"
    ],
    "title": [
      "A high quality, low cost router for MOS/LSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feller",
        "given": "A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings 13th Design Automation Conference"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "79–85"
    ],
    "title": [
      "Automatic layout of low-cost quick-turnaround random-logic custom LSI devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "I."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of CICC"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "438–441"
    ],
    "title": [
      "Characterization of standard cell libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martinez",
        "given": "A."
      },
      {
        "family": "Dholakia",
        "given": "S."
      },
      {
        "family": "Bush",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "190–197,"
    ],
    "title": [
      "Compilation of standard cell libraries"
    ],
    "type": "article-journal",
    "volume": [
      "SC-22"
    ]
  },
  {
    "author": [
      {
        "family": "Rosenberg",
        "given": "J."
      },
      {
        "family": "Boyer",
        "given": "D."
      },
      {
        "family": "Dallen",
        "given": "J."
      },
      {
        "family": "Daniel",
        "given": "S."
      },
      {
        "family": "Poirier",
        "given": "C."
      },
      {
        "family": "Poulton",
        "given": "J."
      },
      {
        "family": "Rogers",
        "given": "D."
      },
      {
        "family": "Weste",
        "given": "N."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 20th Conference on Design Automation"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "A vertically integrated VLSI design environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutchings",
        "given": "A.F."
      },
      {
        "family": "Bonneau",
        "given": "R.J."
      },
      {
        "family": "Fisher",
        "given": "W.M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the 22nd ACM/IEEE Conference on Design Automation"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "Integrated VLSI CAD systems at digital equipment corporation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khare",
        "given": "J."
      },
      {
        "family": "Maly",
        "given": "W."
      },
      {
        "family": "Tiday",
        "given": "N."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of 14th VLSI Test Symposium"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "note": [
      "Chapter 12 – Exploring Challenges of Libraries for Electronic Design 293"
    ],
    "pages": [
      "405–413"
    ],
    "title": [
      "Fault characterization of standard cell libraries using inductive contamination analysis (ICA"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Electronic News"
    ],
    "date": [
      "2002-11-19"
    ],
    "pages": [
      "– 260087"
    ],
    "title": [
      "Artisan inks deals with Cadence, Synopsys"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "EETimes"
    ],
    "date": [
      "2004-10-06"
    ],
    "title": [
      "PDF solutions, Virage to add DFM to cell libraries"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ARM",
        "given": "see"
      }
    ],
    "citation-number": [
      "10."
    ],
    "type": null,
    "url": [
      "http://www.arm.com."
    ]
  },
  {
    "citation-number": [
      "11."
    ],
    "title": [
      "Design and ReUse"
    ],
    "type": null,
    "url": [
      "http://www.us.design-reuse.com."
    ]
  },
  {
    "author": [
      {
        "family": "Collins",
        "given": "L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2013-05-29"
    ],
    "title": [
      "How to design with FinFETs"
    ],
    "type": null,
    "url": [
      "http://www.techdesignforums.com/practice/"
    ]
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2012"
    ],
    "note": [
      "This page intentionally left blank Design Closure 13 Peter J. Osler, John M. Cohn, and David Chinnery"
    ],
    "pages": [
      "2– – – – 3–12"
    ],
    "title": [
      "FinFET: The promises and the challenges"
    ],
    "type": null,
    "url": [
      "https://www.synopsys.com/COMPANY/"
    ]
  },
  {
    "author": [
      {
        "family": "Dr. Leon Stok",
        "given": "The",
        "particle": "authors acknowledge"
      },
      {
        "family": "Puri",
        "given": "Dr Ruchir"
      },
      {
        "given": "Dr"
      },
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "Narayanan",
        "given": "V."
      }
    ],
    "container-title": [
      "International Conference on Computer-Aided Design",
      "REFERENCES"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "524–531"
    ],
    "title": [
      "Juergen Koehl, and David Hathaway for their helpful input and feedback on this chapter",
      "Noise in deep submicron digital design"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "R",
        "given": "Rose"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1132–1150,"
    ],
    "title": [
      "Harmony: Static noise analysis of deep submicron digital integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "Narayanan",
        "given": "V."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "51–62,"
    ],
    "title": [
      "Conquering noise in deep-submicron digital ICs"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "date": [
      "2013"
    ],
    "edition": [],
    "note": [
      "Accessed on May 2015."
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Kung",
        "given": "D."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "L."
      },
      {
        "family": "Kazda",
        "given": "M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "14–22,"
    ],
    "title": [
      "An integrated design environment for technology closure of deep-submicron IC designs"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Iyer",
        "given": "M."
      },
      {
        "family": "Damiano",
        "given": "R."
      },
      {
        "family": "Harer",
        "given": "K."
      },
      {
        "family": "Ma",
        "given": "H.-K."
      },
      {
        "family": "Thilking",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "250–254"
    ],
    "title": [
      "A robust solution to the timing convergence problem in high-performance design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L.T."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "246–249"
    ],
    "title": [
      "The coming of age of physical synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huard",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International Reliability Physics Symposium"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Montreal, Quebec"
    ],
    "pages": [
      "624–633"
    ],
    "title": [
      "CMOS device design-in reliability approach in advanced nodes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Slayman",
        "given": "C."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Reliability and Maintainability Symposium, Lake Buena"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Vista, FL"
    ],
    "pages": [
      "1–5"
    ],
    "title": [
      "Soft error trends and mitigation techniques in memory devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moammer",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2014-12"
    ],
    "genre": [
      "WCCF Tech,"
    ],
    "note": [
      "Accessed on May 2015."
    ],
    "title": [
      "AMD and Nvidia 20 nm and 16 nm GPUs slightly delayed"
    ],
    "type": null,
    "url": [
      "http://wccftech.com/amd-nvidia-20nm-16nm-delayed/."
    ]
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Nam",
        "given": "G."
      },
      {
        "family": "Banerjee",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "note": [
      "Chapter 13 – Design Closure 333"
    ],
    "pages": [
      "591–596"
    ],
    "title": [
      "Wire delay variability in nanoscale technology and its impact on physical design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ceyhan",
        "given": "A."
      },
      {
        "family": "Naeemi",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2013-11"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "4041–4047,"
    ],
    "title": [
      "Cu/Low-k interconnect technology design and benchmarking for future technology nodes"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Ueno",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "48–49,"
    ],
    "publisher": [
      "IEEE Symposium on VLSI Circuits"
    ],
    "title": [
      "A design methodology realizing an over GHz synthesizable streaming processing unit"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "EETimes"
    ],
    "date": [
      "2002-02"
    ],
    "note": [
      "Accessed on May 2015."
    ],
    "title": [
      "Defining platform-based design"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Graphics",
        "given": "Mentor"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "White Paper"
    ],
    "date": [
      "2014"
    ],
    "note": [
      "Accessed on May 2015."
    ],
    "title": [
      "RTL synthesis for advanced nodes: Realtime designer"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Kommrusch",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "White Paper"
    ],
    "date": [
      "2014"
    ],
    "note": [
      "Accessed on May 2015."
    ],
    "title": [
      "Implementing an efficient RTL clock gating analysis flow at AMD"
    ],
    "type": "article-journal",
    "url": [
      "http://calypto.com/en/blog/2014/04/15/white-paper-implementing-an-efficient-rtl-clock-"
    ]
  },
  {
    "author": [
      {
        "family": "Kosonocky",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Stanford, CA"
    ],
    "title": [
      "Practical power gating and dynamic voltage/frequency scaling issues, Hot Chips"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rodgers",
        "given": "R."
      },
      {
        "family": "Knapp",
        "given": "K."
      },
      {
        "family": "Smith",
        "given": "C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "publisher": [
      "SNUG Silicon Valley"
    ],
    "title": [
      "Floorplanning principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "publisher": [
      "SNUG Silicon Valley"
    ],
    "title": [
      "Gater expansion with a fixed number of levels to minimize skew"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Foley"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Journal of Solid-State Circuits"
    ],
    "date": [
      "2012-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "220–231,"
    ],
    "title": [
      "A low-power integrated x86-64 and graphics processor for mobile computing devices"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Cunningham",
        "given": "P."
      },
      {
        "family": "Swinnen",
        "given": "M."
      },
      {
        "family": "Wilcox",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Electronic Design Processes Workshop"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Clock concurrent optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bhardwaj",
        "given": "S."
      },
      {
        "family": "Rahmat",
        "given": "K."
      },
      {
        "family": "Kucukcakar",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2012"
    ],
    "genre": [
      "US Patent 20120278778,"
    ],
    "title": [
      "Clock-reconvergence pessimism removal in hierarchical static timing analysis"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Jarrar",
        "given": "A."
      },
      {
        "family": "Taylor",
        "given": "K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "EDN Magazine"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "61–64,"
    ],
    "title": [
      "On-chip variation and timing closure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stohr",
        "given": "T."
      },
      {
        "family": "Alt",
        "given": "H."
      },
      {
        "family": "Hetzel",
        "given": "A."
      },
      {
        "family": "Koehl",
        "given": "J."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "211–218"
    ],
    "title": [
      "Analysis, reduction and avoidance of cross talk on VLSI chips"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Bozorgzadeh",
        "given": "E."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "777–790,"
    ],
    "title": [
      "Pattern routing: Use and theory for increasing predictability and avoiding coupling"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "McIntyre",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Journal of Solid-State Circuits"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–13,"
    ],
    "title": [
      "Design of the two-core x86-64 AMD ‘Bulldozer’ module in 32 nm SOI CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Flatresse",
        "given": "P."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "2014-01"
    ],
    "location": [
      "Lausanne, Switzerland"
    ],
    "title": [
      "UTBB FD-SOI: The technology for extreme power efficient SOCs, keynote at the Telecommunications Circuits Laboratory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "343–347"
    ],
    "title": [
      "Death, taxes and failing chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bautz",
        "given": "B."
      },
      {
        "family": "Lokanadham",
        "given": "S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Santa Cruz, CA"
    ],
    "title": [
      "A slew/load-dependent approach to single-variable statistical delay modeling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "CO-DESIGN",
        "given": "S.Y.S.T.E.M.O.N.P.A.C.K.A.G.E.T.E.C.H.N.O.L.O.G.I.E.S.A.S.I.T.I.M.P.A.C.T.S."
      },
      {
        "family": "Tummala",
        "given": "R."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Tentzeris",
        "given": "M.M."
      },
      {
        "family": "Laskar",
        "given": "J."
      },
      {
        "family": "Gee-Kung Chang",
        "given": "S.Sitaraman"
      },
      {
        "family": "Keezer",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Trans. Adv. Pack"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "250–267,"
    ],
    "title": [
      "The SOP for miniaturized, mixed-signal computing, communication, and consumer systems of the next decade"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "CO-DESIGN",
        "given": "D.I.G.I.T.A.L."
      },
      {
        "family": "CO-VERIFICATION",
        "given": "Schaffer"
      },
      {
        "family": "J.T.",
        "given": "A.Glaser"
      },
      {
        "family": "Lipa",
        "given": "S."
      },
      {
        "family": "Franzon",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans. Adv. Pack"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "194–202,"
    ],
    "title": [
      "Chip package codesign of a triple DES processor"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "M."
      },
      {
        "family": "Zheng",
        "given": "L."
      },
      {
        "family": "Etenhunen",
        "given": "H."
      },
      {
        "family": "Varma",
        "given": "C.A."
      },
      {
        "family": "A.K.",
        "given": "A.W.Glaser"
      },
      {
        "family": "Franzon",
        "given": "P.D."
      }
    ],
    "container-title": [
      "Proceedings of the Fifth International Symposium on Quality Electronic Design",
      "IEEE Trans. Adv. Pack"
    ],
    "date": [
      "2004",
      "2005"
    ],
    "pages": [
      "184–189,",
      "96–101,"
    ],
    "title": [
      "Robustness enhancement through chip-package co-design for high-speed electronics",
      "CAD flows for chip-package coverification"
    ],
    "type": "article-journal",
    "volume": [
      "3",
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Muchherla",
        "given": "K.K."
      },
      {
        "family": "Kumar",
        "given": "J.G."
      },
      {
        "family": "EXAMPLES",
        "given": "C.A.M.I.X.E.D.-S.I.G.N.A.L.C.O.-D.E.S.I.G.N."
      },
      {
        "family": "Brebels",
        "given": "S."
      },
      {
        "family": "Ryckaert",
        "given": "J."
      },
      {
        "family": "Come",
        "given": "B."
      },
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Raedt",
        "given": "W.",
        "particle": "De"
      },
      {
        "family": "Beyne",
        "given": "E."
      },
      {
        "family": "Mertens",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings of the Fifth International Symposium on Quality Electronic Design",
      "IEEE Trans. Adv. Pack"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "196–201,",
      "341–351,"
    ],
    "title": [
      "A clustering based area I/O planning for flip-chip technology",
      "SOP integration and codesign of antennas"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Pieters",
        "given": "P."
      },
      {
        "family": "Vasen",
        "given": "K."
      },
      {
        "family": "Diels",
        "given": "W."
      },
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Raedt",
        "given": "W.",
        "particle": "De"
      },
      {
        "family": "Beyne",
        "given": "E."
      },
      {
        "family": "Engles",
        "given": "M."
      },
      {
        "family": "Bolsens",
        "given": "I."
      }
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1583–1597,"
    ],
    "title": [
      "Chip-package codesign of a low-power 5-GHz RF front end, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Nayak",
        "given": "G."
      },
      {
        "family": "Mukund",
        "given": "P.R."
      }
    ],
    "container-title": [
      "Proceedings of the 17th International Conference on VLSI Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Mumbai, India"
    ],
    "pages": [
      "627–630,"
    ],
    "title": [
      "Chip package codesign of a heterogeneously integrated 2.45 GHz, CMOS VCO using embedded passives in a silicon package"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "given": "I.B.I.S."
      },
      {
        "family": "MACROMODELING",
        "given": "O.T.H.E.R."
      },
      {
        "family": "Mutnury",
        "given": "B."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Libous",
        "given": "J."
      }
    ],
    "container-title": [
      "Twelfth Tropical Meeting on Electrical Performance of Electronic Packaging (EPEP 2003"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "title": [
      "Macromodeling of nonlinear I/O drivers using Spline functions and finite time difference approximation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stievano",
        "given": "I."
      },
      {
        "family": "Maio",
        "given": "I."
      },
      {
        "family": "Canavero",
        "given": "F."
      },
      {
        "family": "Siviero",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Trans. Adv. Pack"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "189–196,"
    ],
    "title": [
      "Parametric macromodels of differential drivers and receivers, in Advanced packaging"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Varma",
        "given": "A."
      },
      {
        "family": "Glaser",
        "given": "A."
      },
      {
        "family": "Lipa",
        "given": "S."
      },
      {
        "family": "Steer",
        "given": "M."
      },
      {
        "family": "Franzon",
        "given": "P."
      }
    ],
    "container-title": [
      "Proceedings of IEEE Electrical Performance of Electronic Packaging"
    ],
    "date": [
      "2003-10"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "pages": [
      "177–280"
    ],
    "title": [
      "The development of a macromodeling tool to develop IBIS models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "T."
      },
      {
        "family": "Steer",
        "given": "M.B."
      },
      {
        "family": "Franzon",
        "given": "P.D."
      }
    ],
    "container-title": [
      "IEEE Trans. CPMT"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "8"
    ],
    "note": [
      "Chapter 14 – Tools for Chip-Package Co-Design 347 3D-ICS: Chan, V., P. Chan, and M. Chan, Three-dimensional CMOS SOI integrated circuit using high-temperature"
    ],
    "pages": [
      "1240–1249,"
    ],
    "title": [
      "Accurate and scalable IO buffer macromodle based on surrogate modeling"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "container-title": [
      "Dev. IEEE Trans"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1394–1399,"
    ],
    "title": [
      "metal-induced lateral crystallization, Elect"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wei",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "CO-DESIGN",
        "given": "C.A.T.H.E.R.M.A.L."
      },
      {
        "family": "Shadron",
        "given": "K."
      }
    ],
    "container-title": [
      "in thermal and thermomechanical phenomena in electronic systems, 2004, ITHERM 2004, The Ninth Intersociety Conference",
      "ICCAD"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "306–313,",
      "729–730"
    ],
    "title": [
      "A thermal-driven floorplanning algorithm for 3D ICs",
      "The importance of computer architecture in microprocessor thermal design"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "FINDING",
        "given": "P.A.T.H."
      },
      {
        "family": "Martin",
        "given": "B."
      },
      {
        "family": "Han",
        "given": "K."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      }
    ],
    "container-title": [
      "Electronics Technology and Components Conference (ECTC"
    ],
    "date": [
      "2015-06"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "A path finding based SI design methodology for 3D integration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Priyadarshi",
        "given": "S."
      },
      {
        "family": "Davis",
        "given": "W.R."
      },
      {
        "family": "Steer",
        "given": "M.B."
      },
      {
        "family": "Franzon",
        "given": "P.D."
      }
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "2014-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1159–1168,"
    ],
    "title": [
      "Thermal pathfinding for 3-D ICs, components, packaging and manufacturing technology"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Han",
        "given": "K."
      }
    ],
    "date": [
      "2013"
    ],
    "publisher": [
      "World Scientific Publishing Company"
    ],
    "title": [
      "Chapter 1: Design and modeling for 3D ICs and interposers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "M.U.L.T.I.-S.C.A.L.E."
      },
      {
        "family": "MULTI-PHYSICS",
        "given": "Park"
      },
      {
        "family": "S.J.",
        "given": "N.Natu"
      },
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Lee",
        "given": "B."
      },
      {
        "family": "Lee",
        "given": "S.M."
      },
      {
        "family": "Ryu",
        "given": "W."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "container-title": [
      "Electrical Performance of Electronic Packaging and Systems Conference"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "69–70,"
    ],
    "publisher": [
      "CA"
    ],
    "title": [
      "Timing analysis for thermally robust clock distribution network design for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Han",
        "given": "K."
      }
    ],
    "date": [
      "2013"
    ],
    "publisher": [
      "World Scientific Publishing Company"
    ],
    "title": [
      "Design and modeling for 3D ICs and interposers"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bales",
        "given": "M."
      }
    ],
    "citation-number": [
      "Bales03"
    ],
    "container-title": [
      "Electronic Design Processes 2003 Workshop"
    ],
    "date": [
      "2003-04"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Facilitating EDA flow interoperability with the OpenAccess design database"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Barnes"
      },
      {
        "family": "D.",
        "given": "Harrison"
      },
      {
        "family": "A.R.",
        "given": "Newton"
      },
      {
        "family": "R",
        "given": "Spickelmier"
      }
    ],
    "citation-number": [
      "Barnes92"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Electronic CAD Frameworks"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Bingley"
      },
      {
        "family": "Bosch O.",
        "particle": "ten"
      },
      {
        "family": "Wolf P",
        "particle": "van der"
      }
    ],
    "citation-number": [
      "Bingley92"
    ],
    "container-title": [
      "Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "Incorporating design flow management in a framework based CAD system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blanchard",
        "given": "T."
      }
    ],
    "citation-number": [
      "Blanchard03"
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Assessment of the OpenAccess standard: Insights on the new EDA industry standard from Hewlett-Packard, a beta partner and contributing developer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brevard",
        "given": "L."
      }
    ],
    "citation-number": [
      "Brevard03"
    ],
    "container-title": [
      "Electronic Design Processes Workshop 2003"
    ],
    "date": [
      "2003-04"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Introduction to Milkyway"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "R.G.",
        "given": "Bushroe"
      },
      {
        "family": "S.",
        "given": "DasGupta"
      },
      {
        "family": "A.",
        "given": "Dengi"
      },
      {
        "family": "P.",
        "given": "Fisher"
      },
      {
        "family": "S.",
        "given": "Grout"
      },
      {
        "family": "G.",
        "given": "Ledenbach"
      },
      {
        "family": "N.S",
        "given": "Nagaraj"
      },
      {
        "family": "R",
        "given": "Steele"
      }
    ],
    "citation-number": [
      "Bushroe97"
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "1997-04"
    ],
    "location": [
      "Napa Valley, CA"
    ],
    "title": [
      "Chip hierarchical design system (CHDS): A foundation for timing-driven physical design into the 21st century"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "F.L.",
        "given": "Chan"
      },
      {
        "family": "M.D.",
        "given": "Spiller"
      },
      {
        "family": "A.R",
        "given": "Newton"
      }
    ],
    "citation-number": [
      "Chan98"
    ],
    "container-title": [
      "Proceedings of the 35th Conference on Design Automation"
    ],
    "date": [
      "1998-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "WELD—An environment for web-based electronic design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "G.",
        "given": "Chin"
      },
      {
        "family": "Dietrich W.",
        "given": "Boning D.",
        "suffix": "Jr."
      },
      {
        "family": "A.",
        "given": "Wong"
      },
      {
        "family": "A.",
        "given": "Neureuther"
      },
      {
        "family": "R",
        "given": "Dutton"
      }
    ],
    "citation-number": [
      "Chin91"
    ],
    "container-title": [
      "Proceedings of the 28th Conference on Design Automation"
    ],
    "date": [
      "1991-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Linking TCAD to EDA—Benefits and issues"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Cottrell"
      },
      {
        "family": "T",
        "given": "Grebinski"
      }
    ],
    "citation-number": [
      "Cottrell03"
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Interoperability beyond design: Sharing knowledge between design and manufacturing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Crawford",
        "given": "J."
      }
    ],
    "citation-number": [
      "Crawford84"
    ],
    "container-title": [
      "Proceedings of the 21st Conference on Design Automation"
    ],
    "date": [
      "1984-06"
    ],
    "location": [
      "Albuquerque, NM"
    ],
    "title": [
      "An electronic design interchange format"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Darringer"
      },
      {
        "family": "J",
        "given": "Morrell"
      }
    ],
    "citation-number": [
      "Darringer03"
    ],
    "container-title": [
      "Electronic Design Processes 2003 Workshop"
    ],
    "date": [
      "2003-04"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Design systems evolution and the need for a standard data model"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Eurich",
        "given": "J."
      }
    ],
    "citation-number": [
      "Eurich86"
    ],
    "container-title": [
      "Proceedings of the 23rd Conference on Design Automation"
    ],
    "date": [
      "1986-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "A tutorial introduction to the electronic design interchange format"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Filer"
      },
      {
        "family": "M.",
        "given": "Brown"
      },
      {
        "family": "Z",
        "given": "Moosa"
      },
      {
        "family": "W.",
        "given": "Grobman"
      },
      {
        "family": "R.",
        "given": "Boone"
      },
      {
        "family": "C.",
        "given": "Philbin"
      },
      {
        "family": "B",
        "given": "Jarvis"
      }
    ],
    "citation-number": [
      "Filer94"
    ],
    "container-title": [
      "Proceedings of the Conference on European Design Automation",
      "International Symposium on Physical Design"
    ],
    "date": [
      "1994-09",
      "2001-04"
    ],
    "location": [
      "Grenoble, France",
      "Sonoma County, CA"
    ],
    "pages": [
      "01–1"
    ],
    "title": [
      "Integrating CAD tools into a framework environment using a flexible and adaptable procedural interface",
      "Reticle enhancement technology trends: Resource and manufacturability implications for the implementation of physical designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "W.",
        "given": "Grobman"
      },
      {
        "family": "M.",
        "given": "Thompson"
      },
      {
        "family": "R.",
        "given": "Wang"
      },
      {
        "family": "C.",
        "given": "Yuan"
      },
      {
        "family": "R.",
        "given": "Tian"
      },
      {
        "family": "E",
        "given": "Demircan"
      }
    ],
    "citation-number": [
      "Grobman01-2"
    ],
    "container-title": [
      "Proceedings of the 38th Conference on Design Automation"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "Reticle enhancement technology: Implications and challenges for physical design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Harrison"
      },
      {
        "family": "P.",
        "given": "Moore"
      },
      {
        "family": "R.",
        "given": "Spickelmier"
      },
      {
        "family": "A.R",
        "given": "Newton"
      }
    ],
    "citation-number": [
      "Harrison86"
    ],
    "container-title": [
      "Proceedings of the 1986 IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1986-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "Data management and graphics editing in the Berkeley design environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Infante"
      },
      {
        "family": "D.",
        "given": "Bracken"
      },
      {
        "family": "B.",
        "given": "McCalla"
      },
      {
        "family": "S.",
        "given": "Yamakoshi"
      },
      {
        "family": "E",
        "given": "Cohen"
      }
    ],
    "citation-number": [
      "Infante78"
    ],
    "container-title": [
      "Proceedings of the 15th Conference on Design Automation"
    ],
    "date": [
      "1978-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "An interactive graphics system for the design of integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K.H.",
        "given": "Keller"
      },
      {
        "family": "A.R.",
        "given": "Newton"
      },
      {
        "family": "S",
        "given": "Ellis"
      }
    ],
    "citation-number": [
      "Keller82"
    ],
    "container-title": [
      "Proceedings of the 19th Conference on Design Automation"
    ],
    "date": [
      "1982-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "A symbolic design system for integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Khang"
      },
      {
        "family": "I",
        "given": "Markov"
      }
    ],
    "citation-number": [
      "Khang03"
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Impact of interoperability on CADIP reuse: An academic viewpoint"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "L.-C.",
        "given": "Liu"
      },
      {
        "family": "P.-C.",
        "given": "Wu"
      },
      {
        "family": "C.-H",
        "given": "Wu"
      }
    ],
    "citation-number": [
      "Liu90"
    ],
    "container-title": [
      "Proceedings of the 27th Conference on Design Automation"
    ],
    "date": [
      "1990-06"
    ],
    "location": [
      "Orland, FL"
    ],
    "title": [
      "Design data management in a CAD framework environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Mallis"
      },
      {
        "family": "E",
        "given": "Leavitt"
      }
    ],
    "citation-number": [
      "Mallis03"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "OpenAccess: The Standard API for Rapid EDA Tool Integration, Silicon Integration Initiative"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "S.N.",
        "given": "Adya"
      },
      {
        "family": "M.C.",
        "given": "Yildiz"
      },
      {
        "family": "I.L.",
        "given": "Markov"
      },
      {
        "family": "P.G.",
        "given": "Villarrubia"
      },
      {
        "family": "P.H",
        "given": "Parakh P.N.Madden"
      }
    ],
    "citation-number": [
      "Markov02"
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2002-04"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Benchmarking for large-scale placement and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Mitsuhashi"
      },
      {
        "family": "T.",
        "given": "Chiba"
      },
      {
        "family": "M.",
        "given": "Takashima"
      },
      {
        "family": "K",
        "given": "Yoshida"
      }
    ],
    "citation-number": [
      "Mitsuhashi80"
    ],
    "container-title": [
      "Proceedings of the 17th Conference on Design Automation"
    ],
    "date": [
      "1980-06"
    ],
    "location": [
      "Minneapolis, MN"
    ],
    "title": [
      "Integrated mask artwork analysis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nash",
        "given": "D."
      }
    ],
    "citation-number": [
      "Nash78"
    ],
    "container-title": [
      "Proceedings of the 15th Conference on Design Automation"
    ],
    "date": [
      "1978-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "Topics in design automation data bases"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "OAC03"
    ],
    "date": [
      "2003-06"
    ],
    "title": [
      "Silicon Integration Initiative, OpenAccess: Goals and Status"
    ],
    "type": null,
    "url": [
      "https://www.si2.org/events_dir/2003/"
    ]
  },
  {
    "author": [
      {
        "family": "R.H.J.M.",
        "given": "Otten"
      },
      {
        "family": "R.",
        "given": "Camposano"
      },
      {
        "family": "P.R",
        "given": "Groeneveld"
      }
    ],
    "citation-number": [
      "Otten03"
    ],
    "container-title": [
      "Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "2002-03"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "Design automation for deepsubmicron: Present and future"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Ousterhout"
      },
      {
        "family": "G.",
        "given": "Hamachi"
      },
      {
        "family": "R.",
        "given": "Mayo"
      },
      {
        "family": "W.",
        "given": "Scott"
      },
      {
        "family": "G",
        "given": "Taylor"
      }
    ],
    "citation-number": [
      "Ousterhout84"
    ],
    "container-title": [
      "Proceedings of the 21st Conference on Design Automation"
    ],
    "date": [
      "1984-06"
    ],
    "location": [
      "Albuquerque, NM"
    ],
    "title": [
      "Magic: A VLSI layout system"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "Pillar95"
    ],
    "container-title": [
      "Personal Communication"
    ],
    "date": [
      "1995-09"
    ],
    "title": [
      "High Level Design Systems, Pillar Language Manual, Version 3.2"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "M.A",
        "given": "Riepe"
      }
    ],
    "citation-number": [
      "Riepe03"
    ],
    "container-title": [
      "Electronic Design Processes 2003 Workshop"
    ],
    "date": [
      "2003-04"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Interoperability, datamodels, and databases"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Roberts"
      },
      {
        "family": "T.",
        "given": "Baker"
      },
      {
        "family": "D",
        "given": "Jerome"
      }
    ],
    "citation-number": [
      "Roberts81"
    ],
    "container-title": [
      "Proceedings of the 18th Conference on Design Automation"
    ],
    "date": [
      "1981-06"
    ],
    "location": [
      "Nashville, TN"
    ],
    "title": [
      "A vertically organized computer-aided design database"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Rodman"
      },
      {
        "family": "R.",
        "given": "Collett"
      },
      {
        "family": "L.",
        "given": "Lev"
      },
      {
        "family": "P.",
        "given": "Groeneveld"
      },
      {
        "family": "L.",
        "given": "Lev"
      },
      {
        "family": "N.",
        "given": "Nettleton"
      },
      {
        "family": "Hoven L",
        "particle": "van den"
      }
    ],
    "citation-number": [
      "Rodman02"
    ],
    "container-title": [
      "Proceedings of the 39th Conference on Design Automation"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "title": [
      "Tools or users: Which is the bigger bottleneck?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.B",
        "given": "Rosenberg"
      }
    ],
    "citation-number": [
      "Rosenberg85"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1985-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "53–67,"
    ],
    "title": [
      "Geographical data structures compared: A study of data structures supporting region queries"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "J."
      }
    ],
    "citation-number": [
      "Santos02"
    ],
    "container-title": [
      "OpenAccess 2002 Conference"
    ],
    "date": [
      "2002-04"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "OpenAccess architecture and design philosophy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "J."
      },
      {
        "family": "B.",
        "given": "Schürmann"
      },
      {
        "family": "J",
        "given": "Altmeyer"
      }
    ],
    "citation-number": [
      "Santos03"
    ],
    "container-title": [
      "OpenAccess 2003 Conference",
      "Proceedings of the 34th Conference on Design Automation"
    ],
    "date": [
      "2003-04",
      "1997-06"
    ],
    "location": [
      "San Jose, CA",
      "Anaheim, CA"
    ],
    "note": [
      "370 References [Schurmann97"
    ],
    "title": [
      "Overview of OpenAccess: The next-generation database for IC design",
      "Modeling design tasks and tools—The link between product and flow model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Silva"
      },
      {
        "family": "D.",
        "given": "Gedye"
      },
      {
        "family": "R.",
        "given": "Katz"
      },
      {
        "family": "R",
        "given": "Newton"
      }
    ],
    "citation-number": [
      "Silva89"
    ],
    "container-title": [
      "Proceedings of the 26th Conference on Design Automation"
    ],
    "date": [
      "1989-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "Protection and versioning for OCT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "N.V.",
        "given": "Shenoy"
      },
      {
        "family": "W",
        "given": "Nicholls"
      }
    ],
    "citation-number": [
      "Shenoy02"
    ],
    "container-title": [
      "Proceedings of the 39th Conference on Design Automation"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "title": [
      "An efficient routing database"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "W.D.",
        "given": "Smith"
      },
      {
        "family": "D.",
        "given": "Duff"
      },
      {
        "family": "M.",
        "given": "Dragomirecky"
      },
      {
        "family": "J.",
        "given": "Caldwell"
      },
      {
        "family": "M.",
        "given": "Hartman"
      },
      {
        "family": "J.",
        "given": "Jasica"
      },
      {
        "family": "M.A",
        "particle": "d’Abreu"
      }
    ],
    "citation-number": [
      "Smith89"
    ],
    "container-title": [
      "Proceedings of the 26th Conference on Design Automation"
    ],
    "date": [
      "1989-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "FACE core environment: The model and its application in CAE/CAD tool development"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Soukup",
        "given": "J."
      }
    ],
    "citation-number": [
      "Soukup90"
    ],
    "container-title": [
      "Proceedings of the 27th Conference on Design Automation"
    ],
    "date": [
      "1990-06"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "Organized C: A unified method of handling data in CAD algorithms and databases"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Spiller"
      },
      {
        "family": "A.R",
        "given": "Newton"
      }
    ],
    "citation-number": [
      "Spiller97"
    ],
    "container-title": [
      "Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "EDA and the network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolf P.",
        "particle": "van der"
      },
      {
        "family": "Leuken T.G.R",
        "particle": "van"
      }
    ],
    "citation-number": [
      "VanDerWolf88"
    ],
    "container-title": [
      "Proceedings of the 25th Conference on Design Automation"
    ],
    "date": [
      "1988-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Object type oriented data modeling for VLSI data management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilmore",
        "given": "J."
      }
    ],
    "citation-number": [
      "Wilmore79"
    ],
    "container-title": [
      "Proceedings of the 16th Conference on Design Automation"
    ],
    "date": [
      "1979-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "The design of an efficient data base to support an interactive LSI layout system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Z.",
        "given": "Xiu"
      },
      {
        "family": "D.",
        "given": "Papa"
      },
      {
        "family": "P.",
        "given": "Chong"
      },
      {
        "family": "C.",
        "given": "Albrecht"
      },
      {
        "family": "A.",
        "given": "Kuehlmann"
      },
      {
        "family": "R.A.",
        "given": "Rutenbar"
      },
      {
        "family": "I.L",
        "given": "Markov"
      }
    ],
    "citation-number": [
      "Xiu05"
    ],
    "container-title": [
      "ACM International Symposium on Physical Design"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "PD05)"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "94–100"
    ],
    "title": [
      "Early research experience with OpenAccess gear: An open source development environment for physical design"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Bertolino"
      },
      {
        "family": "G.",
        "given": "Jinghua"
      },
      {
        "family": "E.",
        "given": "Marchetti"
      },
      {
        "family": "A",
        "given": "Polini"
      }
    ],
    "citation-number": [
      "Bertolino07"
    ],
    "container-title": [
      "Second International Workshop on Automation of Software Test"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Minneapolis, MN"
    ],
    "title": [
      "Automatic test data generation for XML schema-based partition testing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Blanchard",
        "given": "T."
      }
    ],
    "citation-number": [
      "Blanchard03"
    ],
    "container-title": [
      "Proceedings of the Fourth International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Assessment of the OpenAccess standard: Insights on the new EDA industry standard from Hewlett-Packard, a beta partner and contributing developer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Carver"
      },
      {
        "family": "A.",
        "given": "Mathur"
      },
      {
        "family": "L.",
        "given": "Sharma"
      },
      {
        "family": "P.",
        "given": "Subbarao"
      },
      {
        "family": "S.",
        "given": "Urish"
      },
      {
        "family": "W",
        "given": "Qi"
      }
    ],
    "citation-number": [
      "Carver12"
    ],
    "date": [
      "2012"
    ],
    "publisher": [
      "Design & Test of Computers, IEEE"
    ],
    "title": [
      "Low-Power Design Using the Si2 Common Power Format"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cirstea",
        "given": "M."
      }
    ],
    "citation-number": [
      "Cirstea07"
    ],
    "container-title": [
      "IEEE International Symposium on Industrial Electronics"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Montreal, Quebec, Canada"
    ],
    "title": [
      "VHDL for industrial electronic systems integrated development"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.R.",
        "given": "Cottrell"
      },
      {
        "family": "T.J",
        "given": "Grebinski"
      }
    ],
    "citation-number": [
      "Cottrell03"
    ],
    "container-title": [
      "Proceedings of the Fourth International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Interoperability beyond design: Sharing knowledge between design and manufacturing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ferguson",
        "given": "J."
      }
    ],
    "citation-number": [
      "Ferguson03"
    ],
    "container-title": [
      "Proceedings of the Third IEEE International Workshop on System-on-Chip for Real-Time Applications"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Calgary, Alberta, Canada"
    ],
    "title": [
      "The glue in a confident SoC flow"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Gibson"
      },
      {
        "family": "L.",
        "given": "Ziyang"
      },
      {
        "family": "F.",
        "given": "Pikus"
      },
      {
        "family": "S",
        "given": "Srinivasan"
      }
    ],
    "citation-number": [
      "Gibson10"
    ],
    "container-title": [
      "11th International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "A framework for logic-aware layout analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "V.",
        "given": "Gourisetty"
      },
      {
        "family": "H.",
        "given": "Mahmoodi"
      },
      {
        "family": "V.",
        "given": "Melikyan"
      },
      {
        "family": "E.",
        "given": "Babayan"
      },
      {
        "family": "R.",
        "given": "Goldman"
      },
      {
        "family": "K.",
        "given": "Holcomb"
      },
      {
        "family": "T",
        "given": "Wood"
      }
    ],
    "citation-number": [
      "Gourisetty13"
    ],
    "container-title": [
      "Third Interdisciplinary Engineering Design Education Conference (IEDEC"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "Low power design flow based on Unified Power Format and Synopsys tool chain"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Guiney"
      },
      {
        "family": "E",
        "given": "Leavitt"
      }
    ],
    "citation-number": [
      "Guiney06"
    ],
    "container-title": [
      "Asia and South Pacific Conference on Design Automation"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "An introduction to openaccess an open source data model and API for IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Hazra"
      },
      {
        "family": "S.",
        "given": "Mitra"
      },
      {
        "family": "P.",
        "given": "Dasgupta"
      },
      {
        "family": "A.",
        "given": "Pal"
      },
      {
        "family": "B.",
        "given": "Debabrata"
      },
      {
        "family": "K",
        "given": "Guha"
      }
    ],
    "citation-number": [
      "Hazra10"
    ],
    "container-title": [
      "47th ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Karmann"
      },
      {
        "family": "W",
        "given": "Ecker"
      }
    ],
    "citation-number": [
      "Karmann13"
    ],
    "container-title": [
      "23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Karlsuhe"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Germany"
    ],
    "title": [
      "The semantic of the power intent format UPF: Consistent power modeling from system level to implementation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Karunaratne"
      },
      {
        "family": "A.",
        "given": "Sagahyroon"
      },
      {
        "family": "A",
        "given": "Weerakkody"
      }
    ],
    "citation-number": [
      "Karunaratne04"
    ],
    "container-title": [
      "Canadian Conference on Electrical and Computer Engineering, Niagara Falls"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Ontario, Canada"
    ],
    "title": [
      "An advanced library format for ASIC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "T.",
        "given": "Kazmierski"
      },
      {
        "family": "X.Q",
        "given": "Yang"
      }
    ],
    "citation-number": [
      "Kazmierski03"
    ],
    "container-title": [
      "Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "A secure web-based framework for electronic system level design, Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.S.",
        "given": "Lakshmi"
      },
      {
        "family": "P.",
        "given": "Vaya"
      },
      {
        "family": "S",
        "given": "Venkataramanan"
      }
    ],
    "citation-number": [
      "Lakshmi11"
    ],
    "container-title": [
      "Third International Conference on Electronics Computer Technology (ICECT"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Kanyakumari, India"
    ],
    "title": [
      "Power management in SoC using CPF"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y.",
        "given": "Li"
      },
      {
        "family": "Y.F.",
        "given": "Wang"
      },
      {
        "family": "X.F.",
        "given": "Xu"
      },
      {
        "family": "G.",
        "given": "Chen"
      },
      {
        "family": "Y.",
        "given": "Chen"
      },
      {
        "family": "D.H",
        "given": "Guo"
      }
    ],
    "citation-number": [
      "Li09"
    ],
    "container-title": [
      "Third International Conference on Anti-counterfeiting, Security, and Identification in Communication"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Hong Kong, China"
    ],
    "title": [
      "Implementation of web-based platform for IC design and project management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Madec"
      },
      {
        "family": "F.",
        "given": "Pecheux"
      },
      {
        "family": "Y.",
        "given": "Gendrault"
      },
      {
        "family": "L.",
        "given": "Bauer"
      },
      {
        "family": "J.",
        "given": "Haiech"
      },
      {
        "family": "C",
        "given": "Lallement"
      }
    ],
    "citation-number": [
      "Madec13"
    ],
    "container-title": [
      "IEEE Biomedical Circuits and Systems Conference (BioCAS"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Rotterdam, the Netherlands"
    ],
    "title": [
      "EDA inspired opensource framework for synthetic biology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Mercier"
      },
      {
        "family": "T.",
        "given": "Dao"
      },
      {
        "family": "H.",
        "given": "Flechner"
      },
      {
        "family": "B.",
        "given": "Jean"
      },
      {
        "family": "D.B.",
        "given": "Oscar"
      },
      {
        "family": "P.K",
        "given": "Aum"
      }
    ],
    "citation-number": [
      "Mercier03"
    ],
    "container-title": [
      "Eighth International Symposium Plasma- and Process-Induced Damage"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Corbeil-Essonnes, France"
    ],
    "title": [
      "Process induced damages from various integrated circuit interconnection designs—Limitations of antenna rule under practical integrated circuit layout practice"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ofek",
        "given": "H."
      }
    ],
    "citation-number": [
      "Ofek06"
    ],
    "container-title": [
      "Asia and South Pacific Conference on Design Automation"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "EDA vendor adoption"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Pangrle"
      },
      {
        "family": "J.",
        "given": "Biggs"
      },
      {
        "family": "C.",
        "given": "Clavel"
      },
      {
        "family": "O.",
        "given": "Domerego"
      },
      {
        "family": "K.",
        "given": "Just"
      },
      {
        "family": "UPF",
        "given": "Beyond"
      },
      {
        "given": "C.P.F."
      }
    ],
    "citation-number": [
      "Pangrle11"
    ],
    "container-title": [
      "Design, Automation & Test in Europe Conference & Exhibition (DATE"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Grenoble, France"
    ],
    "title": [
      "Low-power design and verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.A.",
        "given": "Papa"
      },
      {
        "family": "I.L.",
        "given": "Markov"
      },
      {
        "family": "P",
        "given": "Chong"
      }
    ],
    "citation-number": [
      "Papa06"
    ],
    "container-title": [
      "Asia and South Pacific Conference on Design Automation"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "Utility of the OpenAccess database in academic research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "W.K.",
        "given": "Seng"
      },
      {
        "family": "S.",
        "given": "Palaniappan"
      },
      {
        "family": "N.A",
        "given": "Yahaya"
      }
    ],
    "citation-number": [
      "Seng05"
    ],
    "container-title": [
      "Proceedings of the 16th International Workshop on Database and Expert Systems Applications"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Copenhagen, Denmark"
    ],
    "title": [
      "A framework for collaborative graphical based design environments"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Compiler",
        "given": "I.C.",
        "suffix": "II"
      }
    ],
    "citation-number": [
      "SNPS14"
    ],
    "genre": [
      "Synopsys White Paper,"
    ],
    "title": [
      "Building a scalable platform to enable the next 10X in physical design"
    ],
    "type": null,
    "url": [
      "https://www.synopsys.com/cgi-bin/imp/pdfdla/pdfr1.cgi?file=iccii_infrastructure_wp.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Tong"
      },
      {
        "family": "J.",
        "given": "Bian"
      },
      {
        "family": "H",
        "given": "Wang"
      }
    ],
    "citation-number": [
      "Tong06"
    ],
    "container-title": [
      "10th International Conference on Computer Supported Cooperative Work in Design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Nanjing, China"
    ],
    "title": [
      "Universal data model platform: The data-centric evolution for system level codesign"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y.",
        "given": "Hua"
      },
      {
        "family": "W.",
        "given": "Wen-Quan"
      },
      {
        "family": "L",
        "given": "Zhong"
      }
    ],
    "citation-number": [
      "Yu10"
    ],
    "container-title": [
      "International Conference of Information Science and Management Engineering (ISME"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Xi’an, China"
    ],
    "title": [
      "General toolkit for discrete estimation of distribution algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1."
    ],
    "title": [
      "See www.<companyname>.com for commercial tools and architecture information"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1999-02"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Architecture and CAD for Deep-Submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 21st ACM International Symposium on FPGAs"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "147–156"
    ],
    "title": [
      "Architectural enhancements in Stratix V"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings Seventh International Symposium on FPGAs"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "175–184"
    ],
    "title": [
      "Automatic generation of FPGA routing architectures from high-level descriptions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ACM Transactions Reconfigurable Technology and Systems"
    ],
    "date": [
      "2014-06"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "VTR 7.0: Next generation architecture and CAD system for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Yan",
        "given": "A."
      },
      {
        "family": "Cheng",
        "given": "R."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the 10th International Symposium on FPGAs"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "147–156"
    ],
    "title": [
      "On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools and techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 11th International Symposium on FPGAs"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "175–184"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the Eighth International Symposium on FPGAs"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "171–178"
    ],
    "title": [
      "SMAP: Heterogeneous technology mapping for FPGAs with embedded memory arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Karchmer",
        "given": "D."
      },
      {
        "family": "Archell",
        "given": "B."
      },
      {
        "family": "Govig",
        "given": "J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the 13th International Symposium FPGAs"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "174–183"
    ],
    "title": [
      "Efficient static timing analysis and applications using edge masks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Poon",
        "given": "K."
      },
      {
        "family": "Yan",
        "given": "A."
      },
      {
        "family": "Wilton",
        "given": "S.J.E."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Digital Systems"
    ],
    "date": [
      "2005-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "279–302,"
    ],
    "title": [
      "A flexible power model for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "given": "Conference"
      }
    ],
    "citation-number": [
      "11."
    ],
    "type": null,
    "url": [
      "websites: www.isfpga.org, www.fccm.org, www.fpl.org, www.icfpt.org."
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufman"
    ],
    "title": [
      "Reconfigurable Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "P."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Foundations and Trends in Electronic Design Automation"
    ],
    "date": [
      "2006-10"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "195–330,"
    ],
    "title": [
      "FPGA design automation: A survey"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Khouja",
        "given": "A."
      },
      {
        "family": "Giomi",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2016"
    ],
    "editor": [
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Martin",
        "given": "G.E."
      },
      {
        "family": "Scheffer",
        "given": "L.K."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "Taylor & Francis Group"
    ],
    "title": [
      "Logic synthesis, Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Logic Synthesis for Field-Programmable Gate Arrays"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "Proceedings of the Communications Design Conference"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "SYNTHESIS: HLS 17. Berkeley Design Technology Inc., Evaluating FPGAs for communication infrastructure applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lockwood",
        "given": "J."
      },
      {
        "family": "Naufel",
        "given": "N."
      },
      {
        "family": "Turner",
        "given": "J."
      },
      {
        "family": "Taylor",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the Ninth International Symposium FPGAs"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "87–93"
    ],
    "title": [
      "Reprogrammable network packet processing on the Field-Programmable Port Extender (FPX"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "C."
      },
      {
        "family": "Brebner",
        "given": "G."
      },
      {
        "family": "Schelle",
        "given": "G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Mapping a domain-specific language to a platform FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "20."
    ],
    "note": [
      "Maxeler Technologies,"
    ],
    "type": null,
    "url": [
      "https://www.maxeler.com/."
    ]
  },
  {
    "citation-number": [
      "21."
    ],
    "publisher": [
      "Impulse Accelerated Technologies"
    ],
    "type": "book",
    "url": [
      "http://www.impulseaccelerated.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Auerbach",
        "given": "J."
      },
      {
        "family": "Bacon",
        "given": "D."
      },
      {
        "family": "Cheng",
        "given": "P."
      },
      {
        "family": "Rabbah",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Languages and Applications"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "89–108"
    ],
    "title": [
      "Lime: A Java-compatible and synthesizable language for heterogeneous architectures, in Object-Oriented Programming, Systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Grotker",
        "given": "T."
      },
      {
        "family": "Liau",
        "given": "S."
      },
      {
        "family": "Martin",
        "given": "G."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "System Design with SystemC"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "24."
    ],
    "publisher": [
      "Bluespec Inc"
    ],
    "type": "book",
    "url": [
      "http://www.bluespec.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zou",
        "given": "Y."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "ACM Transactions on Reconfigurable Technology and Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "17 1–17 29,"
    ],
    "title": [
      "FPGA-based hardware acceleration of lithographic aerial image simulation"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Occupational Outlook Handbook 2010–2011"
    ],
    "date": [
      "2010"
    ],
    "edition": [],
    "title": [
      "United States Bureau of Labor Statistics"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of IEEE International SOC Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "199–202"
    ],
    "title": [
      "Platform-based behavior-level and system-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "28."
    ],
    "date": [
      "2014"
    ],
    "title": [
      "Xilinx Vivado High-Level Synthesis"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/design-tools/vivado/integration/esl-design/,"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "C."
      },
      {
        "family": "Neuendorffer",
        "given": "S."
      },
      {
        "family": "Noguera",
        "given": "J."
      },
      {
        "family": "Vissers",
        "given": "K."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "473–491,"
    ],
    "title": [
      "High-level synthesis for FPGAs: From prototyping to deployment"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Singh",
        "given": "D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "297–304"
    ],
    "title": [
      "Fractal video compression in OpenCL: An evaluation of CPUs, GPUs, and FPGAs as acceleration platforms"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "31."
    ],
    "date": [
      "2014"
    ],
    "title": [
      "Altera SDK for OpenCL"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/products/software/opencl/opencl-index.html,"
    ]
  },
  {
    "author": [
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Lhairech-Lebreton",
        "given": "G."
      },
      {
        "family": "Heller",
        "given": "D."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation and Test in Europe"
    ],
    "date": [
      "2010"
    ],
    "publisher": [
      "University Booth"
    ],
    "title": [
      "GAUT—A free and open source highlevel synthesis tool"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zheng",
        "given": "H."
      }
    ],
    "citation-number": [
      "33."
    ],
    "title": [
      "Shang high-level synthesis"
    ],
    "type": null,
    "url": [
      "https://github.com/OpenEDA/Shang/."
    ]
  },
  {
    "author": [
      {
        "family": "Villarreal",
        "given": "J."
      },
      {
        "family": "Park",
        "given": "A."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Halstead",
        "given": "R."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "127–134"
    ],
    "title": [
      "Designing modular hardware accelerators in C with ROCCC 2.0"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pilato",
        "given": "C."
      },
      {
        "family": "Ferrandi",
        "given": "F."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "ACM/IEEE Design Automation and Test in Europe"
    ],
    "date": [
      "2012"
    ],
    "publisher": [
      "University Booth"
    ],
    "title": [
      "Bambu: A free framework for the high-level synthesis of complex applications"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nane",
        "given": "R."
      },
      {
        "family": "Sima",
        "given": "V."
      },
      {
        "family": "Olivier",
        "given": "B."
      },
      {
        "family": "Meeuws",
        "given": "R."
      },
      {
        "family": "Yankova",
        "given": "Y."
      },
      {
        "family": "Bertels",
        "given": "K."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "619–622"
    ],
    "title": [
      "DWARV 2.0: A CoSy-based C-to-VHDL hardware compiler"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Aldham",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "V."
      },
      {
        "family": "Kammoona",
        "given": "A."
      },
      {
        "family": "Czajkowski",
        "given": "T."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J.LegUp"
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Open source high-level synthesis for FPGA-based processor/accelerator systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Lattner",
        "given": "C."
      },
      {
        "family": "Adve",
        "given": "V."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "International Symposium on Code Generation and Optimization"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "75–88"
    ],
    "title": [
      "LLVM: A compilation framework for lifelong program analysis & transformation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "433–438"
    ],
    "title": [
      "An efficient and versatile scheduling algorithm based on SDC formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "C."
      },
      {
        "family": "Che",
        "given": "Y."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Hsu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "499–504"
    ],
    "title": [
      "Data path allocation based on bipartite weighted matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hadjis",
        "given": "S."
      },
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Nam",
        "given": "K."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Czajkowski",
        "given": "T."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "111–114"
    ],
    "title": [
      "Impact of FPGA architecture on resource sharing in high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE/ACM Design Automation and Test in Europe Conference"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "194–197"
    ],
    "title": [
      "Multi-pumping for resource reduction in FPGA high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Q."
      },
      {
        "family": "Lian",
        "given": "R."
      },
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Xi",
        "given": "R."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE International Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "89–96"
    ],
    "title": [
      "The effect of compiler optimizations on high-level synthesis for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (FPT"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "270–279"
    ],
    "title": [
      "From software threads to parallel hardware in FPGA high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zheng",
        "given": "H."
      },
      {
        "family": "T.",
        "given": "Swathi"
      },
      {
        "family": "Gurumani",
        "given": "S."
      },
      {
        "family": "Yang",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Rupnow",
        "given": "K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2013"
    ],
    "title": [
      "High-level synthesis with behavioral level multi-cycle path analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Papakonstantinou",
        "given": "A."
      },
      {
        "family": "Gururaj",
        "given": "K."
      },
      {
        "family": "Stratton",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwu",
        "given": "W."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Symposium on Application-Specific Processors"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "35–42"
    ],
    "title": [
      "FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zuo",
        "given": "W."
      },
      {
        "family": "Liang",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Rupnow",
        "given": "K."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "9–18"
    ],
    "title": [
      "Improving high-level synthesis optimization opportunity through polyhedral transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bastoul",
        "given": "C."
      },
      {
        "family": "Cohen",
        "given": "A."
      },
      {
        "family": "Girbal",
        "given": "S."
      },
      {
        "family": "Sharma",
        "given": "S."
      },
      {
        "family": "Temam",
        "given": "O."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "International Workshop on Languages and Compilers for Parallel Computing"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "College Station, TX"
    ],
    "pages": [
      "209–225"
    ],
    "title": [
      "Putting polyhedral loop transformations to work"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "P."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "Combining computation and communication optimizations in system synthesis for streaming applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "199–208"
    ],
    "title": [
      "Theory and algorithm for generalized memory partitioning in high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bayliss",
        "given": "S."
      },
      {
        "family": "Constantinides",
        "given": "G."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "195–204"
    ],
    "title": [
      "Optimizing SDRAM bandwidth for custom FPGA loop accelerators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tinmaung",
        "given": "K."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the 15th International Symposium on FPGAs"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Power-aware FPGA logic synthesis using binary decision diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Metzgen",
        "given": "P."
      },
      {
        "family": "Nancekievill",
        "given": "D."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Multiplexor restructuring for FPGA implementation cost reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nancekievill",
        "given": "D."
      },
      {
        "family": "Metzgen",
        "given": "P."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Factorizing multiplexors in the datapath to reduce cost in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of the 14th International Symposium Field-Programmable Logic"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "134–144"
    ],
    "title": [
      "Improving FPGA performance and area using an adaptive logic module"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Neto",
        "given": "D."
      },
      {
        "family": "Egier",
        "given": "A."
      },
      {
        "family": "Gopalsamy",
        "given": "T."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "278–290,"
    ],
    "title": [
      "Power-efficient RAM-mapping algorithms for FPGA embedded memory blocks"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "57."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Tech Report No. UCB/ERL M92/41,"
    ],
    "location": [
      "Berkeley, Berkeley, CA"
    ],
    "publisher": [
      "UC"
    ],
    "title": [
      "SIS: A system for sequential circuit analysis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Mischenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Jiang",
        "given": "J."
      },
      {
        "family": "Jang",
        "given": "S."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of the ACM DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "532–536"
    ],
    "title": [
      "DAG-aware AIG re-writing: A fresh look at combinational logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mischenko",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "59."
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "berkeley.edu/~alanmi/abc/"
    ],
    "title": [
      "ABC—A system for sequential synthesis and verification"
    ],
    "type": "book",
    "url": [
      "http://www.eecs."
    ]
  },
  {
    "citation-number": [
      "410"
    ],
    "title": [
      "Power-Aware Synthesis"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2014"
    ],
    "title": [
      "On hard adders and carry chains in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD (ICCAD"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "226–233"
    ],
    "title": [
      "Efficient implementation of retiming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Antwerpen",
        "given": "B.",
        "particle": "van"
      },
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Yuan",
        "given": "R."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of the IWLS"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "A safe and complete gate-level register retiming algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "S."
      },
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "family": "Nagoya",
        "given": "A."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD (ICCAD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "254–261"
    ],
    "title": [
      "A new method to express functional permissibilities for LUT-based FPGAs and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Long",
        "given": "W."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of the 10th International Symposium on FPGAs"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "77–84"
    ],
    "title": [
      "SPFD-based global re-wiring"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Long",
        "given": "W."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD (ICCAD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "672–678"
    ],
    "title": [
      "A new enhanced SPFD rewiring algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vemuri",
        "given": "N."
      },
      {
        "family": "Kalla",
        "given": "P."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "501–525,"
    ],
    "title": [
      "BDD-based logic synthesis for LUT-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "C."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      },
      {
        "family": "Singhal",
        "given": "V."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "92–97"
    ],
    "title": [
      "BDS A BDD-based logic optimization system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Vrudhala",
        "given": "S."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "448–451"
    ],
    "title": [
      "BDD-based decomposition of logic functions with application to FPGA synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "TECHNOLOGY MAPPING FOR FPGAS 69. Ling, A., Singh, D.P., and Brown, S.D."
      }
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "FPGA technology mapping: A study of optimality"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Chung",
        "given": "K."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "613–619"
    ],
    "title": [
      "Chortle: A technology mapping program for lookup tablebased field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "E."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–12,"
    ],
    "title": [
      "An optimal technology mapping algorithm for delay optimization in lookup table based FPGA designs"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Digital Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "193–225,"
    ],
    "title": [
      "Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–148,"
    ],
    "title": [
      "On area/depth trade-off in LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Schlag",
        "given": "M."
      },
      {
        "family": "Kong",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "P.K."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "13–26,"
    ],
    "title": [
      "Routability-driven technology mapping for lookup table-based FPGA’s"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of the fourth International Symposium FPGAs"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "68–74"
    ],
    "title": [
      "Simultaneous depth and area minimization in LUT-based FPGA mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "D."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD (ICCAD"
    ],
    "date": [
      "2004-11"
    ],
    "title": [
      "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1319–1332,"
    ],
    "title": [
      "Complexity of the lookup-table minimization problem for FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Manohararajah",
        "given": "V."
      },
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2331–2340,"
    ],
    "title": [
      "Heuristics for area minimization in LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Mischenko",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on CAD (ICCAD"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "354–361"
    ],
    "title": [
      "Combinational and sequential mapping with priority cuts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mischenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of the 14th International Symposium on FPGAs"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Improvements to technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mischenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Jang",
        "given": "S."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of the 18th International Symposium on FPGAs"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "181–184"
    ],
    "title": [
      "Global delay optimization using structural choices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A.H."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "FPGA technology mapping for power minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Technology"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Power-aware technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lamoreaux",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S.J.E."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD (ICCAD"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "On the interaction between power-aware CAD algorithms for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "F."
      },
      {
        "given": "He"
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Proceedings of the 12th International Symposium on FPGAs"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "109–117"
    ],
    "title": [
      "Low-power technology mapping for FPGA architectures with dual supply voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceedings of the 12th International Symposium on FPGAs"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "33–41"
    ],
    "title": [
      "Active leakage power estimation for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Ravishankar",
        "given": "C."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Proceedings of the 18th International Symposium on FPGAs"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "157–166"
    ],
    "title": [
      "FPGA power reduction by guarded evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "J.M."
      },
      {
        "family": "Chiang",
        "given": "F.Y."
      },
      {
        "family": "Hwang",
        "given": "T.T."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "Proceedings of the 35th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "722–725"
    ],
    "title": [
      "A re-engineering approach to low power FPGA design using SPFD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumthekar",
        "given": "B."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "Proceedings of the Design and Test in Europe (DATE"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "202–207"
    ],
    "title": [
      "Power and delay reduction via simultaneous logic and placement optimization in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "Proceedings of the Seventh International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "VPR: A new packing, placement and routing tool for FPGA research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "203–213"
    ],
    "title": [
      "Timing-driven placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "59–66"
    ],
    "title": [
      "Efficient circuit clustering for area and power reduction in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murray",
        "given": "K."
      },
      {
        "family": "Whitty",
        "given": "S."
      },
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "S."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Titan: Enabling large and realistic benchmarks for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "W."
      },
      {
        "family": "Greene",
        "given": "J."
      },
      {
        "family": "Vorwerk",
        "given": "K."
      },
      {
        "family": "Pevzner",
        "given": "V."
      },
      {
        "family": "Kundu",
        "given": "A."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "31–34"
    ],
    "title": [
      "Rent’s rule based FPGA packing for routability optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "21–30"
    ],
    "title": [
      "Towards interconnect-adaptive packing for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kong",
        "given": "T."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD (ICCAD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "172–176"
    ],
    "title": [
      "A novel net weighting algorithm for timing-driven placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "124–133,"
    ],
    "title": [
      "Stochastic physical synthesis considering pre-routing interconnect uncertainty and process variation for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "Proceedings of the International Conference on Field Programmable Logic and Applications"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "158–167"
    ],
    "title": [
      "Simultaneous timing driven clustering and placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sharma",
        "given": "A."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "95–100"
    ],
    "title": [
      "Architecture adaptive routability-driven placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sankar",
        "given": "Y."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "157–166"
    ],
    "title": [
      "Trading quality for compile time: Ultra-fast placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maidee",
        "given": "M."
      },
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "598–603"
    ],
    "title": [
      "Fast timing-driven partitioning-based placement for Island style FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gort",
        "given": "M."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Logic and Applications",
      "An effective placement algorithm, IEEE Transactions on CAD"
    ],
    "date": [
      "2012",
      "2012"
    ],
    "editor": [
      {
        "family": "D."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "given": "SimPL"
      }
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Kim, M.-C., Lee"
    ],
    "pages": [
      "143–150",
      "50–60,"
    ],
    "title": [
      "Analytical placement for heterogeneous FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "412 Routing 106",
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "family": "McElvain",
        "given": "K."
      }
    ],
    "citation-number": [
      "107."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "115–119"
    ],
    "title": [
      "A fast discrete placement algorithm for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ludwin",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "108."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2011-06"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Efficient and deterministic parallel placement for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "An",
        "given": "M."
      },
      {
        "family": "Steffan",
        "given": "G."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "109."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Configurable Custom Computing Machines"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "178–185"
    ],
    "title": [
      "Speeding up FPGA placement: Parallel algorithms and methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goeders",
        "given": "J."
      },
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "110."
    ],
    "container-title": [
      "Proceedings of the International Conference on Reconfigurable Computing and FPGAs"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "Deterministic timing-driven parallel placement by simulated annealing using half-box window decomposition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J."
      },
      {
        "family": "Jagannathan",
        "given": "A."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "Proceedings of the 11th International Symposium on FPGAs"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "121–126"
    ],
    "title": [
      "Placement-driven technology mapping for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Suaris",
        "given": "P."
      },
      {
        "family": "Wang",
        "given": "D."
      },
      {
        "family": "Chou",
        "given": "N."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "Proceedings of the Fifth International Conference on ASICs"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Smart move: A placement-aware retiming and replication method for field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Suaris",
        "given": "P."
      },
      {
        "family": "Liu",
        "given": "L."
      },
      {
        "family": "Ding",
        "given": "Y."
      },
      {
        "family": "Chou",
        "given": "N."
      }
    ],
    "citation-number": [
      "113."
    ],
    "container-title": [
      "Proceedings of the 12th International Symposium on FPGAs"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "99–108"
    ],
    "title": [
      "Incremental physical re-synthesis for timing optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schabas",
        "given": "K."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "Proceedings of the 11th International Symposium on FPGAs"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "136–142"
    ],
    "title": [
      "Using logic duplication to improve performance in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "Proceedings of the 13th International Symposium on FPGAs"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "51–61"
    ],
    "title": [
      "Simultaneous timing-driven placement and duplication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manohararajah",
        "given": "V."
      },
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "114–118"
    ],
    "title": [
      "Post-placement functional decomposition for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manohararajah",
        "given": "V."
      },
      {
        "family": "Singh",
        "given": "D.P."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "117."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic and Synthesis"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Timing-driven functional decomposition for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ding",
        "given": "Y."
      },
      {
        "family": "Suaris",
        "given": "P."
      },
      {
        "family": "Chou",
        "given": "N."
      }
    ],
    "citation-number": [
      "118."
    ],
    "container-title": [
      "Proceedings of the 13th International Symposium on FPGAs"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "41–50"
    ],
    "title": [
      "The effect of post-layout pin permutation on timing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "119."
    ],
    "container-title": [
      "Proceedings of the 10th International Symposium on FPGAs"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "67–76"
    ],
    "title": [
      "Integrated retiming and placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Singh",
        "given": "D."
      }
    ],
    "citation-number": [
      "120."
    ],
    "container-title": [
      "Proceedings of the 19th International Symposium on FPGAs"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "133–142"
    ],
    "title": [
      "Line-level incremental resynthesis techniques for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "121."
    ],
    "container-title": [
      "Proceedings of the 10th International Symposium on FPGAs"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "121–126"
    ],
    "title": [
      "Constrained clock shifting for field programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chao-Yang",
        "given": "Y."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "33–40"
    ],
    "title": [
      "Skew-programmable clock design for FPGA and skew-aware placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "123."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Design of Interconnection Networks for Programmable Logic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "Proceedings of the Physical Design Workshop"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "215–226"
    ],
    "title": [
      "A detailed router for allocating wire segments in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Aloul",
        "given": "F."
      },
      {
        "family": "Sakallah",
        "given": "K."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      }
    ],
    "citation-number": [
      "125."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Physical Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "222–227"
    ],
    "title": [
      "A comparative study of two Boolean formulations of FPGA detailed routing constraints"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "126."
    ],
    "container-title": [
      "IRE Transactions on Electronic Computers"
    ],
    "date": [
      "1961"
    ],
    "location": [
      "Lee, C.Y"
    ],
    "pages": [
      "346–365,"
    ],
    "title": [
      "An algorithm for path connections and applications"
    ],
    "type": "article-journal",
    "volume": [
      "EC-10(2"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "127."
    ],
    "container-title": [
      "Proceedings of the Fifth International Symposium on FPGAs"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "111–117"
    ],
    "title": [
      "PathFinder: A negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Youssef",
        "given": "H."
      },
      {
        "family": "Shragowitz",
        "given": "E."
      }
    ],
    "citation-number": [
      "128."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "24–27"
    ],
    "title": [
      "Timing constraints for correct performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swartz",
        "given": "J."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "129."
    ],
    "container-title": [
      "Proceedings of the Sixth International Symposium on FPGAs"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "140–151"
    ],
    "title": [
      "A fast routability-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "130."
    ],
    "container-title": [
      "Proceedings of the Ninth ACM International Symposium on FPGAs"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "21–28"
    ],
    "title": [
      "A crosstalk-aware timing-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fung",
        "given": "R."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Chow",
        "given": "W."
      }
    ],
    "citation-number": [
      "131."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2008-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "686–697,"
    ],
    "title": [
      "Slack allocation and routing to improve FPGA timing while repairing short-path violations"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Gort",
        "given": "M."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "citation-number": [
      "132."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2012-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "61–74,"
    ],
    "title": [
      "Accelerating FPGA routing through parallelization and engineering enhancements"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "133."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "752–764,"
    ],
    "title": [
      "Field programmability of supply voltages for FPGA power reduction"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "134."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "33–41"
    ],
    "title": [
      "Architectural enhancements in Stratix-III and Stratix-IV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huda",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Tamura",
        "given": "H."
      }
    ],
    "citation-number": [
      "135."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "11–19,"
    ],
    "title": [
      "Optimizing effective interconnect capacitance for FPGA power reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaware",
        "given": "R."
      },
      {
        "family": "Nagarajan",
        "given": "K."
      },
      {
        "family": "Ramalingam",
        "given": "S."
      }
    ],
    "citation-number": [
      "136."
    ],
    "container-title": [
      "Proceedings of the IEEE Electronic Components and Technology Conference"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "279–283"
    ],
    "title": [
      "Assembly and reliability challenges in 3D integration of 28 nm FPGA die on a large high density 65 nm passive interposer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hahn Pereira",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "137."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "75–84"
    ],
    "title": [
      "CAD and architecture for interposer-based multi-FPGA systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "138."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1132–1140,"
    ],
    "title": [
      "Three-dimensional place and route for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "citation-number": [
      "139."
    ],
    "container-title": [
      "Workshop at the 2012 ACM/IEEE International Symposium on FPGAs"
    ],
    "note": [
      "slides available at www.tcfpga.org)."
    ],
    "title": [
      "FPGAs in 2032”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chua",
        "given": "L.O."
      },
      {
        "family": "Lin",
        "given": "P.-M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1975"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kundert",
        "given": "K.S."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits System, CAD-5"
    ],
    "date": [
      "1986-10"
    ],
    "pages": [
      "521–535,"
    ],
    "title": [
      "Simulation of nonlinear circuits in the frequency domain"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kundert",
        "given": "K.S."
      },
      {
        "family": "Sorkin",
        "given": "G.B."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on Microwave Theory and Techniques"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "366–378,"
    ],
    "title": [
      "Applying harmonic balance to almostperiodic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-36"
    ]
  },
  {
    "author": [
      {
        "family": "Antognetti",
        "given": "P."
      },
      {
        "family": "Massobrio",
        "given": "G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "1"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Semiconductor Device Modeling with SPICE"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y.P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Operation and Modeling of the MOS Transistor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Getreu",
        "given": "I.E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Beaverton, OR"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Modeling the Bipolar Transistor, Tektronix"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Foty",
        "given": "D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "MOSFET Modeling with SPICE: Principles and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kundert",
        "given": "K."
      },
      {
        "family": "Zinke",
        "given": "O."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Designer’s Guide to Verilog-AMS"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fitzpatrick",
        "given": "D."
      },
      {
        "family": "Miller",
        "given": "I."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analog Behavioral Modeling with the Verilog-A Language"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mantooth",
        "given": "H.A."
      },
      {
        "family": "Fiegenbaum",
        "given": "M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Modeling with an Analog Hardware Description Language"
    ],
    "type": "book"
  },
  {
    "note": [
      "452 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P."
      },
      {
        "family": "Peterson",
        "given": "G."
      },
      {
        "family": "Teegarden",
        "given": "D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufman"
    ],
    "title": [
      "System Designer’s Guide to VHDL-AMS"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "P."
      },
      {
        "family": "Fung",
        "given": "S.K.H."
      },
      {
        "family": "Tang",
        "given": "S."
      },
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Proceedings of Custom Integrated Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "197–200"
    ],
    "title": [
      "BSIMPD: A partial-depletion SOI MOSFET model for deep-submicron CMOS designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Streetman",
        "given": "B.G."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1980"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "172–173"
    ],
    "title": [
      "Solid State Electronic Devices, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "5th edn"
    ],
    "issue": [
      "apter 3"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Publishing"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": "book",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Mantooth",
        "given": "H.A."
      },
      {
        "family": "Vlach",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Proceedings of International Symposium on Circuits System"
    ],
    "date": [
      "1992-05"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "77–80"
    ],
    "title": [
      "Beyond SPICE with Saber and MAST"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "McNutt",
        "given": "T.R."
      },
      {
        "family": "Hefner",
        "given": "A.R."
      },
      {
        "family": "Mantooth",
        "given": "H.A."
      },
      {
        "family": "Duliere",
        "given": "J.L."
      },
      {
        "family": "Berning",
        "given": "D."
      },
      {
        "family": "Singh",
        "given": "R."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transactions on Power Electronics"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "573–581,"
    ],
    "title": [
      "Silicon carbide PiN and merged PiN Schottky power diode models implemented in the Saber circuit simulator"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Mantooth",
        "given": "H.A."
      },
      {
        "family": "Duliere",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Power Electronics"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "816–823,"
    ],
    "title": [
      "A unified diode model for circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Homepage",
        "given": "B.S.I.M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed on December 3,"
    ],
    "type": null,
    "url": [
      "http://www-device.eecs.berkeley.edu/bsim3/"
    ]
  },
  {
    "author": [
      {
        "family": "Enz",
        "given": "C."
      },
      {
        "family": "Krummenacher",
        "given": "F."
      },
      {
        "family": "Vittoz",
        "given": "E."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Journal of Analog Integrated Circuits Signal Process"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "83–114,"
    ],
    "title": [
      "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Gildenblat",
        "given": "G."
      },
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Chen",
        "given": "T.-L."
      },
      {
        "family": "Gu",
        "given": "X."
      },
      {
        "family": "Cai",
        "given": "X."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1394–1406,"
    ],
    "title": [
      "SP: An advanced surface-potential-based compact MOSFET model"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Yen",
        "given": "Y.T."
      },
      {
        "family": "Greenberg",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Transactions of Computer Aided Design"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "99–108,"
    ],
    "title": [
      "First-order charge conserving MOS capacitance model"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Press",
        "given": "W.H."
      },
      {
        "family": "Teukolsky",
        "given": "S.A."
      },
      {
        "family": "Vetterling",
        "given": "W.T."
      },
      {
        "family": "Flannery",
        "given": "B.P."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Cambridge, U.K"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Numerical Recipes—The Art of Scientific Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kundert",
        "given": "K.S."
      },
      {
        "family": "White",
        "given": "J.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Steady-State Methods for Simulating Analog and Microwave Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nakhla",
        "given": "M.S."
      },
      {
        "family": "Vlach",
        "given": "J."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Transactions of Circuit System"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "85,"
    ],
    "title": [
      "A piecewise harmonic balance technique for determination of periodic responses of nonlinear systems"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-23"
    ]
  },
  {
    "author": [
      {
        "family": "Haas",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Norwood, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Nonlinear Microwave Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rizzoli",
        "given": "V."
      },
      {
        "family": "Neri",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Transactions on MTT"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "343–365,"
    ],
    "title": [
      "State of the art and present trends in nonlinear microwave CAD techniques"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Gilmore",
        "given": "R.J."
      },
      {
        "family": "Steer",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Part I. Introductory concepts. International Journal of Microwave Millimeter Wave CAE"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "22–37,"
    ],
    "title": [
      "Nonlinear circuit analysis using the method of harmonic balance—A review of the art"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Rösch",
        "given": "M."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Germany"
    ],
    "publisher": [
      "Technischen Universität München, München"
    ],
    "title": [
      "Schnell simulation des stationären Verhaltens nichtlinearer Schaltungen"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Mickens",
        "given": "R."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Singapore"
    ],
    "publisher": [
      "World Scientific"
    ],
    "title": [
      "Oscillations in Planar Dynamic Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Melville",
        "given": "R.C."
      },
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of IEEE CICC"
    ],
    "date": [
      "1995-05"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "241–244"
    ],
    "title": [
      "Efficient multi-tone distortion analysis of analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Long",
        "given": "D."
      },
      {
        "family": "Melville",
        "given": "R.C."
      },
      {
        "family": "Ashby",
        "given": "K."
      },
      {
        "family": "Horton",
        "given": "B."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of IEEE CICC"
    ],
    "date": [
      "1997-05"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "379–382"
    ],
    "title": [
      "Full chip harmonic balance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aprille",
        "given": "T.J."
      },
      {
        "family": "Trick",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "108–114,"
    ],
    "title": [
      "Steady-state analysis of nonlinear circuits with periodic inputs"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Skelboe",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Transactions on Circuit System"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "161–175,"
    ],
    "title": [
      "Computation of the periodic steady-state response of nonlinear networks by extrapolation methods"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-27"
    ]
  },
  {
    "author": [
      {
        "family": "Nayfeh",
        "given": "A."
      },
      {
        "family": "Balachandran",
        "given": "B."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Applied Nonlinear Dynamics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Telichevesky",
        "given": "R."
      },
      {
        "family": "Kundert",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the IEEE DAC"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "480–484"
    ],
    "title": [
      "Efficient steady-state analysis based on matrix-free Krylov subspace methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Melville",
        "given": "R.C."
      },
      {
        "family": "Long",
        "given": "D."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of IEEE CICC"
    ],
    "date": [
      "1996-05"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "461–464"
    ],
    "title": [
      "Efficient frequency domain analysis of large nonlinear analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saad",
        "given": "Y."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "PWS, Boston, MA"
    ],
    "title": [
      "Iterative Methods for Sparse Linear Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Freund",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "39."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Technical Report 11273-980217-02TM,"
    ],
    "location": [
      "Bell Laboratories"
    ],
    "title": [
      "Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Freund",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Application Computer Control Signal Circuits"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "435–498,"
    ],
    "title": [
      "Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kevorkian",
        "given": "J."
      },
      {
        "family": "Cole",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Perturbation Methods in Applied Mathematics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ngoya",
        "given": "E."
      },
      {
        "family": "Larcheveque",
        "given": "R."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of the IEEE MTT Symposium"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Envelop transient analysis: A new method for the transient and steady state analysis of microwave communication circuits and systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brachtendorf",
        "given": "H.G."
      },
      {
        "family": "Welsch",
        "given": "G."
      },
      {
        "family": "Laur",
        "given": "R."
      },
      {
        "family": "Bunse-Gerstner",
        "given": "A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Electrical Engineering"
    ],
    "note": [
      "Chapter 17 – Simulation of Analog and RF Circuits and Systems 453"
    ],
    "pages": [
      "103–112,1996"
    ],
    "title": [
      "Numerical steady-state analysis of electronic circuits driven by multi-tone signals"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proceedings of the IEEE DAC"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Efficient methods for simulating highly nonlinear multi-rate circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narayan",
        "given": "O."
      },
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of the IEEE DAC"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "title": [
      "Multi-time simulation of voltage-controlled oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1998-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Model reduction of time-varying linear systems using approximate multipoint Krylovsubspace projectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Transactions on Circuit System II Signal Process"
    ],
    "date": [
      "1999-11"
    ],
    "pages": [
      "1273–1288,"
    ],
    "title": [
      "Reduced-order modelling of time-varying systems"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L.T."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "X."
      },
      {
        "family": "Raghavan",
        "given": "V."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1990-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "534–537"
    ],
    "title": [
      "AWEsim: A program for the efficient analysis of linear(ized) circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiprout",
        "given": "E."
      },
      {
        "family": "Nakhla",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Asymptotic Waveform Evaluation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Freund",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "639–649,"
    ],
    "title": [
      "Efficient linear circuit analysis by Padé approximation via the Lanczos process"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Freund",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the IEEE DAC"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "474–479"
    ],
    "title": [
      "Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Freund",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1997-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "132–138"
    ],
    "title": [
      "Circuit noise evaluation by Padé approximation based model-reduction techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Odabasioglu",
        "given": "A."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "given": "P.R.I.M.A."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1997-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "58–65"
    ],
    "title": [
      "Passive reduced-order interconnect macromodelling algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "W."
      }
    ],
    "citation-number": [
      "55."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Introduction to Random Processes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ström",
        "given": "T."
      },
      {
        "family": "Signell",
        "given": "S."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE Transactions on Circuits System"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "531–541,"
    ],
    "title": [
      "Analysis of periodically switched linear circuits"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-24"
    ]
  },
  {
    "author": [
      {
        "family": "Okumura",
        "given": "M."
      },
      {
        "family": "Tanimoto",
        "given": "H."
      },
      {
        "family": "Itakura",
        "given": "T."
      },
      {
        "family": "Sugawara",
        "given": "T."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE Transactions on Circuits System I Fundamental Theory Application"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "581–590,"
    ],
    "title": [
      "Numerical noise analysis for nonlinear circuits with a periodic large signal excitation including cyclostationary noise sources"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Roychowdhury",
        "given": "J."
      },
      {
        "family": "Long",
        "given": "D."
      },
      {
        "family": "Feldmann",
        "given": "P."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "324–336,"
    ],
    "title": [
      "Cyclostationary noise analysis of large RF circuits with multitone excitations"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Rizzoli",
        "given": "V."
      },
      {
        "family": "Mastri",
        "given": "F."
      },
      {
        "family": "Masotti",
        "given": "D."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE Transactions on MTT"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "807–819,"
    ],
    "title": [
      "General noise analysis of nonlinear microwave circuits by the piecewise harmonic balance technique"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kerr",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE Transactions on MTT"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "938–943,"
    ],
    "title": [
      "Noise and loss in balanced and subharmonically pumped mixers: Part 1—Theory"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-27"
    ]
  },
  {
    "author": [
      {
        "family": "Roychowdhury",
        "given": "J."
      },
      {
        "family": "Feldmann",
        "given": "P."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of the ASP-DAC"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Chiba, Japan"
    ],
    "pages": [
      "483–492"
    ],
    "title": [
      "A new linear-time harmonic balance algorithm for cyclostationary noise analysis in RF circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leeson",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1966"
    ],
    "pages": [
      "329,"
    ],
    "title": [
      "A simple model of feedback oscillator noise spectrum"
    ],
    "type": "paper-conference",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Kärtner",
        "given": "F."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "International Journal of Circuit Theory Applications"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "485–519,"
    ],
    "title": [
      "Analysis of white and f-a noise in oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Demir",
        "given": "A."
      },
      {
        "family": "Mehrotra",
        "given": "A."
      },
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE Transactions on Circuits System I Fundamental Theory Application"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "655–674,"
    ],
    "title": [
      "Phase noise in oscillators: A unifying theory and numerical methods for characterization"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Farkas",
        "given": "M."
      }
    ],
    "citation-number": [
      "65."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Periodic Motions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Demir",
        "given": "A."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "170–177"
    ],
    "title": [
      "Phase noise in oscillators: DAEs and colored noise sources"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Demir",
        "given": "A."
      },
      {
        "family": "Long",
        "given": "D."
      },
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "283–288"
    ],
    "title": [
      "Computing phase noise eigenfunctions directly from steady-state Jacobian matrices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dec",
        "given": "A."
      },
      {
        "family": "Toth",
        "given": "L."
      },
      {
        "family": "Suyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Transactions of Circuits System"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "757–760,"
    ],
    "title": [
      "Noise analysis of a class of oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2004",
      "2015-07"
    ],
    "note": [
      "Accessed on"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net."
    ]
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1825–1854,"
    ],
    "title": [
      "Computer-aided design of analog and mixed-signal integrated circuits, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Demir",
        "given": "A."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Liu",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Vassiliou",
        "given": "I."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "A Top-Down Constraint-Driven Design Methodology for Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "360–368,"
    ],
    "title": [
      "Modeling and analysis techniques for system-level architectural design of telecom frontends"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "family": "Huijsing",
        "given": "J."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Plassche",
        "given": "R.",
        "particle": "Van der"
      }
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Top-down design of mixed-mode systems: Challenges and solutions, in Advances in Analog Circuit Design, Chapter 18"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roadmap",
        "given": "The M.E.D.E.A.+ Design Automation"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2003",
      "2015-07"
    ],
    "note": [
      "Accessed on"
    ],
    "type": null,
    "url": [
      "http://www.medea.org."
    ]
  },
  {
    "author": [
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the Seventh International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Louvain-la-Neuve"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Belgium"
    ],
    "pages": [
      "47–56"
    ],
    "title": [
      "High-level analog/digital partitioning in low-power signal processing applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Crols",
        "given": "J."
      },
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Steyaert",
        "given": "M."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "550–553"
    ],
    "title": [
      "A high-level design and optimization tool for analog RF receiver front-ends"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Vandersteen",
        "given": "G."
      },
      {
        "family": "Rolain",
        "given": "Y."
      },
      {
        "family": "Dobrovolny",
        "given": "P."
      },
      {
        "family": "Goffioul",
        "given": "M."
      },
      {
        "family": "Donnay",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part I"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1554–1562,"
    ],
    "title": [
      "Dataflow simulation of mixed-signal communication circuits using a local multirate, multicarrier signal representation"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Vandersteen",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the Conference on Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "164–168"
    ],
    "title": [
      "Efficient bit-error-rate estimation of multicarrier transceivers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Vandersteen",
        "given": "G."
      },
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Engels",
        "given": "M."
      },
      {
        "family": "Bolsens",
        "given": "I."
      },
      {
        "family": "Lauwers",
        "given": "E."
      },
      {
        "family": "Vanassche",
        "given": "P."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Conference on Electronics, Circuits and Systems (ICECS"
    ],
    "date": [
      "1999-09"
    ],
    "location": [
      "Pafos, Cyprus"
    ],
    "pages": [
      "525–528"
    ],
    "title": [
      "High-level simulation and power modeling of mixed-signal front-ends for digital telecommunications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smedt",
        "given": "B.",
        "particle": "De"
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part II: Analog Digit. Signal Process"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1301–1308,"
    ],
    "title": [
      "Models for systematic design and verification of frequency synthesizers"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Nagle",
        "given": "L."
      },
      {
        "family": "Rohrer",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "166–182,"
    ],
    "title": [
      "Computer analysis of nonlinear circuits, excluding radiation (CANCER"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Vladimirescu",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "The SPICE Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roychowdhury",
        "given": "J."
      },
      {
        "family": "Mantooth",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2016"
    ],
    "editor": [
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Martin",
        "given": "G.E."
      },
      {
        "family": "Scheffer",
        "given": "L.K."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "pages": [
      "417–453"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Simulation of analog and RF circuits and systems, Chapter 17, Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fang",
        "given": "S."
      },
      {
        "family": "Tsividis",
        "given": "Y."
      },
      {
        "family": "Wing",
        "given": "O."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Circ. Syst. Mag"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "4–10,"
    ],
    "title": [
      "SWITCAP: A switched-capacitor network analysis program"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Francken",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1049–1061,"
    ],
    "title": [
      "A high-level simulation and synthesis environment for delta–sigma modulators"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kundert",
        "given": "K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1298–1319,"
    ],
    "title": [
      "Introduction to RF simulation and its applications"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "R."
      },
      {
        "family": "Antao",
        "given": "B."
      },
      {
        "family": "Singh",
        "given": "J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "68–82,"
    ],
    "title": [
      "Multi-level and mixed-domain simulation of analog circuits and systems"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "title": [
      "Virtual Socket Interface Alliance, Several documents including VSIA Architecture Document and Analog/Mixed-Signal Extension Document"
    ],
    "type": null,
    "url": [
      "http://www.vsia.org."
    ]
  },
  {
    "author": [
      {
        "family": "Daems",
        "given": "W."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "517–534,"
    ],
    "title": [
      "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Phelps",
        "given": "R."
      },
      {
        "family": "Krasnicki",
        "given": "M."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Hellums",
        "given": "J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "A case study of synthesis for industrial-scale analog IP: Redesign of the equalizer/filter frontend for an ADSL CODEC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vandenbussche",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "300–309,"
    ],
    "title": [
      "Systematic design of high-accuracy current-steering D/A converter macrocells for integrated VLSI systems"
    ],
    "type": "article-journal",
    "volume": [
      "II, 48"
    ]
  },
  {
    "author": [
      {
        "family": "Vachoux",
        "given": "A."
      },
      {
        "family": "Bergé",
        "given": "J.-M."
      },
      {
        "family": "Levia",
        "given": "O."
      },
      {
        "family": "Rouillard",
        "given": "J."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analog and Mixed-Signal Hardware Description Languages"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Christen",
        "given": "E."
      },
      {
        "family": "Bakalar",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part II: Analog Digit. Signal Process"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1263–1272"
    ],
    "title": [
      "VHDL-AMS—A hardware description language for analog and mixedsignal applications"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE 1076.1 Working Group, Analog and Mixed-Signal Extensions to VHDL"
    ],
    "type": "chapter",
    "url": [
      "http://www.eda.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Kundert",
        "given": "K."
      },
      {
        "family": "Zinke",
        "given": "O."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Designer’s Guide to Verilog-AMS"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "28."
    ],
    "date": [
      "2004-11"
    ],
    "genre": [
      "version 2.2,"
    ],
    "title": [
      "Verilog-AMS Language Reference Manual"
    ],
    "type": null,
    "url": [
      "http://www.eda.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Wan",
        "given": "B."
      },
      {
        "family": "Hu",
        "given": "B.P."
      },
      {
        "family": "Zhou",
        "given": "L."
      },
      {
        "family": "Shi",
        "given": "C.-J.R."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the Custom Integrated Circuits Conference (CICC"
    ],
    "date": [
      "2003-09"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "249–252"
    ],
    "title": [
      "MCAST: An abstract-syntax-tree based model compiler for circuit simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lemaitre",
        "given": "L."
      },
      {
        "family": "Coram",
        "given": "G."
      },
      {
        "family": "McAndrew",
        "given": "C."
      },
      {
        "family": "Kundert",
        "given": "K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of the Workshop on Behavioral Modeling and Simulation (BMAS"
    ],
    "date": [
      "2003-10"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "134–138"
    ],
    "title": [
      "Extensions to Verilog-A to support compact device modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Antao",
        "given": "B."
      },
      {
        "family": "El-Turky",
        "given": "F."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference (CICC"
    ],
    "date": [
      "1992-05"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "12 2 1–12 2 4"
    ],
    "title": [
      "Automatic analog model generation for behavioral simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hastie",
        "given": "T."
      },
      {
        "family": "Tibshirani",
        "given": "R."
      },
      {
        "family": "Friedman",
        "given": "J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Heidelberg, Germany"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "The Elements of Statistical Learning"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "H."
      },
      {
        "family": "Singhee",
        "given": "A."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference (DAC"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "437–442"
    ],
    "title": [
      "Remembrance of circuits past: Macromodeling by data mining in large analog design spaces"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scholkopf",
        "given": "B."
      },
      {
        "family": "Smola",
        "given": "A."
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Learning with Kernels"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J."
      },
      {
        "family": "Afonso",
        "given": "J."
      },
      {
        "family": "Oliveira",
        "given": "A."
      },
      {
        "family": "Silveira",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2003-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "446–453"
    ],
    "title": [
      "Analog macromodeling using kernel methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kiely",
        "given": "Th"
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe (DATE) Conference"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "448–453"
    ],
    "title": [
      "Performance modeling of analog integrated circuits using least-squares support vector machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hershenson",
        "given": "M."
      },
      {
        "family": "Boyd",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Int. Circ. Syst"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1–21,"
    ],
    "title": [
      "Optimal design of a CMOS op-amp via geometric programming"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Freund",
        "given": "Y."
      },
      {
        "family": "Schapire",
        "given": "R."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "J. Jpn. Soc. Artif. Intell"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "771–780,"
    ],
    "title": [
      "A short introduction to boosting"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Borchers",
        "given": "C."
      },
      {
        "family": "Hedrich",
        "given": "L."
      },
      {
        "family": "Barke",
        "given": "E."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design Automation Conference (DAC), Las Vegas"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "NV"
    ],
    "pages": [
      "236–239"
    ],
    "title": [
      "Equation-based behavioral model generation for nonlinear analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L."
      },
      {
        "family": "Rohrer",
        "given": "R."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Silveira",
        "given": "L.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "288–294"
    ],
    "title": [
      "A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Freund",
        "given": "R."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "639–649,"
    ],
    "title": [
      "Efficient linear circuit analysis by Padé approximation via the Lanczos process"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Odabasioglu",
        "given": "A."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "given": "P.R.I.M.A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "645–654,"
    ],
    "title": [
      "Passive reduced-order interconnect macromodeling algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1273–1288,"
    ],
    "title": [
      "Reduced-order modeling of time-varying systems"
    ],
    "type": "article-journal",
    "volume": [
      "Part II, 46"
    ]
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "171–187,"
    ],
    "title": [
      "Projection-based approaches for model reduction of weakly nonlinear, time-varying systems"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Kinget",
        "given": "P."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "335–345,"
    ],
    "title": [
      "High-frequency distortion analysis of analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "II, 46"
    ]
  },
  {
    "author": [
      {
        "family": "Peng",
        "given": "L."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "472–477"
    ],
    "title": [
      "NORM: compact model order reduction of weakly nonlinear systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rewienski",
        "given": "M."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "155–170,"
    ],
    "title": [
      "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Dong",
        "given": "N."
      },
      {
        "family": "Roychowdhury",
        "given": "J."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "484–489"
    ],
    "title": [
      "Piecewise polynomial nonlinear model reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lauwers",
        "given": "E."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "155–162,"
    ],
    "title": [
      "Power estimation methods for analog circuits for architectural exploration of integrated systems"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Bernardinis",
        "given": "F.",
        "particle": "De"
      },
      {
        "family": "Jordan",
        "given": "M."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference (DAC"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "964–969"
    ],
    "title": [
      "Support vector machines for analog circuit performance representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Veselinovic",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the IEEE European Design & Test Conference (ED&TC"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "119–123"
    ],
    "title": [
      "A flexible topology selection program as part of an analog synthesis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harjani",
        "given": "R."
      },
      {
        "family": "Shao",
        "given": "J."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "J. Analog Integr. Circ. Signal Process"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "23–43,"
    ],
    "title": [
      "Feasibility and performance region modeling of analog and digital circuits, Kluwer Int"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "287–304,"
    ],
    "title": [
      "Symbolic analysis methods and applications for analog circuits: a tutorial overview, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Fernández",
        "given": "F."
      },
      {
        "family": "Rodríguez-Vázquez",
        "given": "A."
      },
      {
        "family": "Huertas",
        "given": "J."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "55."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Washington, DC"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Symbolic Analysis Techniques—Applications to Analog Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Fernández",
        "given": "F."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Rodríguez-Vázquez",
        "given": "A."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "327–330,"
    ],
    "title": [
      "Efficient symbolic computation of approximated small-signal characteristics"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Walscharts",
        "given": "H."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1587–1596,"
    ],
    "title": [
      "ISAAC: A symbolic simulator for analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Seda",
        "given": "S."
      },
      {
        "family": "Degrauwe",
        "given": "M."
      },
      {
        "family": "Fichtner",
        "given": "W."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "488–491"
    ],
    "title": [
      "A symbolic analysis tool for analog circuit design automation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fernández",
        "given": "F."
      },
      {
        "family": "Rodríguez-Vázquez",
        "given": "A."
      },
      {
        "family": "Huertas",
        "given": "J."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "J. Analog Integr. Circ. Signal Process"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "183–208,"
    ],
    "title": [
      "Interactive AC modeling and characterization of analog circuits via symbolic analysis, Kluwer Int"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "Q."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part I"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "656–669,"
    ],
    "title": [
      "A unified approach to the approximate symbolic analysis of large analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Daems",
        "given": "W."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "395–407,"
    ],
    "title": [
      "Circuit simplification for the symbolic analysis of analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "J."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part I"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "817–828,"
    ],
    "title": [
      "DC small signal symbolic analysis of large analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "C.-J."
      },
      {
        "family": "Tan",
        "given": "X.-D."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1–18,"
    ],
    "title": [
      "Canonical symbolic analysis of large analog circuits with determinant decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Verhaegen",
        "given": "W."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst., Part II: Analog Digit. Signal Process"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "474–487,"
    ],
    "title": [
      "Efficient DDD-based symbolic analysis of linear analog circuits"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Starzyk",
        "given": "J."
      },
      {
        "family": "Konczykowska",
        "given": "A."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "302–315,"
    ],
    "title": [
      "Flowgraph analysis of large electronic networks"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Guerra",
        "given": "O."
      },
      {
        "family": "Roca",
        "given": "E."
      },
      {
        "family": "Fernández",
        "given": "F."
      },
      {
        "family": "Rodríguez-Vázquez",
        "given": "A."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of the IEEE Design Automation and Test in Europe Conference (DATE"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "48–52"
    ],
    "title": [
      "A hierarchical approach for the symbolic analysis of large analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tan",
        "given": "X.-D."
      },
      {
        "family": "Shi",
        "given": "C.-J."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "401–412,"
    ],
    "title": [
      "Hierarchical symbolic analysis of analog integrated circuits via determinant decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Vanassche",
        "given": "P."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1011–1024,"
    ],
    "title": [
      "Symbolic modeling of periodically time-varying systems using harmonic transfer matrices"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "title": [
      "This page intentionally left blank Layout Tools for Analog"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "13 1 1–13 1 7"
    ],
    "title": [
      "Analog design automation: Where are we? Where are we going?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Gielen",
        "given": "G.G.E."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Sansen",
        "given": "W.M.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "298–303"
    ],
    "title": [
      "Synthesis tools for mixed-signal ICs: Progress on frontend and backend strategies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "671–680,"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L.T."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1518–1524,"
    ],
    "title": [
      "VLSI module placement based on rectanglepacking by the sequence-pair method"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M."
      },
      {
        "family": "Duinmaijer",
        "given": "A."
      },
      {
        "family": "Welbers",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1439,"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Des"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "75–80,"
    ],
    "title": [
      "Analog module generators for silicon compilation, VLSI Syst"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Berkcan",
        "given": "E."
      },
      {
        "family": "d’Abreu",
        "given": "M."
      },
      {
        "family": "Laughton",
        "given": "W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "369–375"
    ],
    "title": [
      "Analog compilation based on successive decompositions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koh",
        "given": "H."
      },
      {
        "family": "Séquin",
        "given": "C."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "113–125,"
    ],
    "title": [
      "OPASYN: A compiler for CMOS operational amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Onodera",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "460–473,"
    ],
    "title": [
      "Operational amplifier compilation with performance optimization"
    ],
    "type": "article-journal",
    "volume": [
      "SC-25"
    ]
  },
  {
    "author": [
      {
        "family": "Conway",
        "given": "J.D."
      },
      {
        "family": "Schrooten",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of EDAC"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Brussels, Belgium"
    ],
    "pages": [
      "466–473"
    ],
    "title": [
      "An automatic layout generator for analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harvey",
        "given": "J.P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "1402–1416,"
    ],
    "title": [
      "STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Henderson",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of IEEE CICC"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "13 3, 13 1 1–13 3 4"
    ],
    "title": [
      "A spreadsheet interface for analog design knowledge capture and re-use"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beenker",
        "given": "G."
      },
      {
        "family": "Conway",
        "given": "J."
      },
      {
        "family": "Schrooten",
        "given": "G."
      },
      {
        "family": "Slenter",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "family": "Huijsing",
        "given": "J."
      },
      {
        "family": "Plassche",
        "given": "R.",
        "particle": "van der"
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "pages": [
      "347–367"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analog CAD for consumer ICs, Chapter 15, in Analog Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Owen",
        "given": "B.R."
      },
      {
        "family": "Duncan",
        "given": "R."
      },
      {
        "family": "Jantzi",
        "given": "S."
      },
      {
        "family": "Ouslis",
        "given": "C."
      },
      {
        "family": "Rezania",
        "given": "S."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "41–44"
    ],
    "title": [
      "BALLISTIC: An analog layout language"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bruce",
        "given": "J.D."
      },
      {
        "family": "Li",
        "given": "H.W."
      },
      {
        "family": "Dallabetta",
        "given": "M.J."
      },
      {
        "family": "Baker",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "271–274,"
    ],
    "title": [
      "Analog layout using ALAS!"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Plas",
        "given": "G.",
        "particle": "van der"
      },
      {
        "family": "Vandenbussche",
        "given": "J."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "485–488"
    ],
    "title": [
      "Mondriaan: A tool for automated layout of array-type analog blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P.-H."
      },
      {
        "family": "Yu",
        "given": "H.-C."
      },
      {
        "family": "Tsai",
        "given": "T.-H."
      },
      {
        "family": "Lin",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on VLSI Design Automation and Test"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Hsinchu, Taiwan"
    ],
    "pages": [
      "16–19"
    ],
    "title": [
      "A matching-based placement and routing system for analog design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rijmenants",
        "given": "J."
      },
      {
        "family": "Schwarz",
        "given": "T.R."
      },
      {
        "family": "Litsios",
        "given": "J.B."
      },
      {
        "family": "Zinszner",
        "given": "R."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom IC Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Rochester, NY"
    ],
    "pages": [
      "7 6 1–7 6 4"
    ],
    "title": [
      "ILAC: An automated layout tool for CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Declerq",
        "given": "M."
      },
      {
        "family": "Hochet",
        "given": "B."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom IC Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Rochester, NY"
    ],
    "pages": [
      "7 5 1–7 5 4"
    ],
    "title": [
      "SALIM: A layout generation tool for analog ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "544–547"
    ],
    "title": [
      "Automatic layout of custom analog cells in ANANGRAM"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "494"
    ],
    "title": [
      "Topological Placement and Constraint Handling"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Declerq",
        "given": "M."
      },
      {
        "family": "Hochet",
        "given": "B."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Espoo, Finland"
    ],
    "pages": [
      "2431–2434,"
    ],
    "title": [
      "An interactive layout generation tool for CMOS ICs"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mogaki",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "450–453"
    ],
    "title": [
      "LADIES: An automatic layout system for analog LSI’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rijmenants",
        "given": "J."
      },
      {
        "family": "Litsios",
        "given": "J.B."
      },
      {
        "family": "Schwarz",
        "given": "T.R."
      },
      {
        "family": "Degrauwe",
        "given": "M.G.R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "417–425,"
    ],
    "title": [
      "ILAC: An automated layout tool for analog CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Mehranfar",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "30 2 1–30 2 4"
    ],
    "title": [
      "STAT—A schematic to artwork translator for custom analog cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Piguet",
        "given": "S."
      },
      {
        "family": "Rahali",
        "given": "F."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Zysman",
        "given": "E."
      },
      {
        "family": "Declerq",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "27 7 1–27 7 4"
    ],
    "title": [
      "A new routing method for full-custom analog ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "27 6 1–27 6 4"
    ],
    "title": [
      "New algorithms for placement and routing of custom analog cells in ACACIA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "202–205"
    ],
    "title": [
      "A routing methodology for analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "J.M. Cohn, D.J. Garrod, R.A. Rutenbar, and L.R. Carley, KOAN/ANAGRAM II"
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "330–342,"
    ],
    "title": [
      "New tools for device-level analog placement and routing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Casotto",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of IEEE CICC"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "28 2 1–28 2 4"
    ],
    "title": [
      "A constraintdriven placement methodology for analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1186–1197,"
    ],
    "title": [
      "Area routing for analog layout"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Basaran",
        "given": "B."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "415–421"
    ],
    "title": [
      "Latchup-aware placement and parasitic-bounded routing of custom analog cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pillan",
        "given": "M."
      },
      {
        "family": "Sciuto",
        "given": "D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "London, U.K"
    ],
    "pages": [
      "355–358"
    ],
    "title": [
      "Constraint generation and placement for automatic layout design of analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karim",
        "given": "G.J.Gad El"
      },
      {
        "family": "Gyurcsik",
        "given": "R.S."
      },
      {
        "family": "Bilbro",
        "given": "G.L."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "London, U.K"
    ],
    "pages": [
      "363–366"
    ],
    "title": [
      "Sensitivity driven placement of analog modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Prieto",
        "given": "J.A."
      },
      {
        "family": "Quintana",
        "given": "J.M."
      },
      {
        "family": "Rueda",
        "given": "A."
      },
      {
        "family": "Huertas",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "London, U.K"
    ],
    "pages": [
      "491–494"
    ],
    "title": [
      "An algorithm for the place-and-route problem in the layout of analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Ganley",
        "given": "J.L."
      },
      {
        "family": "Charbon",
        "given": "E."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "561–564"
    ],
    "title": [
      "Quick placement with geometric constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J.M."
      },
      {
        "family": "Garrod",
        "given": "D.J."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Analog Device-Level Layout Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the European Design and Test Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "597"
    ],
    "title": [
      "Direct performance-driven placement of mismatchsensitive analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W.M."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "773–780,"
    ],
    "title": [
      "A performance-driven placement tool for analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Sansen",
        "given": "W."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of IEEE CICC"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "175–178"
    ],
    "title": [
      "Analog routing for manufacturability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brandolese",
        "given": "C."
      },
      {
        "family": "Pillan",
        "given": "M."
      },
      {
        "family": "Salice",
        "given": "F."
      },
      {
        "family": "Sciuto",
        "given": "D."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Atlanta, GA"
    ],
    "pages": [
      "635–638"
    ],
    "title": [
      "Analog circuits placement: A constraint driven methodology"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Stephan",
        "given": "O."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "9"
    ],
    "title": [
      "Electronica: Cell-builder tool anticipates analog synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shah",
        "given": "A.H."
      },
      {
        "family": "Dugalleix",
        "given": "S."
      },
      {
        "family": "Lemery",
        "given": "F."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "EDN Magazine, Reed Electronics Group"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "83–91"
    ],
    "title": [
      "High-performance CMOS-amplifier design uses frontto-back analog flow"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "TOPOLOGICAL PLACEMENT AND CONSTRAINT HANDLING 44. P.-H. Lin, Y.-W. Chang, and S.-C. Lin"
      }
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2009-06"
    ],
    "pages": [
      "791–804,"
    ],
    "title": [
      "Analog placement based on symmetry-island formulation"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Strasser",
        "given": "M."
      },
      {
        "family": "Eick",
        "given": "M."
      },
      {
        "family": "Graeb",
        "given": "H."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "306–313"
    ],
    "title": [
      "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-W."
      },
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Huang",
        "given": "C.-P."
      },
      {
        "family": "Chang",
        "given": "S.-J."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "292–297"
    ],
    "title": [
      "Performance-driven analog placement considering boundary constraint"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsao",
        "given": "H.-F."
      },
      {
        "family": "Chou",
        "given": "P.-Y."
      },
      {
        "family": "Huang",
        "given": "S.-L."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Lin",
        "given": "M.P.-H."
      },
      {
        "family": "Chen",
        "given": "D.-P."
      },
      {
        "family": "Liu",
        "given": "D."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "507–511"
    ],
    "title": [
      "A corner stitching compliant b*-tree representation and its applications to analog placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "Q."
      },
      {
        "family": "Xiao",
        "given": "L."
      },
      {
        "family": "Tam",
        "given": "Y.-C."
      },
      {
        "family": "Young",
        "given": "E.F.Y."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2011-01"
    ],
    "pages": [
      "85–95,"
    ],
    "title": [
      "Simultaneous handling of symmetry, common centroid, and general placement constraints"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "F.Y."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Yang",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1999-09"
    ],
    "pages": [
      "1385–1389,"
    ],
    "title": [
      "Slicing floorplans with boundary constraints"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Xiao",
        "given": "L."
      },
      {
        "family": "Young",
        "given": "E.F.Y."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "353–360"
    ],
    "title": [
      "Analog placement with common centroid and 1-D symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P.-H."
      },
      {
        "family": "Lin",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "50–55,"
    ],
    "title": [
      "Analog placement based on hierarchical module clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "F.Y."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Yang",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "272–278,"
    ],
    "title": [
      "Slicing floorplans with range constraint"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Shi",
        "given": "C.-J.R."
      },
      {
        "family": "Jiang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2008-03"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "pages": [
      "180–185"
    ],
    "title": [
      "Symmetry-aware placement with transitive closure graphs for analog layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Long",
        "given": "D."
      },
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Dong",
        "given": "S."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "694–699"
    ],
    "title": [
      "Signal-path driven partition and placement for analog circuit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "P.-H."
      },
      {
        "family": "Lin",
        "given": "M.P.-H."
      },
      {
        "family": "Chen",
        "given": "T.-C."
      },
      {
        "family": "Yeh",
        "given": "C.-F."
      },
      {
        "family": "Ho",
        "given": "T.-Y."
      },
      {
        "family": "Liu",
        "given": "B.-D."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2014-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "879–892,"
    ],
    "title": [
      "Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "F.Y."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "252–258"
    ],
    "title": [
      "Slicing floorplans with pre-placed modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "P.-Y."
      },
      {
        "family": "Ou",
        "given": "H.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "512–516"
    ],
    "title": [
      "Heterogeneous B*-trees for analog placement with symmetry and regularity considerations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kawakita",
        "given": "M."
      },
      {
        "family": "Ito",
        "given": "T."
      },
      {
        "family": "Kojima",
        "given": "M."
      },
      {
        "family": "Izumi",
        "given": "K."
      },
      {
        "family": "Habasaki",
        "given": "T."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "305–311"
    ],
    "title": [
      "Regularity-oriented analog placement with diffusion sharing and well island generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M.P.-H."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2011-03"
    ],
    "pages": [
      "325–336,"
    ],
    "title": [
      "Thermal-driven analog placement considering device matching"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "Y."
      },
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Lampaert",
        "given": "K."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "464–467"
    ],
    "title": [
      "Block placement with symmetry constraints based on the O-tree non-slicing representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Dong",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "Y."
      },
      {
        "family": "Long",
        "given": "D."
      },
      {
        "family": "Hong",
        "given": "X."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2007-01"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "191–196"
    ],
    "title": [
      "Thermal-driven symmetry constraint for analog layout with CBL representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Lampaert",
        "given": "K."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2000-07"
    ],
    "pages": [
      "721–731,"
    ],
    "title": [
      "Symmetry within the sequence-pair representation in the context of placement for analog design"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M.P.-H."
      },
      {
        "family": "Chiang",
        "given": "B.-H."
      },
      {
        "family": "Chang",
        "given": "J.-C."
      },
      {
        "family": "Wu",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "R.-G."
      },
      {
        "family": "Lee",
        "given": "S.- Y."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "57–60"
    ],
    "publisher": [
      "Seville, Span"
    ],
    "title": [
      "Augmenting slicing trees for analog placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "J.-M."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Chuang",
        "given": "J.-H."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Shanghai, China"
    ],
    "pages": [
      "1135–1138"
    ],
    "title": [
      "Placement with symmetry constraints for analog layout design using TCG-S"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "13–16"
    ],
    "title": [
      "Modeling non-slicing floorplans with binary trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "497–502"
    ],
    "title": [
      "Efficient solution space exploration based on segment trees in analog placement with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Kitakyushu, Japan"
    ],
    "pages": [
      "777–782"
    ],
    "title": [
      "Using red-black interval trees in device-level analog placement with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "177–191,"
    ],
    "title": [
      "On the exploration of the solution space in analog placement with symmetry constraints"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      },
      {
        "family": "Annojvala",
        "given": "S."
      },
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Bangkok, Thailand"
    ],
    "pages": [
      "489–492"
    ],
    "title": [
      "Placement with symmetry constraints for analog layout using red-black trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "IEICE Trans. Fund. Electr"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "2785–2792,"
    ],
    "title": [
      "Using non-slicing topological representations for analog placement"
    ],
    "type": "article-journal",
    "volume": [
      "E84-A"
    ]
  },
  {
    "author": [
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Lampaert",
        "given": "K."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "274–279"
    ],
    "title": [
      "Module placement for analog layout using the sequence-pair representation"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "496"
    ],
    "title": [
      "Radio Frequency Cell Layout"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Krishnamoorthy",
        "given": "K."
      },
      {
        "family": "Maruvada",
        "given": "S.C."
      },
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "2032–2035"
    ],
    "title": [
      "Topological placement with multiple symmetry groups of devices for analog layout design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maruvada",
        "given": "S."
      },
      {
        "family": "Berkman",
        "given": "A."
      },
      {
        "family": "Krishnamoorthy",
        "given": "K."
      },
      {
        "family": "Balasa",
        "given": "F."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference of ASIC"
    ],
    "date": [
      "2005-10"
    ],
    "pages": [
      "834–837"
    ],
    "title": [
      "Deterministic skip lists in analog topological placement"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Koda",
        "given": "S."
      },
      {
        "family": "Kodama",
        "given": "C."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "659–668,"
    ],
    "title": [
      "Linear programming-based cell placement with symmetry constraints for analog IC layout"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "H.-C."
      },
      {
        "family": "Chang-Chien",
        "given": "S.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2013-06"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Simultaneous analog placement and pouting with current flow and current density considerations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Pandini",
        "given": "D."
      },
      {
        "family": "Liberali",
        "given": "V."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "17 1 1"
    ],
    "title": [
      "Optimum stacked layout for analog CMOS ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liberali",
        "given": "V."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Pandini",
        "given": "D."
      }
    ],
    "citation-number": [
      "77."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Chicago, IL"
    ],
    "pages": [
      "2098–2101"
    ],
    "publisher": [
      "Proceedings of IEEE ISCAS"
    ],
    "title": [
      "Automatic generation of transistor stacks for CMOS analog layout"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Pandini",
        "given": "D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "31–35"
    ],
    "title": [
      "Simultaneous placement and module optimization of analog ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Pandini",
        "given": "D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference (CICC"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "525–528"
    ],
    "title": [
      "Imposing tight specifications on analog ICs through simultaneous placement and module optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Pandini",
        "given": "D."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "107–112,"
    ],
    "title": [
      "Optimum CMOS stack generation with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Basaran",
        "given": "B."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE DAC"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "221–226"
    ],
    "title": [
      "An O(n) algorithm for transistor stacking with performance constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "DEVICE-LEVEL COMPACTION AND LAYOUT OPTIMIZATION 82. R. Okuda, T. Sato, H. Onodera, and K. Tamuru"
      }
    ],
    "container-title": [
      "Proceedings of IEEE ICCAD"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "148–151"
    ],
    "title": [
      "An efficient algorithm for layout compaction-problem with symmetry constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cohn",
        "given": "J."
      },
      {
        "family": "Garrod",
        "given": "D."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "394–397"
    ],
    "title": [
      "Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Totaro",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "17 3 1–17 3 5"
    ],
    "title": [
      "Performance-driven compaction for analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Int. J. Circuit Theory Appl"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "433–452,"
    ],
    "title": [
      "Symbolic compaction with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Zurcher",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "1985 IEEE MTT-S International Microwave Symposium Digest, St"
    ],
    "date": [
      "1985-06"
    ],
    "location": [
      "Louis, MO"
    ],
    "title": [
      "MICROS 3—A CAD/CAM program for fast realization of microstrip masks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jansen",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "Microwave J"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "151–161,"
    ],
    "title": [
      "LINMIC: A CAD package for the layout-oriented design of single- and multi-layer MICs/ MMICs up to mm-wave frequencies"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Jansen",
        "given": "R.H."
      },
      {
        "family": "Arnonld",
        "given": "R.G."
      },
      {
        "family": "Eddison",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "IEEE J. MTT-T"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "208–219,"
    ],
    "title": [
      "A comprehensive CAD approach to design of MMICs up to MM-wave frequencies"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Holmlund",
        "given": "G."
      },
      {
        "family": "Donecker",
        "given": "B."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "383–386"
    ],
    "title": [
      "A performance-driven router for RF and microwave analog circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aktuna",
        "given": "M."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Proceedings of ACM International Symposium on Physical Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "57–64"
    ],
    "title": [
      "Device level early floorplanning for RF circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aktuna",
        "given": "M."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "375–388,"
    ],
    "title": [
      "Device level early floorplanning for RF circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "208–224,"
    ],
    "title": [
      "Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM ICCAD"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "408–414"
    ],
    "title": [
      "Generalized constraint generation for analog circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE International Conference on CAD"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "187–192"
    ],
    "title": [
      "Generalized constraint generation in the presence of non-deterministic parasitics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eick",
        "given": "M."
      },
      {
        "family": "Strasser",
        "given": "M."
      },
      {
        "family": "Lu",
        "given": "K."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "family": "Graeb",
        "given": "H.E."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "IEEE Trans. CAD Integr. Circ. Syst"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "180–193,"
    ],
    "title": [
      "Comprehensive generation of hierarchical placement rules for analog integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "literal": "SYSTEM-LEVEL MIXED-SIGNAL MODULE GENERATORS 96. W.J. Helms and K.C. Russel"
      },
      {
        "family": "Yaghutiel",
        "given": "H."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Jusef",
        "given": "G."
      },
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Balarin",
        "given": "F."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Jusuf",
        "given": "G."
      },
      {
        "family": "Liu",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Neff",
        "given": "R."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "container-title": [
      "Proceedings of IEEE CICC",
      "Proceedings of ACM/IEEE ICCAD",
      "Proceedings of IEEE ICCAD",
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1986",
      "1986",
      "1990",
      "1992"
    ],
    "location": [
      "Rochester, NY",
      "Santa Clara, CA",
      "Santa Clara, CA",
      "Boston, MA"
    ],
    "pages": [
      "125–128 97",
      "444–447 98",
      "286–289 99",
      "8 4 1–8 4 6"
    ],
    "title": [
      "Switched capacitor filter compiler",
      "A methodology for automated layout of switched capacitor filters",
      "CADICS—Cyclic analog-to-digital converter synthesis",
      "A top-down, constraint-driven methodology for analog integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neff",
        "given": "R."
      },
      {
        "family": "Gray",
        "given": "P."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "481–484"
    ],
    "title": [
      "A module generator for high speed CMOS current output digital/analog converters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "T.A."
      },
      {
        "family": "Knepper",
        "given": "R.W."
      },
      {
        "family": "Marcello",
        "given": "V."
      },
      {
        "family": "Wang",
        "given": "W."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "126–134,"
    ],
    "title": [
      "Chip substrate resistance modeling technique for integrated circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-3"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "D.K."
      },
      {
        "family": "Loinaz",
        "given": "M."
      },
      {
        "family": "Masui",
        "given": "S."
      },
      {
        "family": "Wooley",
        "given": "B."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "420–430"
    ],
    "title": [
      "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Allstot",
        "given": "D."
      },
      {
        "family": "Masui",
        "given": "S."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "18 3 1–18 3 4"
    ],
    "title": [
      "Rapid simulation of substrate coupling effects in mixed-mode ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clement",
        "given": "F."
      },
      {
        "family": "Zysman",
        "given": "E."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Declerq",
        "given": "M."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "537–540"
    ],
    "title": [
      "LAYIN: Toward a global solution for parasitic coupling modeling and visualization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gharpurey",
        "given": "R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "125–128"
    ],
    "title": [
      "Modeling and analysis of substrate coupling in ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "106."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "129–132"
    ],
    "title": [
      "A methodology for rapid estimation of substrate-coupled switching noise"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Wolfe",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "107."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "121–124"
    ],
    "title": [
      "Fast parasitic extraction for substrate coupling in mixedsignal ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wemple",
        "given": "I.L."
      },
      {
        "family": "Yang",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "108."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "439–444"
    ],
    "title": [
      "Mixed signal switching noise analysis using Voronoi-tessellated substrate macromodels"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "109."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "194–198"
    ],
    "title": [
      "SUBTRACT: A program for efficient evaluation of substrate parasitics in integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Schmerbeck",
        "given": "T."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "110."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Smedes",
        "given": "T."
      },
      {
        "family": "Meijs",
        "given": "N.P.",
        "particle": "van der"
      },
      {
        "family": "Genderen",
        "given": "A.J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "199–206"
    ],
    "title": [
      "Extraction of circuit models for substrate crosstalk"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kerns",
        "given": "K.J."
      },
      {
        "family": "Wemple",
        "given": "I.L."
      },
      {
        "family": "Yang",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "207–214"
    ],
    "title": [
      "Stable and efficient reduction of substrate model networks using congruence transforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Wolfe",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "113."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "354–365,"
    ],
    "title": [
      "Verification techniques for substrate coupling and their application to mixed signal IC design"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "498"
    ],
    "container-title": [
      "Mixed-Signal Power Distribution Layout"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gharpurey",
        "given": "R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "344–352,"
    ],
    "title": [
      "Modeling and analysis of substrate coupling in integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "385–388"
    ],
    "title": [
      "SUBWAVE: A methodology for modeling digital substrate noise injection in mixed-signal ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Vassiliou",
        "given": "I."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "227–232"
    ],
    "title": [
      "Use of sensitivities and generalized substrate models in mixed-signal IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Gharpurey",
        "given": "R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "117."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "455–462"
    ],
    "title": [
      "Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsukada",
        "given": "T."
      },
      {
        "family": "Makie-Fukuda",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "118."
    ],
    "container-title": [
      "IEICE Trans. Fundam. Electron. Commun. Comput. Sci"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "263–275,"
    ],
    "title": [
      "Approaches to reducing digital noise coupling in CMOS mixed signal LSIs"
    ],
    "type": "article-journal",
    "volume": [
      "E80-A(2"
    ]
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "119."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "363–370"
    ],
    "title": [
      "Verification of RF and mixed-signal integrated circuits for substrate coupling effects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Owens",
        "given": "B.E."
      },
      {
        "family": "Adluri",
        "given": "S."
      },
      {
        "family": "Birrer",
        "given": "P."
      },
      {
        "family": "Shreeve",
        "given": "R."
      },
      {
        "family": "Arunachalam",
        "given": "S.K."
      },
      {
        "family": "Mayaram",
        "given": "K."
      }
    ],
    "citation-number": [
      "120."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "2005-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "382–391,"
    ],
    "title": [
      "Simulation and measurement of supply and substrate noise in mixed-signal ICs"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "literal": "SYSTEM-LEVEL MIXED-SIGNAL PLACEMENT AND ROUTING 121. C.D. Kimble, A.E. Dunlop, G.F. Gross, V.L. Hein, M.Y. Luong, K.J. Stern, and E.J. Swanson"
      }
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "72–78"
    ],
    "title": [
      "Autorouted analog VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A.E."
      },
      {
        "family": "Gross",
        "given": "G.F."
      },
      {
        "family": "Kimble",
        "given": "C.D."
      },
      {
        "family": "Luong",
        "given": "M.Y."
      },
      {
        "family": "Stern",
        "given": "K.J."
      },
      {
        "family": "Swanson",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "21–23"
    ],
    "title": [
      "Features in the LTX2 for analog layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.H."
      },
      {
        "family": "Kuh",
        "given": "E."
      }
    ],
    "citation-number": [
      "123."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "459–465,"
    ],
    "title": [
      "Glitter: A gridless variable width channel router"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-5"
    ]
  },
  {
    "author": [
      {
        "family": "Trnka",
        "given": "J."
      },
      {
        "family": "Hedman",
        "given": "R."
      },
      {
        "family": "Koehler",
        "given": "G."
      },
      {
        "family": "Lading",
        "given": "K."
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "IEEE ISSCC Digest of Technical Papers"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "260–261"
    ],
    "title": [
      "A device level auto place and wire methodology for analog and digital masterslices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gyurcsik",
        "given": "R.S."
      },
      {
        "family": "Jeen",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "125."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "436–442,"
    ],
    "title": [
      "A generalized approach to routing mixed analog and digital signal nets in a channel"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "126."
    ],
    "container-title": [
      "Proceedings of IEEE ISCAS"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "348–351"
    ],
    "title": [
      "Use of performance sensitivities in routing analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "127."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE DAC"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "561–566"
    ],
    "title": [
      "Constraint generation for routing analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Nag",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "128."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "394–399"
    ],
    "title": [
      "System-level routing of mixed-signal ASICs in WREN"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "129."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "497–510,"
    ],
    "title": [
      "Constraint-based channel routing for analog and mixed analog/digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "130."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "529–532"
    ],
    "title": [
      "Substrate-aware mixed-signal macrocell -placement in WRIGHT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "131."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "269–278,"
    ],
    "title": [
      "Substrate-aware mixed-signal macrocellplacement in WRIGHT"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "132."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "765–770"
    ],
    "title": [
      "Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "M."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "133."
    ],
    "container-title": [
      "IEEE TVLSI"
    ],
    "date": [
      "2008-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1713–1717,"
    ],
    "title": [
      "Fast substrate noise aware floorplanning for mixed signal SOC designs"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "literal": "MIXED-SIGNAL POWER DISTRIBUTION LAYOUT 134. B.R. Stanisic, R.A. Rutenbar, and L.R. Carley"
      }
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "17 4 1–17 4 5"
    ],
    "title": [
      "Power distribution synthesis for analog and mixed signal ASICs in RAIL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stanisic",
        "given": "B.R."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "135."
    ],
    "container-title": [
      "Proceedings of IEEE Custom IC Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "533–536"
    ],
    "title": [
      "Mixed-signal noise decoupling via simultaneous power distribution design and cell customization in RAIL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stanisic",
        "given": "B.R."
      },
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "136."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "226–238,"
    ],
    "title": [
      "Addressing substrate coupling in mixed-mode IC’s: Simulation and power distribution synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Stanisic",
        "given": "B.R."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "137."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "321–326,"
    ],
    "title": [
      "Addressing noise decoupling in mixed-signal ICs: Power distribution design and cell customization"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Stanisic",
        "given": "B.R."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "138."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.H."
      },
      {
        "family": "Ling",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "139."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "638–643"
    ],
    "title": [
      "Power supply noise analysis methodology for deep submicron VLSI chip design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "140."
    ],
    "container-title": [
      "Analog Circuit Design"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Huijsing",
        "given": "J.H."
      },
      {
        "family": "Plassche",
        "given": "R.J.",
        "particle": "van de"
      },
      {
        "family": "Sansen",
        "given": "W.M.C."
      }
    ],
    "location": [
      "Norwell, MA"
    ],
    "pages": [
      "127–146"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Synthesis and layout for mixed-signal ICs in the ACACIA system"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Vassiliou",
        "given": "I."
      },
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Demir",
        "given": "A."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "141."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE ICCAD"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "463–468"
    ],
    "title": [
      "A video driver system designed using a top-down constraint-driven methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "142."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "923–942,"
    ],
    "title": [
      "Automation of IC layout with analog constraints"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Demir",
        "given": "A."
      },
      {
        "family": "Felt",
        "given": "E."
      },
      {
        "family": "Liu",
        "given": "E."
      },
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Vassiliou",
        "given": "I."
      },
      {
        "family": "Top-Down",
        "given": "A."
      }
    ],
    "citation-number": [
      "143."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Constraint-Driven Design Methodology for Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sivilotti",
        "given": "M."
      }
    ],
    "citation-number": [
      "144."
    ],
    "container-title": [
      "Proceedings of the Fifth MIT Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "237–258"
    ],
    "title": [
      "A dynamically configurable architecture for prototyping analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.K.F."
      },
      {
        "family": "Gulak",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "145."
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "28–29,"
    ],
    "title": [
      "A field programmable analog array based on MOSFET transconductors"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.K.F."
      },
      {
        "family": "Gulak",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "146."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "198–199"
    ],
    "title": [
      "A transconductor-based field programmable analog array, IEEE ISSCC Digest of Technical Papers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Klein",
        "given": "H.W."
      }
    ],
    "citation-number": [
      "147."
    ],
    "container-title": [
      "Proceedings of the SPIE, International Society for Optical Engineering"
    ],
    "date": [
      "2607"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "pages": [
      "136–144"
    ],
    "title": [
      "Circuit development using EPAC technology: An analog FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bratt",
        "given": "A."
      },
      {
        "family": "Macbeth",
        "given": "I."
      }
    ],
    "citation-number": [
      "148."
    ],
    "container-title": [
      "Proceedings of ACM International Symposium on FPGAs"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "88–93"
    ],
    "title": [
      "Design and implementation of a field programmable analogue array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chow",
        "given": "P."
      },
      {
        "family": "Gulak",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "149."
    ],
    "container-title": [
      "Proceedings of ACM International Symposium on FPGAs"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "104–109"
    ],
    "title": [
      "A field programmable mixed analog digital array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Looby",
        "given": "C.A."
      },
      {
        "family": "Lyden",
        "given": "C."
      }
    ],
    "citation-number": [
      "150."
    ],
    "container-title": [
      "Proceedings of ACM International Symposium on FPGAs"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "137–141"
    ],
    "title": [
      "A CMOS continuous time field programmable analog array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      }
    ],
    "citation-number": [
      "151."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Field Programmable Gate Arrays"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Anadigm"
      }
    ],
    "citation-number": [
      "152."
    ],
    "publisher": [
      "USA"
    ],
    "title": [
      "Supplier of dynamically programmable analog signal processors (dpASP"
    ],
    "type": "book",
    "url": [
      "http://www.anadigm.com."
    ]
  },
  {
    "author": [
      {
        "family": "Hall",
        "given": "T.S."
      },
      {
        "family": "Hasler",
        "given": "P."
      },
      {
        "family": "Anderson",
        "given": "D.V."
      }
    ],
    "citation-number": [
      "153."
    ],
    "container-title": [
      "FPL’02: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field Programmable Logic and Applications"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "London, U.K"
    ],
    "pages": [
      "424–433"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Field programmable analog arrays: A floating-gate approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Basu",
        "given": "A."
      },
      {
        "family": "Brink",
        "given": "S."
      },
      {
        "family": "Schlottmann",
        "given": "C."
      },
      {
        "family": "Ramakrishnan",
        "given": "S."
      },
      {
        "family": "Petre",
        "given": "C."
      },
      {
        "family": "Koziol",
        "given": "S."
      },
      {
        "family": "Baskaya",
        "given": "F."
      },
      {
        "family": "Twigg",
        "given": "C.M."
      },
      {
        "family": "Hasler",
        "given": "P."
      }
    ],
    "citation-number": [
      "154."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1781–1794,"
    ],
    "title": [
      "A floating-gate-based field-programmable analog array"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Baskaya",
        "given": "F."
      },
      {
        "family": "Anderson",
        "given": "D.V."
      },
      {
        "family": "Hasler",
        "given": "P."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "155."
    ],
    "container-title": [
      "Proceedings of ECCTD"
    ],
    "date": [
      "2009-08"
    ],
    "location": [
      "Antalya, Turkey"
    ],
    "pages": [
      "619–622"
    ],
    "title": [
      "A generic reconfigurable array specification and programming environment (GRASPER"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Henrici",
        "given": "F."
      },
      {
        "family": "Trendelenburg",
        "given": "S."
      },
      {
        "family": "Ortmanns",
        "given": "M."
      },
      {
        "family": "Manoli",
        "given": "Y."
      }
    ],
    "citation-number": [
      "156."
    ],
    "container-title": [
      "Digest of Technical Papers in IEEE Solid-State Circuits Conference"
    ],
    "date": [
      "2008-02"
    ],
    "note": [
      "This page intentionally left blank III"
    ],
    "pages": [
      "70–596"
    ],
    "title": [
      "A continuous-time hexagonal field-programmable analog array in 0.13 μm CMOS with 186MHz GBW"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gérald",
        "given": "C."
      },
      {
        "family": "Gary",
        "given": "M."
      },
      {
        "family": "Gay",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Austin, TX"
    ],
    "publisher": [
      "IEEE International Conference on IC Design & Technology"
    ],
    "title": [
      "A high-level design rule library addressing CMOS and heterogeneous technologies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yayi",
        "given": "W."
      },
      {
        "family": "Brainard",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Bellingham, WA"
    ],
    "pages": [
      "215–218"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "Advanced Processes for 193-nm Immersion Lithography"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Carver",
        "given": "M."
      },
      {
        "family": "Conway",
        "given": "L."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Reading, MA"
    ],
    "pages": [
      "91–111"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Berg",
        "given": "M.",
        "particle": "de"
      },
      {
        "family": "Cheong",
        "given": "O."
      },
      {
        "family": "Kreveld",
        "given": "M.",
        "particle": "van"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Computational Geometry: Algorithms and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shamos",
        "given": "M.I."
      },
      {
        "family": "Hoey",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings 17th Annual Conference on Foundations of Computer Science"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Houston, TX"
    ],
    "pages": [
      "208–215"
    ],
    "title": [
      "Geometric intersection problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bently",
        "given": "J.L."
      },
      {
        "family": "Ottmann",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "643–647"
    ],
    "title": [
      "Algorithms for reporting and counting geometric intersections"
    ],
    "type": "article-journal",
    "volume": [
      "C-28(9"
    ]
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "K.-W."
      },
      {
        "family": "Nahar",
        "given": "S."
      },
      {
        "family": "Lo",
        "given": "C.-Y."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "640–647"
    ],
    "title": [
      "Time-efficient VLSI artwork analysis algorithms in GOALIE2"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Barry",
        "given": "W."
      },
      {
        "family": "Michael",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Parallel Programming: Techniques and Applications Using Networked Workstations and Parallel Computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Computational Geometry: Theory and Applications"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "403–416"
    ],
    "title": [
      "John Stable snap rounding"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Bozkus",
        "given": "Z."
      },
      {
        "family": "Grodd",
        "given": "L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Cell based parallel verification on an integrated circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "6,397,372"
    ]
  },
  {
    "author": [
      {
        "given": "L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Grodd Placement based design cells injection into an integrated circuit"
    ],
    "type": "article-journal",
    "volume": [
      "6,381,731"
    ]
  },
  {
    "author": [
      {
        "family": "Grodd",
        "given": "L."
      },
      {
        "family": "Todd",
        "given": "R."
      },
      {
        "family": "Tomblin",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Japan Patent"
    ],
    "date": [
      "2014"
    ],
    "title": [
      "Distribution of parallel operations"
    ],
    "type": "article-journal",
    "volume": [
      "5,496,986"
    ]
  },
  {
    "author": [
      {
        "family": "Or-Bach",
        "given": "Z."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "2014-09-03"
    ],
    "note": [
      "accessed October 10, 2014)."
    ],
    "title": [
      "Moore’s lag shifts paradigm of semi industry"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rosenbluth",
        "given": "A."
      },
      {
        "others": true
      },
      {
        "family": "Asai",
        "given": "S.",
        "particle": "d)"
      },
      {
        "others": true
      },
      {
        "family": "Shiraishi",
        "given": "N.",
        "particle": "e)"
      },
      {
        "others": true
      },
      {
        "family": "Ogawa",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of SPIE",
      "Optical/Laser Microlithography VII, Proceedings of SPIE",
      "Microelectronics Seminar",
      "J. Vac. Sci. Technol. B",
      "Technol. B"
    ],
    "date": [
      "1989",
      "c",
      "1983",
      "1992",
      "1992",
      "1994"
    ],
    "note": [
      "f) Noguchi, M. et al., Subhalf micron lithography system with phaseshifting effect, Optical/"
    ],
    "pages": [
      "217–230",
      "1190–1195,",
      "3023–3026,",
      "741–752",
      "19–30"
    ],
    "title": [
      "A critical examination of submicron optical lithography using simulated projection images",
      "Sci",
      "New imaging technique for 64M-DRAM, Optical/Laser Microlithography V",
      "The effective light source optimization with the modified beam for the depth-of-focus enhancements"
    ],
    "type": "article-journal",
    "volume": [
      "INTERFACE’89",
      "1",
      "10",
      "1674",
      "2197"
    ]
  },
  {
    "author": [
      {
        "family": "V",
        "given": "Laser Microlithography"
      },
      {
        "family": "SPIE",
        "given": "Proceedings",
        "particle": "of"
      },
      {
        "family": "Socha",
        "given": "R.J."
      },
      {
        "others": true
      },
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Capodieci",
        "given": "L."
      }
    ],
    "container-title": [
      "Proceedings of SPIE",
      "Proceedings of the 2001 ISPD, ACM",
      "imaging in KrF lithography using dipole illumination, Lithography for Semiconductor Manufacturing II, Proceedings of SPIE"
    ],
    "date": [
      "1992",
      "g",
      "2000",
      "2001",
      "2001"
    ],
    "editor": [
      {
        "family": "Eurlings",
        "given": "M.",
        "particle": "h)"
      },
      {
        "others": true
      }
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "92–104",
      "1140–1155",
      "52–55",
      "0 11–",
      "266–278"
    ],
    "title": [
      "Forbidden pitches for 130 nm lithography and below, Optical Microlithography XIII",
      "Impact of RET on physical layouts"
    ],
    "type": "paper-conference",
    "volume": [
      "1674",
      "4000",
      "4404"
    ]
  },
  {
    "author": [
      {
        "literal": "REFERENCES 1. M. Madou"
      }
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Fundamentals of Microfabrication: The Science of Miniaturization"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Handbook of Semiconductor Manufacturing Technology"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Nishi",
        "given": "Y."
      },
      {
        "family": "Doering",
        "given": "R."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Marcel Dekker"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Levinson",
        "given": "H."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "Principles of Lithography"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Introduction to Microlithography"
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd edn"
    ],
    "editor": [
      {
        "family": "Thompson",
        "given": "L."
      },
      {
        "family": "Willson",
        "given": "C.G."
      },
      {
        "family": "Bowden",
        "given": "M."
      }
    ],
    "location": [
      "Washington, DC"
    ],
    "publisher": [
      "American Chemical Society"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "5"
    ],
    "date": [
      "1998"
    ],
    "editor": [
      {
        "family": "Sheats",
        "given": "J.R."
      },
      {
        "family": "Smith",
        "given": "B."
      }
    ],
    "location": [
      "Microlithography",
      "New York"
    ],
    "publisher": [
      "Science and Technology, Marcel Dekker"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Handbook of Photomask Manufacturing Technology"
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Rizvi",
        "given": "S."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Eynon",
        "given": "B.",
        "suffix": "Jr."
      },
      {
        "family": "Wu",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Photomask Fabrication Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Introduction to Fourier Optics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bowden",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "note": [
      "2 of Ref. [4], and B. Smith, Optics for photolithography, chap. 3 of Ref. [5]."
    ],
    "title": [
      "The lithographic process: The physics, chap"
    ],
    "type": null
  },
  {
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Selected Papers on Resolution Enhancement Techniques in Optical Lithography"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      }
    ],
    "location": [
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abbe",
        "given": "E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Archiv Mikroskopische Anatomie"
    ],
    "date": [
      "1873"
    ],
    "note": [
      "also reproduced in Ref. [10]."
    ],
    "pages": [
      "413–468,"
    ],
    "title": [
      "Beiträge zur Theorie des Mikroskops und der mikroskopischen Wahrnehmung"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Rayleigh",
        "given": "L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Mag"
    ],
    "date": [
      "1896"
    ],
    "note": [
      "also reproduced in Ref. [10]."
    ],
    "pages": [
      "167–195,"
    ],
    "title": [
      "On the theory of optical instruments, with special reference to the microscope, Philos"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "note": [
      "also reproduced in Ref. [10]."
    ],
    "pages": [
      "44–50,"
    ],
    "title": [
      "Where is the lost resolution? Optical Microlithography V"
    ],
    "type": "paper-conference",
    "volume": [
      "633"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "B."
      },
      {
        "family": "Bourov",
        "given": "A."
      },
      {
        "family": "Kang",
        "given": "H."
      },
      {
        "family": "Cropanese",
        "given": "F."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Lafferty",
        "given": "N."
      },
      {
        "family": "Zavyalova",
        "given": "L."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "44–51,"
    ],
    "title": [
      "Water immersion optical lithography at 193 nm"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "377–395,"
    ],
    "title": [
      "Immersion lithography and its impact on semiconductor manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Owa",
        "given": "S."
      },
      {
        "family": "Nagasaka",
        "given": "H."
      },
      {
        "family": "Ishii",
        "given": "Y."
      },
      {
        "family": "Hirakawa",
        "given": "O."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "97–103,"
    ],
    "title": [
      "Advantage and feasibility of immersion lithography"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "Y."
      },
      {
        "family": "Brainard",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "Advanced Processes for 193-nm Immersion Lithography"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "Excimer Laser Lithography"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gwyn",
        "given": "C.W."
      },
      {
        "family": "Stulen",
        "given": "R."
      },
      {
        "family": "Sweeney",
        "given": "D."
      },
      {
        "family": "Attwood",
        "given": "D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "3142–3149,"
    ],
    "title": [
      "Extreme ultraviolet lithography"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Cerrina",
        "given": "F."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Handbook of Microlithography, Micromachining and Microfabrication"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Microlithography",
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "X-ray lithography, Chapter 3"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "McCord",
        "given": "M."
      },
      {
        "family": "Rooks",
        "given": "M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Handbook of Microlithography, Micromachining and Microfabrication"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Microlithography",
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "Electron beam lithography, Chapter 2"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "J. Micro/Nanolithogr. MEMS, MOEMS"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "033011,"
    ],
    "title": [
      "Future of multiple-e-beam direct-write systems"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Slot",
        "given": "E."
      },
      {
        "family": "Wieland",
        "given": "M.J."
      },
      {
        "family": "Boer",
        "given": "G.",
        "particle": "de"
      },
      {
        "family": "Kruit",
        "given": "P."
      },
      {
        "family": "Berge",
        "given": "G.F.",
        "particle": "ten"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Emerging Lithographic Technologies XII, Proceedings of SPIE"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "69211 ,"
    ],
    "title": [
      "MAPPER: High throughput maskless lithography"
    ],
    "type": "paper-conference",
    "volume": [
      "6921"
    ]
  },
  {
    "author": [
      {
        "family": "Wieland",
        "given": "M.J."
      },
      {
        "family": "Boer",
        "given": "G.",
        "particle": "de"
      },
      {
        "family": "Berge",
        "given": "G.F.",
        "particle": "ten"
      },
      {
        "family": "Kervinck",
        "given": "M.",
        "particle": "van"
      },
      {
        "family": "Jager",
        "given": "R."
      },
      {
        "family": "Peijster",
        "given": "J.J.M."
      },
      {
        "family": "Slot",
        "given": "E."
      },
      {
        "family": "Steenbrink",
        "given": "S.W.H.K."
      },
      {
        "family": "Teepen",
        "given": "T.F."
      },
      {
        "family": "Kampherbeek",
        "given": "B.J."
      },
      {
        "given": "M.A.P.P.E.R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Alternative Lithographic Technologies II, Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "76370 ,"
    ],
    "title": [
      "High-throughput maskless lithography"
    ],
    "type": "paper-conference",
    "volume": [
      "7637"
    ]
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Fujiwara",
        "given": "T."
      },
      {
        "family": "Hada",
        "given": "K."
      },
      {
        "family": "Hirayanagi",
        "given": "N."
      },
      {
        "family": "Kawata",
        "given": "S."
      },
      {
        "family": "Morita",
        "given": "K."
      },
      {
        "family": "Okamoto",
        "given": "K."
      },
      {
        "family": "Okino",
        "given": "T."
      },
      {
        "family": "Shimizu",
        "given": "S."
      },
      {
        "family": "Yahiro",
        "given": "T."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Emerging Lithographic Technologies IV, Proceedings of SPIE"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "214–224"
    ],
    "title": [
      "Nikon EB Stepper: System concept and countermeasures for critical issues"
    ],
    "type": "paper-conference",
    "volume": [
      "3997"
    ]
  },
  {
    "author": [
      {
        "family": "McCord",
        "given": "M.A."
      },
      {
        "family": "Petric",
        "given": "P."
      },
      {
        "family": "Ummethala",
        "given": "U."
      },
      {
        "family": "Carroll",
        "given": "A."
      },
      {
        "family": "Kojima",
        "given": "S."
      },
      {
        "family": "Grella",
        "given": "L."
      },
      {
        "family": "Shriyan",
        "given": "S."
      },
      {
        "family": "Rettner",
        "given": "C.T."
      },
      {
        "family": "Bevis",
        "given": "C.F."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Alternative Lithographic Technologies IV, Proceedings of SPIE"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "832811,"
    ],
    "title": [
      "REBL: Design progress toward 16nm half-pitch electron-beam lithography"
    ],
    "type": "paper-conference",
    "volume": [
      "8323"
    ]
  },
  {
    "author": [
      {
        "family": "Gubiotti",
        "given": "T."
      },
      {
        "family": "Sun",
        "given": "J.F."
      },
      {
        "family": "Freed",
        "given": "R."
      },
      {
        "family": "Kidwingira",
        "given": "F."
      },
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "family": "Bevis",
        "given": "C."
      },
      {
        "family": "Carroll",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "86800 ,"
    ],
    "title": [
      "Reflective electron beam lithography: Lithography results using CMOS controlled digital pattern generator chip, Alternative Lithographic Technologies V"
    ],
    "type": "paper-conference",
    "volume": [
      "8680"
    ]
  },
  {
    "author": [
      {
        "family": "Carroll",
        "given": "A."
      },
      {
        "family": "Grella",
        "given": "L."
      },
      {
        "family": "Murray",
        "given": "K."
      },
      {
        "family": "McCord",
        "given": "M.A."
      },
      {
        "family": "Petric",
        "given": "P."
      },
      {
        "family": "Tong",
        "given": "W.M."
      },
      {
        "family": "Bevis",
        "given": "C.F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Alternative Lithographic Technologies VI, Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "904917,"
    ],
    "title": [
      "The REBL DPG: Recent innovations and remaining challenges"
    ],
    "type": "paper-conference",
    "volume": [
      "9049"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1965"
    ],
    "note": [
      "also reproduced in Ref. [10]."
    ],
    "pages": [
      "114–117,"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1975"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "note": [
      "also reproduced in Ref. [10]."
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Progress in digital integrated electronics, IEDM 1975 Technical Digest"
    ],
    "type": null
  },
  {
    "citation-number": [
      "31."
    ],
    "date": [
      "2003",
      "2003"
    ],
    "location": [
      "Washington, DC"
    ],
    "note": [
      "Accessed on October 13 2014."
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "title": [
      "Edition, Semiconductor Industry Association"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/Links/2003ITRS/Home2003.htm."
    ]
  },
  {
    "citation-number": [
      "32."
    ],
    "date": [
      "2013",
      "2013"
    ],
    "location": [
      "Washington, DC"
    ],
    "note": [
      "Accessed on October 13 2014."
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "title": [
      "Edition, Semiconductor Industry Association"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/Links/2013ITRS/Summary2013.htm."
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "X."
      },
      {
        "family": "Lee",
        "given": "W.-C."
      },
      {
        "family": "Kuo",
        "given": "C."
      },
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "family": "Kedzierski",
        "given": "J."
      },
      {
        "family": "Anderson",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "pages": [
      "67–70"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Sub 50-nm FinFET: PMOS, IEDM ’99 Technical Digest"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "W.-C."
      },
      {
        "family": "Kedzierski",
        "given": "J."
      },
      {
        "family": "Takeuchi",
        "given": "H."
      },
      {
        "family": "Asano",
        "given": "K."
      },
      {
        "family": "Kuo",
        "given": "C."
      },
      {
        "family": "Anderson",
        "given": "E."
      },
      {
        "family": "King",
        "given": "T.-J."
      },
      {
        "family": "Bokor",
        "given": "J."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "2320–2325,"
    ],
    "title": [
      "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "given": "IntelPR"
      }
    ],
    "citation-number": [
      "35."
    ],
    "note": [
      "Accessed on December 1 2015."
    ],
    "title": [
      "Intel 22nm 3-D Tri-Gate Transistor Technology"
    ],
    "type": null,
    "url": [
      "http://newsroom.intel.com/docs/DOC-2032."
    ]
  },
  {
    "author": [
      {
        "family": "Cumming",
        "given": "D.R.S."
      },
      {
        "family": "Thoms",
        "given": "S."
      },
      {
        "family": "Weaver",
        "given": "J.M.R."
      },
      {
        "family": "Beaumont",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Microelectron. Eng"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "423–425,"
    ],
    "title": [
      "3 nm NiCr wires made using electron beam lithography and PMMA resist"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Dorp",
        "given": "W.F.",
        "particle": "van"
      },
      {
        "family": "Zhang",
        "given": "X."
      },
      {
        "family": "Feringa",
        "given": "B.L."
      },
      {
        "family": "Hansen",
        "given": "T.W."
      },
      {
        "family": "Wagner",
        "given": "J.B."
      },
      {
        "family": "Hosson",
        "given": "J.T.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "ACS Nano"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "10076–10081,"
    ],
    "title": [
      "Molecule-bymolecule writing using a focused electron beam"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "T.H.P."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "J. Vac. Sci. Technol"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "1271–1275,"
    ],
    "title": [
      "Proximity effect in electron-beam lithography"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Owen",
        "given": "G."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1889–1892,"
    ],
    "title": [
      "Methods for proximity effect correction in electron lithography"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Owen",
        "given": "G."
      },
      {
        "family": "Rissman",
        "given": "P."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "3573–3581,"
    ],
    "title": [
      "Proximity effect correction for electron beam lithography by equalization of background dose"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "A.K.K."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Bellingham, WA"
    ],
    "publisher": [
      "SPIE Press"
    ],
    "title": [
      "Resolution Enhancement Techniques in Optical Lithography"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rosenbluth",
        "given": "A."
      },
      {
        "family": "Goodman",
        "given": "D."
      },
      {
        "family": "Lin",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "1190–1195,"
    ],
    "title": [
      "A critical examination of submicron optical lithography using simulated projection images"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Chien",
        "given": "P."
      },
      {
        "family": "Chen",
        "given": "M."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "35–40"
    ],
    "title": [
      "Proximity effects in submicron optical lithography, Optical Microlithography VI"
    ],
    "type": "paper-conference",
    "volume": [
      "772"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Morrow",
        "given": "J."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "892–911"
    ],
    "title": [
      "SEMATECH J111 Project: OPC validation, Optical Microlithography XI"
    ],
    "type": "paper-conference",
    "volume": [
      "3334"
    ]
  },
  {
    "author": [
      {
        "family": "Shibuya",
        "given": "Masato"
      }
    ],
    "citation-number": [
      "45."
    ],
    "genre": [
      "[Japan Patent Office Laid- Open Patent Publication (A) Showa 57-62052,"
    ],
    "note": [
      "Patent Publication (B) Showa 62– 50811] (filed Sept. 30, 1980, published April 14, 1982, issued October 27, 1987)."
    ],
    "title": [
      "透過照明用被投影原板 [Projection master for use with transmitted illumination], 公開特許公報 (Α) 昭 57–62052, 特許公報 (B) 昭 62–50811"
    ],
    "type": "patent"
  },
  {
    "note": [
      "558 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Levenson",
        "given": "M.D."
      },
      {
        "family": "Viswanathan",
        "given": "N.S."
      },
      {
        "family": "Simpson",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "1828–1836,"
    ],
    "title": [
      "Improving resolution in photolithography with a phase-shifting mask"
    ],
    "type": "article-journal",
    "volume": [
      "ED-29"
    ]
  },
  {
    "author": [
      {
        "family": "Levenson",
        "given": "M.D."
      },
      {
        "family": "Goodman",
        "given": "D.S."
      },
      {
        "family": "Lindsey",
        "given": "S."
      },
      {
        "family": "Bayer",
        "given": "P.W."
      },
      {
        "family": "Santini",
        "given": "H.A.E."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "753–763,"
    ],
    "title": [
      "The phase-shifting mask II: Imaging simulations and submicrometer resist exposures"
    ],
    "type": "article-journal",
    "volume": [
      "ED-31"
    ]
  },
  {
    "author": [
      {
        "family": "Terasawa",
        "given": "T."
      },
      {
        "family": "Hasegawa",
        "given": "N."
      },
      {
        "family": "Kurosaki",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Optical/Laser Microlithography II, Proceedings of SPIE"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "0.3-micron optical lithography using a phase-shifting mask"
    ],
    "type": "paper-conference",
    "volume": [
      "1088"
    ]
  },
  {
    "author": [
      {
        "family": "Nitayama",
        "given": "A."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Hashimoto",
        "given": "K."
      },
      {
        "family": "Shigemitsu",
        "given": "F."
      },
      {
        "family": "Nakase",
        "given": "M."
      }
    ],
    "citation-number": [
      "49."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "pages": [
      "57–60"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "New phase shifting mask with selfaligned phase shifters for a quarter micron lithography, IEDM 1989 Technical Digest"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Uchino",
        "given": "S."
      },
      {
        "family": "Nasegawa",
        "given": "N."
      },
      {
        "family": "Yamanaka",
        "given": "T."
      },
      {
        "family": "Terasawa",
        "given": "T."
      },
      {
        "family": "Okazaki",
        "given": "S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Jpn. J. Appl. Phys"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1131–1136,"
    ],
    "title": [
      "A novel optical lithography technique using the phase-shifter fringe"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Jinbo",
        "given": "H."
      },
      {
        "family": "Yamashita",
        "given": "Y."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEDM 1990 Technical Digest"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "825–828,"
    ],
    "title": [
      "0.2 mm or less i-line lithography by phase-shifting-mask technology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Toh",
        "given": "K.K.H."
      },
      {
        "family": "Dao",
        "given": "G."
      },
      {
        "family": "Singh",
        "given": "R."
      },
      {
        "family": "Gaw",
        "given": "H."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "10th Annual Symposium on Microlithography, Proceedings of SPIE"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Sunnyvale, CA"
    ],
    "pages": [
      "27–53"
    ],
    "title": [
      "Chromeless phase-shifted masks: A new approach to phase-shifting masks"
    ],
    "type": "paper-conference",
    "volume": [
      "1496"
    ]
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Todokoro",
        "given": "Y."
      },
      {
        "family": "Hirai",
        "given": "Y."
      },
      {
        "family": "Inoue",
        "given": "M."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "101–110"
    ],
    "title": [
      "Transparent phase shifting mask with multistage phase shifter and comb-shaped shifter, Optical/Laser Microlithography IV"
    ],
    "type": "paper-conference",
    "volume": [
      "1463"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J.F."
      },
      {
        "family": "Petersen",
        "given": "J.S."
      },
      {
        "family": "Socha",
        "given": "R."
      },
      {
        "family": "Laidig",
        "given": "T."
      },
      {
        "family": "Wampler",
        "given": "K.E."
      },
      {
        "family": "Nakagawa",
        "given": "K."
      },
      {
        "family": "Hughes",
        "given": "G."
      },
      {
        "family": "MacDonald",
        "given": "S."
      },
      {
        "family": "Ng",
        "given": "W."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Optical Microlithography XIV, Proceedings of SPIE"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "515–533"
    ],
    "title": [
      "Binary halftone chromeless PSM technology for λ/4 optical lithography"
    ],
    "type": "paper-conference",
    "volume": [
      "4346"
    ]
  },
  {
    "author": [
      {
        "family": "Den Broeke",
        "given": "D.J.",
        "particle": "Van"
      },
      {
        "family": "Chen",
        "given": "J.F."
      },
      {
        "family": "Laidig",
        "given": "T.L."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Wampler",
        "given": "K.E."
      },
      {
        "family": "Socha",
        "given": "R.J."
      },
      {
        "family": "Petersen",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "229–242,"
    ],
    "title": [
      "Complex two dimensional pattern lithography using chromeless phase lithography (CPL"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "Y.-C."
      },
      {
        "family": "Anderson",
        "given": "E.H."
      },
      {
        "family": "Schattenburg",
        "given": "M.L."
      },
      {
        "family": "Smith",
        "given": "H.I."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "J. Vac. Sci. Technol., B"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "150–153,"
    ],
    "title": [
      "Use of a pi-phase shifting x-ray mask to increase the intensity slope at feature edges"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Kalk",
        "given": "F.D."
      },
      {
        "family": "French",
        "given": "R.H."
      },
      {
        "family": "Alpay",
        "given": "H.U."
      },
      {
        "family": "Hughes",
        "given": "G."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Kawasaki City, Kanagawa, Japan"
    ],
    "pages": [
      "64–70"
    ],
    "title": [
      "Attenuated phase shifting photomasks fabricated from Cr-based embedded shifter blanks, Photomask and X-Ray Mask Technology"
    ],
    "type": "paper-conference",
    "volume": [
      "2254"
    ]
  },
  {
    "author": [
      {
        "family": "O. Lummer",
        "particle": "also are presented by"
      },
      {
        "family": "Reiche",
        "given": "F."
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "1910"
    ],
    "genre": [
      "[10],"
    ],
    "location": [
      "Braunschweig, Germany"
    ],
    "publisher": [
      "Vieweg und Sohn"
    ],
    "title": [
      "Ernst Abbe’s lecture notes on off-axis resolution for microscopy are mentioned in Ref",
      "Die Lehre von der Bildentstehung im Mikroskop von Ernst Abbe"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Fehrs",
        "given": "D.L."
      },
      {
        "family": "Lovering",
        "given": "H.B."
      },
      {
        "family": "Scruton",
        "given": "R.T."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of KTI Microelectronics Seminar INTERFACE’89"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "217–230"
    ],
    "title": [
      "Illuminator modification of an optical aligner"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asai",
        "given": "S."
      },
      {
        "family": "Hanyu",
        "given": "I."
      },
      {
        "family": "Hikosaka",
        "given": "K."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "3023–3026,"
    ],
    "title": [
      "High performance optical lithography using a separated light source"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Noguchi",
        "given": "M."
      },
      {
        "family": "Muraki",
        "given": "M."
      },
      {
        "family": "Iwasaki",
        "given": "Y."
      },
      {
        "family": "Suzuki",
        "given": "A."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "92–104"
    ],
    "title": [
      "Subhalf micron lithography system with phaseshifting effect, Optical/Laser Microlithography V"
    ],
    "type": "paper-conference",
    "volume": [
      "1674"
    ]
  },
  {
    "author": [
      {
        "family": "Shiraishi",
        "given": "N."
      },
      {
        "family": "Hirukawa",
        "given": "S."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Magome",
        "given": "N."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "741–752"
    ],
    "title": [
      "New imaging technique for 64M-DRAM, Optical/Laser Microlithography V"
    ],
    "type": "paper-conference",
    "volume": [
      "1674"
    ]
  },
  {
    "author": [
      {
        "family": "Ogawa",
        "given": "T."
      },
      {
        "family": "Uematsu",
        "given": "M."
      },
      {
        "family": "Ishimaru",
        "given": "T."
      },
      {
        "family": "Kimura",
        "given": "M."
      },
      {
        "family": "Tsumori",
        "given": "T."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "19–30"
    ],
    "title": [
      "The effective light source optimization with the modified beam for the depth-of-focus enhancements, Optical/Laser Microlithography VII"
    ],
    "type": "paper-conference",
    "volume": [
      "2197"
    ]
  },
  {
    "author": [
      {
        "family": "Socha",
        "given": "R.J."
      },
      {
        "family": "Dusa",
        "given": "M.V."
      },
      {
        "family": "Capodieci",
        "given": "L."
      },
      {
        "family": "Finders",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "J.F."
      },
      {
        "family": "Flagello",
        "given": "D.G."
      },
      {
        "family": "Cummings",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Optical Microlithography XIII, Proceedings of SPIE"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "1140–1155"
    ],
    "title": [
      "Forbidden pitches for 130 nm lithography and below"
    ],
    "type": "paper-conference",
    "volume": [
      "4000"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Capodieci",
        "given": "L."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proceedings of the 2001 ISPD, ACM"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "52–55"
    ],
    "title": [
      "Impact of RET on physical layouts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eurlings",
        "given": "M."
      },
      {
        "family": "Setten",
        "given": "E.",
        "particle": "van"
      },
      {
        "family": "Torres",
        "given": "J.A."
      },
      {
        "family": "Dusa",
        "given": "M.V."
      },
      {
        "family": "Socha",
        "given": "R.J."
      },
      {
        "family": "Capodieci",
        "given": "L."
      },
      {
        "family": "Finders",
        "given": "J."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of SPIE, Edinburgh, United Kingdom"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "266–278"
    ],
    "title": [
      "0.11-μm imaging in KrF lithography using dipole illumination, Lithography for Semiconductor Manufacturing II"
    ],
    "type": "article-journal",
    "volume": [
      "4404"
    ]
  },
  {
    "author": [
      {
        "family": "Rayleigh",
        "given": "Lord"
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Wood, Philos. Mag"
    ],
    "date": [
      "1907"
    ],
    "pages": [
      "60–65,"
    ],
    "title": [
      "On the remarkable case of diffraction spectra described by Prof"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Estroff",
        "given": "A."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Bourov",
        "given": "A."
      },
      {
        "family": "Cropanese",
        "given": "F.C."
      },
      {
        "family": "Lafferty",
        "given": "N.V."
      },
      {
        "family": "Zavyalova",
        "given": "L.V."
      },
      {
        "family": "Smith",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Optical Microlithography XVII, Proceedings of SPIE"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "1069–1080"
    ],
    "title": [
      "Maskinduced polarization"
    ],
    "type": "paper-conference",
    "volume": [
      "5377"
    ]
  },
  {
    "author": [
      {
        "family": "Ebbesen",
        "given": "T.W."
      },
      {
        "family": "Lezec",
        "given": "H.J."
      },
      {
        "family": "Ghaemi",
        "given": "H.F."
      },
      {
        "family": "Thio",
        "given": "T."
      },
      {
        "family": "Wolff",
        "given": "P.A."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "667–669,"
    ],
    "title": [
      "Extraordinary optical transmission through sub-wavelength hole arrays"
    ],
    "type": "article-journal",
    "volume": [
      "391"
    ]
  },
  {
    "author": [
      {
        "family": "Koay",
        "given": "C.-S."
      },
      {
        "family": "Holmes",
        "given": "S."
      },
      {
        "family": "Petrillo",
        "given": "K."
      },
      {
        "family": "Colburn",
        "given": "M."
      },
      {
        "family": "Burns",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Optical Microlithography XXIII, Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "764009,"
    ],
    "title": [
      "Evaluation of double-patterning techniques for advanced logic nodes"
    ],
    "type": "paper-conference",
    "volume": [
      "7640"
    ]
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Pietromonaco",
        "given": "D."
      },
      {
        "family": "Graf",
        "given": "M."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "79740 ,"
    ],
    "title": [
      "Decomposition-aware standard cell design flows to enable double-patterning technology, Design for Manufacturability through Design-Process Integration V"
    ],
    "type": "paper-conference",
    "volume": [
      "7974"
    ]
  },
  {
    "author": [
      {
        "family": "Bencher",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Dai",
        "given": "H."
      },
      {
        "family": "Montgomery",
        "given": "W."
      },
      {
        "family": "Huli",
        "given": "L."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Optical Microlithography XXI, Proceedings of SPIE"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "69244 ,"
    ],
    "title": [
      "22nm half-pitch patterning by CVD spacer self alignment double patterning (SADP"
    ],
    "type": "paper-conference",
    "volume": [
      "6924"
    ]
  },
  {
    "author": [
      {
        "family": "Oyama",
        "given": "K."
      },
      {
        "family": "Nishimura",
        "given": "E."
      },
      {
        "family": "Kushibiki",
        "given": "M."
      },
      {
        "family": "Hasebe",
        "given": "K."
      },
      {
        "family": "Nakajima",
        "given": "S."
      },
      {
        "family": "Murakami",
        "given": "H."
      },
      {
        "family": "Hara",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Advances in Resist Materials and Processing Technology XXVII Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "763907,"
    ],
    "title": [
      "The important challenge to extend spacer DP process towards 22nm and beyond"
    ],
    "type": "paper-conference",
    "volume": [
      "7639"
    ]
  },
  {
    "author": [
      {
        "family": "Yaegashi",
        "given": "H."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "International Symposium on Lithography Extensions"
    ],
    "date": [
      "2010",
      "2010-10-21"
    ],
    "location": [
      "Kobe, Japan"
    ],
    "note": [
      "Yaegashi.pdf. Accessed on April 27 2015."
    ],
    "title": [
      "Important challenge for the extension of Spacer DP process"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.sematech.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Yaegshi",
        "given": "H."
      },
      {
        "family": "Oyama",
        "given": "K."
      },
      {
        "family": "Yabe",
        "given": "K."
      },
      {
        "family": "Yamauchi",
        "given": "S."
      },
      {
        "family": "Hara",
        "given": "A."
      },
      {
        "family": "Natori",
        "given": "S."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "J. Photopolym. Sci. Technol"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "491–495,"
    ],
    "title": [
      "Important challenge for optical lithography extension utilizing double patterning process"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Borodovsky",
        "given": "Y."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "SEMATECH Maskless Lithography and Multibeam Mask Writer Workshop"
    ],
    "date": [
      "2010-05"
    ],
    "location": [
      "New York, NY"
    ],
    "title": [
      "MP Processing for MP Processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Borodovsky",
        "given": "Y."
      }
    ],
    "citation-number": [
      "77."
    ],
    "date": [
      "2012-06-11"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Complementary Lithography at Insertion and Beyond, Semicon West 2012"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lam",
        "given": "D.K."
      },
      {
        "family": "Liu",
        "given": "E.D."
      },
      {
        "family": "Smayling",
        "given": "M.C."
      },
      {
        "family": "Prescop",
        "given": "T."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Alternative Lithographic Technologies III Proceedings of SPIE"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "797011,"
    ],
    "title": [
      "E-beam to complement optical lithography for 1D layouts"
    ],
    "type": "paper-conference",
    "volume": [
      "7970"
    ]
  },
  {
    "author": [
      {
        "family": "Merritt",
        "given": "Rick"
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "9/11/2014"
    ],
    "note": [
      "Accessed on April 27 2015."
    ],
    "title": [
      "Intel Opens Door on 7nm, Foundry: EUV not needed at 10, 7nm"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eetimes.com/document.asp?doc_id=1323865."
    ]
  },
  {
    "author": [
      {
        "family": "Tian",
        "given": "H."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Ma",
        "given": "Q."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "868407,"
    ],
    "title": [
      "Evaluation of cost-driven triple patterning lithography decomposition, Design for Manufacturability through Design-Process Integration VII"
    ],
    "type": "paper-conference",
    "volume": [
      "8684"
    ]
  },
  {
    "author": [
      {
        "family": "Nakayama",
        "given": "K."
      },
      {
        "family": "Kodama",
        "given": "C."
      },
      {
        "family": "Kotani",
        "given": "T."
      },
      {
        "family": "Nojima",
        "given": "S."
      },
      {
        "family": "Mimotogi",
        "given": "S."
      },
      {
        "family": "Miyamoto",
        "given": "S."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "83270 ,"
    ],
    "title": [
      "Self-aligned double and quadruple patterning layout principle, Design for Manufacturability through Design-Process Integration VI"
    ],
    "type": "paper-conference",
    "volume": [
      "8327"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "W."
      },
      {
        "family": "Chen",
        "given": "Y."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "86840 ,"
    ],
    "title": [
      "Process characteristics and layout decomposition of self-aligned sextuple patterning, Design for Manufacturability through Design-Process Integration VII"
    ],
    "type": "paper-conference",
    "volume": [
      "8684"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S.O."
      },
      {
        "family": "Solak",
        "given": "H."
      },
      {
        "family": "Stoykovich",
        "given": "M."
      },
      {
        "family": "Ferrier",
        "given": "N."
      },
      {
        "family": "Pablo",
        "given": "J.",
        "particle": "de"
      },
      {
        "family": "Nealey",
        "given": "P."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2003-07"
    ],
    "pages": [
      "411–414,"
    ],
    "title": [
      "Epitaxial self-assembly of block copolymers on lithographically defined nanopatterned substrates"
    ],
    "type": "article-journal",
    "volume": [
      "424"
    ]
  },
  {
    "author": [
      {
        "family": "Stoykovich",
        "given": "M."
      },
      {
        "family": "Müller",
        "given": "M."
      },
      {
        "family": "Kim",
        "given": "S.O."
      },
      {
        "family": "Solak",
        "given": "H."
      },
      {
        "family": "Edwards",
        "given": "E."
      },
      {
        "family": "Pablo",
        "given": "J.",
        "particle": "de"
      },
      {
        "family": "Nealey",
        "given": "P."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2005-06-03"
    ],
    "pages": [
      "1442–1446,"
    ],
    "title": [
      "Directed assembly of block copolymer blends into nonregular device-oriented structures"
    ],
    "type": "article-journal",
    "volume": [
      "308"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "E."
      },
      {
        "family": "Stoykovich",
        "given": "M."
      },
      {
        "family": "Müller",
        "given": "M."
      },
      {
        "family": "Solak",
        "given": "H."
      },
      {
        "family": "Pablo",
        "given": "J.",
        "particle": "de"
      },
      {
        "family": "Nealey",
        "given": "P."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "J. Polym. Sci. Part B: Polym. Phys"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "3444–3459,"
    ],
    "title": [
      "Mechanism and kinetics of ordering in diblock copolymer thin films on chemically nanopatterned substrates"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Torres",
        "given": "J.A.R."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "SEMATECH 2006 Litho Forum, Poster IM06"
    ],
    "title": [
      "Contemporary design paradigms applied to novel lithography"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "C.T."
      },
      {
        "family": "Bezencenet",
        "given": "O."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "IEEE Trans. Nanotechnol"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "412–415,"
    ],
    "title": [
      "Nanometer-scale pattern registration and alignment by directed diblock copolymer self-assembly"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "C.T."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "163116,"
    ],
    "title": [
      "Self-aligned self assembly of multi-nanowire silicon field effect transistors"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "C.T."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "Proceedings of the IEEE 2005 Custom Integrated Circuits Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "IEEE Piscataway, NJ"
    ],
    "pages": [
      "87–91"
    ],
    "title": [
      "Integration of self assembly for semiconductor microelectronics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bang",
        "given": "J."
      },
      {
        "family": "Jeong",
        "given": "U."
      },
      {
        "family": "Ryu",
        "given": "D.Y."
      },
      {
        "family": "Russell",
        "given": "T.P."
      },
      {
        "family": "Hawker",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Mater"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "21,4769–4792,"
    ],
    "title": [
      "Block copolymer nanolithography: Translation of molecular level control to nanoscale patterns, Adv"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Herr",
        "given": "D.J.C."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "J. Mater. Res"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "122–139,"
    ],
    "title": [
      "Directed block copolymer self-assembly for nanoelectronics fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Galatsis",
        "given": "K."
      },
      {
        "family": "Wang",
        "given": "K.L."
      },
      {
        "family": "Ozkan",
        "given": "M."
      },
      {
        "family": "Ozkan",
        "given": "C.S."
      },
      {
        "family": "Huang",
        "given": "Y."
      },
      {
        "family": "Chang",
        "given": "J.P."
      },
      {
        "family": "Monbouquette",
        "given": "H.G."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Nealey",
        "given": "P.F."
      },
      {
        "family": "Botros",
        "given": "Y."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "Adv. Mater"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "769–778,"
    ],
    "title": [
      "Patterning and templating for nanoelectronics"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "Kim",
        "given": "H.-C."
      },
      {
        "family": "Cheng",
        "given": "J."
      },
      {
        "family": "Rettner",
        "given": "C."
      },
      {
        "family": "Park",
        "given": "O.-H."
      },
      {
        "family": "Miller",
        "given": "R."
      },
      {
        "family": "Hart",
        "given": "M."
      },
      {
        "family": "Sundström",
        "given": "L."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "Advances in Resist Materials and Processing Technology XXIV, Proceedings of SPIE"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "65191 ,"
    ],
    "title": [
      "Self-aligned, self-assembled organosilicate line patterns of ~20nm half-pitch from block co-polymer mediated self-assembly"
    ],
    "type": "paper-conference",
    "volume": [
      "6519"
    ]
  },
  {
    "citation-number": [
      "560"
    ],
    "title": [
      "References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "Proceedings of the 12th International Conference on VLSI Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "111–119"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Design for manufacturing in the semiconductor industry: The litho/design workshops"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "54–65"
    ],
    "title": [
      "Advanced data preparation and design automation, Photomask and Next-Generation Lithography Mask Technology IX"
    ],
    "type": "paper-conference",
    "volume": [
      "4754"
    ]
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L.W."
      },
      {
        "family": "Northrop",
        "given": "G.A."
      },
      {
        "family": "Culp",
        "given": "J."
      },
      {
        "family": "Sigal",
        "given": "L."
      },
      {
        "family": "Barish",
        "given": "A."
      },
      {
        "family": "Fonseca",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "Design and Process Integration for Microelectronic Manufacturing, Proceedings of SPIE"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "1–14"
    ],
    "title": [
      "Layout optimization at the pinnacle of optical lithography"
    ],
    "type": "paper-conference",
    "volume": [
      "5042"
    ]
  },
  {
    "author": [
      {
        "family": "Capodieci",
        "given": "L."
      },
      {
        "family": "Gupta",
        "given": "P."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Yang",
        "given": "J."
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "Proceedings of the 41st Design Automation Conference, ACM"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "311–316"
    ],
    "title": [
      "Toward a methodology for a manufacturability-driven design rule exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otto",
        "given": "O.W."
      },
      {
        "family": "Garofalo",
        "given": "J.G."
      },
      {
        "family": "Low",
        "given": "K.K."
      },
      {
        "family": "Yuan",
        "given": "C.-M."
      },
      {
        "family": "Henderson",
        "given": "R.C."
      },
      {
        "family": "Pierrat",
        "given": "C."
      },
      {
        "family": "Kostelak",
        "given": "R.L."
      },
      {
        "family": "Vaidya",
        "given": "S."
      },
      {
        "family": "Vasudev",
        "given": "P.K."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "278–293"
    ],
    "title": [
      "Automated optical proximity correction: A rules-based approach, Optical/Laser Microlithography VII"
    ],
    "type": "paper-conference",
    "volume": [
      "2197"
    ]
  },
  {
    "citation-number": [
      "99."
    ],
    "title": [
      "SVRF (Standard Verification Rule Format) is the scripting language for Mentor Graphics Calibre® products"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Garofalo",
        "given": "J."
      },
      {
        "family": "Biddick",
        "given": "C."
      },
      {
        "family": "Kostelak",
        "given": "R.L."
      },
      {
        "family": "Vaidya",
        "given": "S."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "2651–2658,"
    ],
    "title": [
      "Mask assisted off-axis illumination technique for random logic"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J.F."
      },
      {
        "family": "Matthews",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "101."
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "Patent 5,242,770,"
    ],
    "note": [
      "issued September 7,"
    ],
    "title": [
      "Mask for photolithography, U.S"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "B.E.A."
      },
      {
        "family": "Sayegh",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "102."
    ],
    "container-title": [
      "Opt. Eng"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "781–784,"
    ],
    "title": [
      "Reduction of errors of microphotographic reproductions by optimal correction of original masks"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Nashold",
        "given": "K.M."
      },
      {
        "family": "Saleh",
        "given": "B.E.A."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "J. Opt. Soc. Am. A"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "635–643,"
    ],
    "title": [
      "Image construction through diffraction-limited high-contrast imaging systems: An iterative approach"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "B.E.A."
      },
      {
        "family": "Nashold",
        "given": "K."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Appl. Opt"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "1432–1437,"
    ],
    "title": [
      "Image construction: Optimum amplitude and phase masks in photolithography"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "B.E.A."
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "Image Recovery: Theory and Application"
    ],
    "date": [
      "1987"
    ],
    "editor": [
      {
        "family": "Stark",
        "given": "H."
      }
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "463–498"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Image synthesis: Discovery instead of recovery, Chapter 12"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cobb",
        "given": "N.B."
      },
      {
        "family": "Zakhor",
        "given": "A."
      }
    ],
    "citation-number": [
      "106."
    ],
    "container-title": [
      "15th Annual BACUS Symposium on Photomask Technology and Management, Proceedings of SPIE"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "534–545"
    ],
    "title": [
      "Fast sparse aerial-image calculation for OPC"
    ],
    "type": "paper-conference",
    "volume": [
      "2621"
    ]
  },
  {
    "author": [
      {
        "family": "Hopkins",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "107."
    ],
    "container-title": [
      "R. Soc. London Ser. A"
    ],
    "date": [
      "1953"
    ],
    "pages": [
      "408–432,"
    ],
    "title": [
      "On the diffraction theory of optical images, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "217"
    ]
  },
  {
    "author": [
      {
        "family": "Rieger",
        "given": "M."
      },
      {
        "family": "Stirniman",
        "given": "J."
      }
    ],
    "citation-number": [
      "108."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "371–376"
    ],
    "publisher": [
      "Proceedins of SPIE"
    ],
    "title": [
      "Using behavior modeling for proximity correction, Optical/Laser Microlithography VII"
    ],
    "type": "book",
    "volume": [
      "2197"
    ]
  },
  {
    "author": [
      {
        "family": "Cobb",
        "given": "N.B."
      }
    ],
    "citation-number": [
      "109."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Ph.D. Dissertation,"
    ],
    "publisher": [
      "University of California at Berkeley"
    ],
    "title": [
      "Fast optical and process proximity correction algorithms for integrated circuit manufacturing"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "X."
      },
      {
        "family": "Arce",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "110."
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Computational Lithography"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cobb",
        "given": "N.B."
      },
      {
        "family": "Granik",
        "given": "Y."
      }
    ],
    "citation-number": [
      "111."
    ],
    "container-title": [
      "25th Annual BACUS Symposium on Photomask Technology, Proceedings of SPIE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "599259,"
    ],
    "title": [
      "Dense OPC for 65nm and below"
    ],
    "type": "paper-conference",
    "volume": [
      "5992"
    ]
  },
  {
    "author": [
      {
        "family": "Granik",
        "given": "Y."
      },
      {
        "family": "Cobb",
        "given": "N."
      }
    ],
    "citation-number": [
      "112."
    ],
    "date": [
      "2007-06-26"
    ],
    "genre": [
      "and 7,237,221,"
    ],
    "title": [
      "Matrix Optical Process Correction, US Patents 6,928,634 issued August 9, 2005"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Borodovsky",
        "given": "Y."
      },
      {
        "family": "Cheng",
        "given": "W.-H."
      },
      {
        "family": "Schenker",
        "given": "R."
      },
      {
        "family": "Singh",
        "given": "V."
      }
    ],
    "citation-number": [
      "113."
    ],
    "container-title": [
      "Optical Microlithography XXI, Proceedings of SPIE"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "69240 ,"
    ],
    "title": [
      "Pixelated phase mask as novel lithography RET"
    ],
    "type": "paper-conference",
    "volume": [
      "6924"
    ]
  },
  {
    "author": [
      {
        "family": "Granik",
        "given": "Y."
      }
    ],
    "citation-number": [
      "114."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "506–526"
    ],
    "title": [
      "Solving inverse problems of optical microlithography, Optical Microlithography XVIII"
    ],
    "type": "paper-conference",
    "volume": [
      "5754"
    ]
  },
  {
    "author": [
      {
        "family": "Poonawala",
        "given": "A."
      },
      {
        "family": "Milanfar",
        "given": "P."
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "IEEE Trans. Image Process"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "774–788,"
    ],
    "title": [
      "Mask design for optical microlithography: An inverse imaging problem"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Poonawala",
        "given": "A."
      },
      {
        "family": "Milanfar",
        "given": "P."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "Eng"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "2837–2852,"
    ],
    "title": [
      "A pixel-based regularization approach to inverse lithography, Microelectron"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Abrams",
        "given": "D."
      },
      {
        "family": "Pang",
        "given": "L."
      },
      {
        "family": "Moore",
        "given": "A."
      }
    ],
    "citation-number": [
      "117."
    ],
    "container-title": [
      "25th Annual BACUS Symposium on Photomask Technology Proceedings of SPIE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "599231,"
    ],
    "title": [
      "Inverse lithography technology principles in practice: Unintuitive patterns"
    ],
    "type": "paper-conference",
    "volume": [
      "5992"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "L."
      },
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Abrams",
        "given": "D."
      }
    ],
    "citation-number": [
      "118."
    ],
    "container-title": [
      "Photomask and Next-Generation Lithography Mask Technology XIV, Proceedings of SPIE"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "660739,"
    ],
    "title": [
      "Inverse lithography technology (ILT): A natural solution for modelbased SRAF at 45nm and 32nm"
    ],
    "type": "paper-conference",
    "volume": [
      "6607"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "L."
      },
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Abrams",
        "given": "D."
      }
    ],
    "citation-number": [
      "119."
    ],
    "container-title": [
      "J. Exp. Mech"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "295–305,"
    ],
    "title": [
      "Inverse lithography technology (ILT) for advanced semiconductor manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Poonawala",
        "given": "A."
      },
      {
        "family": "Borodovsky",
        "given": "Y."
      },
      {
        "family": "Milanfar",
        "given": "P."
      }
    ],
    "citation-number": [
      "120."
    ],
    "container-title": [
      "Optical Microlithography XX, Proceedings of SPIE"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "65202 ,"
    ],
    "title": [
      "ILT for double exposure lithography with conventional and novel materials"
    ],
    "type": "paper-conference",
    "volume": [
      "6520"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "J."
      },
      {
        "family": "Xiong",
        "given": "W."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Yu",
        "given": "Z."
      }
    ],
    "citation-number": [
      "121."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design, 2008. ICCAD 2008"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "pages": [
      "480–487"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "B.-G."
      },
      {
        "family": "Suh",
        "given": "S.S."
      },
      {
        "family": "Woo",
        "given": "S.G."
      },
      {
        "family": "HanKu Cho",
        "given": "G.Xiao"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "Photomask Technology 2009 Proceedings of SPIE"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "748812,"
    ],
    "title": [
      "Inverse lithography (ILT) mask manufacturability for full-chip device"
    ],
    "type": "paper-conference",
    "volume": [
      "7488"
    ]
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Lund",
        "given": "J."
      },
      {
        "family": "Heng",
        "given": "F.L."
      },
      {
        "family": "Graur",
        "given": "I."
      }
    ],
    "citation-number": [
      "123."
    ],
    "container-title": [
      "Proceedings of the 38th Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "ACM, New York"
    ],
    "pages": [
      "79–84"
    ],
    "title": [
      "Enabling alternating phase shifted mask designs for a full logic gate level: Design rules and design rule checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Lund",
        "given": "J."
      },
      {
        "family": "Heng",
        "given": "F.L."
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "31–42,"
    ],
    "title": [
      "Enabling alternating phase shifted mask designs for a full logic gate level"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Ooi",
        "given": "K."
      },
      {
        "family": "Hara",
        "given": "S."
      },
      {
        "family": "Kojima",
        "given": "K."
      }
    ],
    "citation-number": [
      "125."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "5887–5891,"
    ],
    "title": [
      "Computer aided design software for designing phase-shifting masks, Jpn"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Ooi",
        "given": "K."
      },
      {
        "family": "Koyama",
        "given": "K."
      },
      {
        "family": "Kiryu",
        "given": "M."
      }
    ],
    "citation-number": [
      "126."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "6774–6778,"
    ],
    "title": [
      "Method of designing phase-shifting masks utilizing a compactor, Jpn"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Fritze",
        "given": "M."
      },
      {
        "family": "Burns",
        "given": "J.M."
      },
      {
        "family": "Wyatt",
        "given": "P.W."
      },
      {
        "family": "Astolfi",
        "given": "D.K."
      },
      {
        "family": "Forte",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "127."
    ],
    "container-title": [
      "Optical Microlithography XIII, Proceedings of SPIE"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "388–407"
    ],
    "title": [
      "Application of chromeless phase-shift masks to sub-100-nm SOI CMOS transistor fabrication"
    ],
    "type": "paper-conference",
    "volume": [
      "4000"
    ]
  },
  {
    "author": [
      {
        "family": "Terasawa",
        "given": "T."
      },
      {
        "family": "Hasegawa",
        "given": "N."
      },
      {
        "family": "Fukuda",
        "given": "H."
      },
      {
        "family": "Katagiri",
        "given": "S."
      }
    ],
    "citation-number": [
      "128."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "2991–2997,"
    ],
    "title": [
      "Imaging characteristics of multi-phase-shifting and halftone phase-shifting masks, Jpn"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Galan",
        "given": "G."
      },
      {
        "family": "Lalanne",
        "given": "F."
      },
      {
        "family": "Schiavone",
        "given": "P."
      },
      {
        "family": "Temerson",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "129."
    ],
    "container-title": [
      "Jpn. J. Appl. Phys"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "6779–6784,"
    ],
    "title": [
      "Application of alternating type phase shift mask to polysilicon level for random logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Jinbo",
        "given": "H."
      },
      {
        "family": "Yamashita",
        "given": "Y."
      }
    ],
    "citation-number": [
      "130."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "2998–3003,"
    ],
    "title": [
      "Improvement of phase-shifter edge line mask method, Jpn"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "H.-Y."
      },
      {
        "family": "Karklin",
        "given": "L."
      },
      {
        "family": "Wang",
        "given": "Y.-T."
      },
      {
        "family": "Pati",
        "given": "Y.C."
      }
    ],
    "citation-number": [
      "131."
    ],
    "container-title": [
      "Mask design and manufacturing tolerances, Optical Microlithography XI, Proceedings of SPIE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "2–14"
    ],
    "title": [
      "Application of alternating phase-shifting masks to 140-nm gate patterning: II"
    ],
    "type": "paper-conference",
    "volume": [
      "3334"
    ]
  },
  {
    "author": [
      {
        "family": "Spence",
        "given": "C."
      },
      {
        "family": "Plat",
        "given": "M."
      },
      {
        "family": "Sahouria",
        "given": "E."
      },
      {
        "family": "Cobb",
        "given": "N."
      },
      {
        "family": "Schellenberg",
        "given": "F."
      }
    ],
    "citation-number": [
      "132."
    ],
    "container-title": [
      "19th Annual Symposium on Photomask Technology, Proceedings of SPIE"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "277–287"
    ],
    "title": [
      "Integration of optical proximity correction strategies in strong phase shifter design for poly-gate layer"
    ],
    "type": "paper-conference",
    "volume": [
      "3873"
    ]
  },
  {
    "author": [
      {
        "family": "Heng",
        "given": "F.-L."
      },
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Lund",
        "given": "J."
      }
    ],
    "citation-number": [
      "133."
    ],
    "container-title": [
      "Proceedings of the 2001 ISPD, ACM"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "38–43"
    ],
    "title": [
      "Application of automated design migration to alternating phase shift mask design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "134."
    ],
    "container-title": [
      "SPIE 11th Annual BACUS Symposium on Photomask Technology, Proceedings of SPIE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Sunnyvale, CA"
    ],
    "pages": [
      "222–231"
    ],
    "title": [
      "Automated layout and phase assignment techniques for dark field alternating PSM"
    ],
    "type": "paper-conference",
    "volume": [
      "1604"
    ]
  },
  {
    "author": [
      {
        "family": "Berman",
        "given": "P."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Vidhani",
        "given": "D."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "135."
    ],
    "container-title": [
      "Proceedings of the 6th International Workshop, WADS’99, Lecture Notes in Computer Science 1663"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "London, U.K"
    ],
    "pages": [
      "25–36"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "The T-join problem in sparse graphs: Applications to phase assignment problem in VLSI mask layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berman",
        "given": "P."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Vidhani",
        "given": "D."
      },
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Zelikovsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "136."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "175–187,"
    ],
    "title": [
      "Optimal phase conflict removal for layout of dark field alternating phase shifting masks"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Capodieci",
        "given": "L."
      },
      {
        "family": "Socha",
        "given": "R."
      }
    ],
    "citation-number": [
      "137."
    ],
    "container-title": [
      "Proceedings of the 38th Design Automation Conference, ACM"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "89–92"
    ],
    "title": [
      "Adoption of OPC and the impact on design and layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Granik",
        "given": "Y."
      },
      {
        "family": "Cobb",
        "given": "N."
      }
    ],
    "citation-number": [
      "138."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "1166–1175"
    ],
    "title": [
      "New process models for OPC at sub-90nm nodes, Optical Microlithography XVI"
    ],
    "type": "paper-conference",
    "volume": [
      "5040"
    ]
  },
  {
    "author": [
      {
        "family": "Rosenbluth",
        "given": "A.E."
      },
      {
        "family": "Bukofsky",
        "given": "S."
      },
      {
        "family": "Hibbs",
        "given": "M."
      },
      {
        "family": "Lai",
        "given": "K."
      },
      {
        "family": "Singh",
        "given": "R.N."
      },
      {
        "family": "Wong",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "139."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "13–30,"
    ],
    "title": [
      "Optimum mask and source patterns for printing a given shape"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Granik",
        "given": "Y."
      }
    ],
    "citation-number": [
      "140."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "509–522,"
    ],
    "title": [
      "Source optimization for image fidelity and throughput"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Socha",
        "given": "R."
      },
      {
        "family": "Shi",
        "given": "X."
      },
      {
        "family": "LeHoty",
        "given": "D."
      }
    ],
    "citation-number": [
      "141."
    ],
    "container-title": [
      "Photomask and Next-Generation Lithography Mask Technology XII, Proceedings of SPIE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "180–193"
    ],
    "title": [
      "Simultaneous source mask optimization (SMO"
    ],
    "type": "paper-conference",
    "volume": [
      "5853"
    ]
  },
  {
    "author": [
      {
        "family": "Bekaert",
        "given": "J."
      },
      {
        "family": "Laenens",
        "given": "B."
      },
      {
        "family": "Verhaegen",
        "given": "S."
      },
      {
        "family": "Look",
        "given": "L.",
        "particle": "Van"
      },
      {
        "family": "Trivkovic",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "142."
    ],
    "container-title": [
      "J. Micro/Nanolithogr. MEMS MOEMS"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "013008,"
    ],
    "title": [
      "Experimental verification of source-mask optimization and freeform illumination for 22-nm node static random access memory cells"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Mulder",
        "given": "M."
      },
      {
        "family": "Engelen",
        "given": "A."
      },
      {
        "family": "Noordman",
        "given": "O."
      },
      {
        "family": "Streutker",
        "given": "G."
      },
      {
        "family": "Drieenhuizen",
        "given": "B.",
        "particle": "van"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "143."
    ],
    "container-title": [
      "Optical Microlithography XXIII Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "76401 ,"
    ],
    "title": [
      "Performance of FlexRay: A fully programmable illumination system for generation of freeform sources on high NA immersion systems"
    ],
    "type": "paper-conference",
    "volume": [
      "7640"
    ]
  },
  {
    "author": [
      {
        "family": "Socha",
        "given": "R."
      },
      {
        "family": "Jhaveri",
        "given": "T."
      },
      {
        "family": "Dusa",
        "given": "M."
      },
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "144."
    ],
    "container-title": [
      "Photomask and Next-Generation Lithography Mask Technology XVII Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "77480 ,"
    ],
    "title": [
      "Design compliant source mask optimization (SMO"
    ],
    "type": "paper-conference",
    "volume": [
      "7748"
    ]
  },
  {
    "note": [
      "562 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Beckers",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "145."
    ],
    "container-title": [
      "Rev. Astron. Astrophys"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "13–62,"
    ],
    "title": [
      "Adaptive optics for astronomy: Principles, performance, and applications, Annu"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "146."
    ],
    "container-title": [
      "Handbook of Optical Constants of Solids"
    ],
    "date": [
      "1998"
    ],
    "editor": [
      {
        "family": "Palik",
        "given": "E.D."
      }
    ],
    "location": [
      "San Diego, CA"
    ],
    "publisher": [
      "Academic Press"
    ],
    "type": "chapter",
    "volume": [
      "I, II, and III"
    ]
  },
  {
    "author": [
      {
        "given": "B."
      }
    ],
    "citation-number": [
      "147."
    ],
    "note": [
      "Accessed on December 1 2015."
    ],
    "title": [
      "Smith at Rochester Institute of Technology (RIT) maintains a website that allows the computation of optical properties for semiconductor materials at"
    ],
    "type": null,
    "url": [
      "http://www.rit.edu/kgcoe/microsystems/"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "A.K.K."
      },
      {
        "family": "Neureuther",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "148."
    ],
    "container-title": [
      "IEEE Trans. Semicond. Manuf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "419–431,"
    ],
    "title": [
      "Rigorous three dimensional time-domain finite difference electromagnetic simulation"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Adam",
        "given": "K."
      },
      {
        "family": "Neureuther",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "149."
    ],
    "container-title": [
      "J. Microlith. Microfab. Microsys"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "253–269,"
    ],
    "title": [
      "Domain decomposition methods for the rapid electromagnetic simulation of photomask scattering"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hansen",
        "given": "S.G."
      }
    ],
    "citation-number": [
      "150."
    ],
    "container-title": [
      "J. Micro/Nanolithogr. MEMS MOEMS"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "033003,"
    ],
    "title": [
      "Source mask polarization optimization"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "citation-number": [
      "151."
    ],
    "note": [
      "Accessed on December 1 2015."
    ],
    "title": [
      "Mentor Graphics for more on Mentor Graphics Calibre software, Design for Manufacturing with Calibre, see"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com/products/ic_nanometer_design/design-for-manufacturing/."
    ]
  },
  {
    "citation-number": [
      "152."
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed on December 1 2015."
    ],
    "title": [
      "Synopsys, Inc., For more on Synopsys DFM products, Mask Synthesis and Data Prep, see"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/Tools/Manufacturing/MaskSynthesis/Pages/default.aspx."
    ]
  },
  {
    "citation-number": [
      "153."
    ],
    "note": [
      "For more on ASML Brion software, see"
    ],
    "type": null,
    "url": [
      "http://www.brion.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "citation-number": [
      "154."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "712202,"
    ],
    "title": [
      "Lithography and design in partnership: A new roadmap, Photomask Technology 2008"
    ],
    "type": "paper-conference",
    "volume": [
      "7122"
    ]
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "X."
      },
      {
        "family": "Arce",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "155."
    ],
    "date": [
      "2010"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Computational Lithography"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "G.E."
      },
      {
        "family": "Tritchkov",
        "given": "A."
      },
      {
        "family": "Park",
        "given": "J.-W."
      },
      {
        "family": "Hong",
        "given": "L."
      },
      {
        "family": "Wiaux",
        "given": "V."
      },
      {
        "family": "Hendrickx",
        "given": "E."
      },
      {
        "family": "Verhaegen",
        "given": "S."
      },
      {
        "family": "Xie",
        "given": "P."
      },
      {
        "family": "Versluijs",
        "given": "J."
      }
    ],
    "citation-number": [
      "156."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "65211 ,"
    ],
    "title": [
      "Double pattern EDA solutions for 32 nm HP and beyond, Design for Manufacturability through Design-Process Integration"
    ],
    "type": "paper-conference",
    "volume": [
      "6521"
    ]
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Baum",
        "given": "Z."
      },
      {
        "family": "Graur",
        "given": "I."
      },
      {
        "family": "Samuels",
        "given": "D."
      }
    ],
    "citation-number": [
      "157."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "69250 ,"
    ],
    "title": [
      "DfM lessons learned from altPSM design, Design for Manufacturability through Design-Process Integration II"
    ],
    "type": "paper-conference",
    "volume": [
      "6925"
    ]
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L.W."
      },
      {
        "family": "Kye",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "B.-S."
      },
      {
        "family": "Yuan",
        "given": "L."
      },
      {
        "family": "Geronimi",
        "given": "J.-P."
      }
    ],
    "citation-number": [
      "158."
    ],
    "container-title": [
      "Design for Manufacturability through Design-Process Integration IV Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "764105,"
    ],
    "title": [
      "Taming the final frontier of optical lithography: Design for sub-resolution patterning"
    ],
    "type": "paper-conference",
    "volume": [
      "7641"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.T.-N."
      },
      {
        "family": "Dai",
        "given": "V."
      },
      {
        "family": "Capodieci",
        "given": "L."
      }
    ],
    "citation-number": [
      "159."
    ],
    "container-title": [
      "Design for Manufacturability through Design-Process Integration VII Proceedings of SPIE"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "868409,"
    ],
    "title": [
      "Pattern matching for identifying and resolving nondecomposition-friendly designs for double patterning technology (DPT"
    ],
    "type": "paper-conference",
    "volume": [
      "8684"
    ]
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Gerousis",
        "given": "V."
      },
      {
        "family": "Gutwin",
        "given": "P."
      },
      {
        "family": "Zhang",
        "given": "M."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Cline",
        "given": "Brian"
      }
    ],
    "citation-number": [
      "160."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "905309,"
    ],
    "title": [
      "Demonstrating production quality multiple exposure patterning aware routing for the 10NM node, Design-Process-Technology Co-optimization for Manufacturability VIII"
    ],
    "type": "paper-conference",
    "volume": [
      "9053"
    ]
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "Q."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      }
    ],
    "citation-number": [
      "161."
    ],
    "container-title": [
      "Proceedings of the 49th Annual Design Automation Conference, ACM"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "591–596"
    ],
    "title": [
      "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fang",
        "given": "S.-Y."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Chen",
        "given": "W.-Y."
      }
    ],
    "citation-number": [
      "162."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "397–408,"
    ],
    "title": [
      "A novel layout decomposition algorithm for triple patterning lithography"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Nakajima",
        "given": "F."
      },
      {
        "family": "Kodama",
        "given": "C."
      },
      {
        "family": "Ichikawa",
        "given": "H."
      },
      {
        "family": "Nakayama",
        "given": "K."
      },
      {
        "family": "Nojima",
        "given": "S."
      },
      {
        "family": "Kotani",
        "given": "T."
      }
    ],
    "citation-number": [
      "163."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "90530 ,"
    ],
    "title": [
      "Self-aligned quadruple patterning-aware routing, Design-Process-Technology Co-optimization for Manufacturability VIII"
    ],
    "type": "paper-conference",
    "volume": [
      "9053"
    ]
  },
  {
    "author": [
      {
        "family": "Kohira",
        "given": "Y."
      },
      {
        "family": "Yokoyama",
        "given": "Y."
      },
      {
        "family": "Kodama",
        "given": "C."
      },
      {
        "family": "Takahashi",
        "given": "A."
      },
      {
        "family": "Nojima",
        "given": "S."
      },
      {
        "family": "Tanaka",
        "given": "S."
      }
    ],
    "citation-number": [
      "164."
    ],
    "container-title": [
      "Design-Process-Technology Co-optimization for Manufacturability VIII Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "90530 ,"
    ],
    "title": [
      "Yield-aware decomposition for LELE double patterning"
    ],
    "type": "paper-conference",
    "volume": [
      "9053"
    ]
  },
  {
    "author": [
      {
        "family": "Badr",
        "given": "Y.A."
      },
      {
        "family": "Wassal",
        "given": "A.G."
      },
      {
        "family": "Hammouda",
        "given": "S."
      }
    ],
    "citation-number": [
      "165."
    ],
    "container-title": [
      "Photomask Technology 2012, Proceedings of SPIE"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "852225,"
    ],
    "title": [
      "Split-it!: From litho etch litho etch to self-aligned ­double patterning decomposition"
    ],
    "type": "paper-conference",
    "volume": [
      "8522"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Torres",
        "given": "J.A.R."
      }
    ],
    "citation-number": [
      "166."
    ],
    "container-title": [
      "Emerging Lithographic Technologies X Proceedings of SPIE"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "61513 ,"
    ],
    "title": [
      "Using phase mask algorithms to direct self assembly"
    ],
    "type": "paper-conference",
    "volume": [
      "6151"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J.-B."
      },
      {
        "family": "Choi",
        "given": "H.K."
      },
      {
        "family": "Hannon",
        "given": "A.F."
      },
      {
        "family": "Alexander-Katz",
        "given": "A."
      },
      {
        "family": "Ross",
        "given": "C.A."
      },
      {
        "family": "Berggren",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "167."
    ],
    "container-title": [
      "Nat. Commun"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "3305,"
    ],
    "title": [
      "Design rules for self-assembled block copolymer patterns using tiled templates"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Qin",
        "given": "J."
      },
      {
        "family": "Khaira",
        "given": "G.S."
      },
      {
        "family": "Su",
        "given": "Y."
      },
      {
        "family": "Garner",
        "given": "G.P."
      },
      {
        "family": "Miskin",
        "given": "M."
      },
      {
        "family": "Jaeger",
        "given": "H.M."
      },
      {
        "family": "Pablo",
        "given": "J.J.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "168."
    ],
    "container-title": [
      "Soft Matter"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "11467–11472,"
    ],
    "title": [
      "Evolutionary pattern design for copolymer directed self-assembly"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "K."
      },
      {
        "family": "Liu",
        "given": "C.-c"
      },
      {
        "family": "Pitera",
        "given": "J."
      },
      {
        "family": "Dechene",
        "given": "D.J."
      },
      {
        "family": "Schepis",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "169."
    ],
    "container-title": [
      "Optical Microlithography XXVI, Proceedings of SPIE"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "868304,"
    ],
    "title": [
      "Computational aspects of optical lithography extension by directed self-assembly"
    ],
    "type": "paper-conference",
    "volume": [
      "8683"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "K."
      },
      {
        "family": "Ozlem",
        "given": "M."
      },
      {
        "family": "Pitera",
        "given": "J.W."
      },
      {
        "family": "C.-c.Liu",
        "given": "A.Schepis"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "170."
    ],
    "container-title": [
      "Optical Microlithography XXVII Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "90521 ,"
    ],
    "title": [
      "Computational lithography platform for 193i-guided directed self-assembly"
    ],
    "type": "paper-conference",
    "volume": [
      "9052"
    ]
  },
  {
    "author": [
      {
        "family": "Brandt",
        "given": "P."
      },
      {
        "family": "Belledent",
        "given": "J."
      },
      {
        "family": "Tranquillin",
        "given": "C."
      },
      {
        "family": "Figueiro",
        "given": "T."
      },
      {
        "family": "Meunier",
        "given": "S."
      },
      {
        "family": "Bayle",
        "given": "S."
      },
      {
        "family": "Fay",
        "given": "A."
      },
      {
        "family": "Milléquant",
        "given": "M."
      },
      {
        "family": "Icard",
        "given": "B."
      },
      {
        "family": "Wieland",
        "given": "M."
      }
    ],
    "citation-number": [
      "171."
    ],
    "container-title": [
      "Alternative Lithographic Technologies VI, Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "904915,"
    ],
    "title": [
      "Demonstration of EDA flow for massively parallel e-beam lithography"
    ],
    "type": "paper-conference",
    "volume": [
      "9049"
    ]
  },
  {
    "author": [
      {
        "family": "Zuniga",
        "given": "C."
      },
      {
        "family": "Habib",
        "given": "M."
      },
      {
        "family": "Word",
        "given": "J."
      },
      {
        "family": "Lorusso",
        "given": "G.F."
      },
      {
        "family": "Hendrickx",
        "given": "E."
      },
      {
        "family": "Baylav",
        "given": "B."
      },
      {
        "family": "Chalasani",
        "given": "R."
      },
      {
        "family": "Lam",
        "given": "M."
      }
    ],
    "citation-number": [
      "172."
    ],
    "container-title": [
      "Extreme Ultraviolet (EUV) Lithography II, Proceedings of SPIE"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "79690 ,"
    ],
    "title": [
      "EUV flare and proximity modeling and model-based correction"
    ],
    "type": "paper-conference",
    "volume": [
      "7969"
    ]
  },
  {
    "author": [
      {
        "family": "Burkhardt",
        "given": "M."
      },
      {
        "family": "McIntyre",
        "given": "G."
      },
      {
        "family": "Schlief",
        "given": "R."
      },
      {
        "family": "Sun",
        "given": "L."
      }
    ],
    "citation-number": [
      "173."
    ],
    "container-title": [
      "Lithography V Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "904838,"
    ],
    "title": [
      "Clear sub-resolution assist features for EUV, Extreme Ultraviolet (EUV"
    ],
    "type": "paper-conference",
    "volume": [
      "9048"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Howell",
        "given": "R."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Yang",
        "given": "K."
      },
      {
        "family": "Gronlund",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "174."
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "90480 ,"
    ],
    "publisher": [
      "Proceedings of SPIE"
    ],
    "title": [
      "EUV source-mask optimization for 7nm node and beyond, Extreme Ultraviolet (EUV) Lithography V"
    ],
    "type": "book",
    "volume": [
      "9048"
    ]
  },
  {
    "author": [
      {
        "family": "Krautschik",
        "given": "C."
      },
      {
        "family": "Ito",
        "given": "M."
      },
      {
        "family": "Nishiyama",
        "given": "I."
      },
      {
        "family": "Okazaki",
        "given": "S."
      }
    ],
    "citation-number": [
      "175."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "289–301"
    ],
    "title": [
      "Impact of EUV light scatter on CD control as a result of mask density changes, Emerging Lithographic Technologies VI"
    ],
    "type": "paper-conference",
    "volume": [
      "4688"
    ]
  },
  {
    "author": [
      {
        "family": "Chandhok",
        "given": "M."
      },
      {
        "family": "Lee",
        "given": "S.H."
      },
      {
        "family": "Bacuita",
        "given": "T."
      }
    ],
    "citation-number": [
      "176."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "2966–2969,"
    ],
    "title": [
      "Effects of flare in extreme ultraviolet lithography: Learning from the engineering test stand"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F.M."
      },
      {
        "family": "Word",
        "given": "J."
      },
      {
        "family": "Toublan",
        "given": "O."
      }
    ],
    "citation-number": [
      "177."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "320–329"
    ],
    "title": [
      "Layout compensation for EUV flare, Emerging Lithographic Technologies IX"
    ],
    "type": "paper-conference",
    "volume": [
      "5751"
    ]
  },
  {
    "author": [
      {
        "family": "Maloney",
        "given": "C."
      },
      {
        "family": "Word",
        "given": "J."
      },
      {
        "family": "Fenger",
        "given": "G.L."
      },
      {
        "family": "Niroomand",
        "given": "A."
      },
      {
        "family": "Lorusso",
        "given": "G.F."
      },
      {
        "family": "Jonckheere",
        "given": "R."
      },
      {
        "family": "Hendrickx",
        "given": "E."
      },
      {
        "family": "Smith",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "178."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "90480 ,"
    ],
    "title": [
      "Feasibility of compensating for EUV field edge effects through OPC, Extreme Ultraviolet (EUV) Lithography V"
    ],
    "type": "paper-conference",
    "volume": [
      "9048"
    ]
  },
  {
    "author": [
      {
        "family": "Fritze",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "179."
    ],
    "note": [
      "GRATE); DARPA Solicitation Number: DARPA-BAA-10-12,",
      "Accessed on December 1 2015."
    ],
    "title": [
      "Gratings of regular arrays and trim exposures"
    ],
    "type": null,
    "url": [
      "https://www.fbo.gov/index?s=opportunity&mode=form&id=9d4f67fa73e424bd"
    ]
  },
  {
    "author": [
      {
        "family": "Capodieci",
        "given": "L."
      }
    ],
    "citation-number": [
      "180."
    ],
    "container-title": [
      "Optical Microlithography XIX, Proceedings of SPIE"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "615401,"
    ],
    "title": [
      "From optical proximity correction to lithography-driven physical design (1996-2006): 10 years of resolution enhancement technology and the roadmap enablers for the next decade"
    ],
    "type": "paper-conference",
    "volume": [
      "6154"
    ]
  },
  {
    "author": [
      {
        "family": "Liebman",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "181."
    ],
    "container-title": [
      "Proceedings of the 2003 International Symposium on Physical Design ISPD ’03, ACM"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "110–117"
    ],
    "title": [
      "Layout impact of resolution enhancement techniques: Impediment or opportunity?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lavin",
        "given": "M."
      },
      {
        "family": "Heng",
        "given": "F.L."
      },
      {
        "family": "Northrop",
        "given": "G."
      }
    ],
    "citation-number": [
      "182."
    ],
    "container-title": [
      "International Conference on Computer Aided Design, ICCAD 2004, IEEE Piscataway"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "NJ"
    ],
    "pages": [
      "739–746"
    ],
    "title": [
      "Backend CAD flows for restrictive design rules IEEE/ACM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Maynard",
        "given": "D."
      },
      {
        "family": "McCullen",
        "given": "K."
      },
      {
        "family": "Seong",
        "given": "N."
      },
      {
        "family": "Buturla",
        "given": "E."
      },
      {
        "family": "Lavin",
        "given": "M."
      },
      {
        "family": "Hibbeler",
        "given": "J."
      }
    ],
    "citation-number": [
      "183."
    ],
    "container-title": [
      "Design and Process Integration for Microelectronic Manufacturing III, Proceedings of SPIE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Integrating DfM components into a cohesive design-to-silicon solution"
    ],
    "type": "paper-conference",
    "volume": [
      "5756"
    ]
  },
  {
    "author": [
      {
        "family": "Stok",
        "given": "L."
      }
    ],
    "citation-number": [
      "184."
    ],
    "container-title": [
      "IEEE 2007 EDP Workshop"
    ],
    "date": [
      "2007-04"
    ],
    "note": [
      "Accessed on April 27 2015."
    ],
    "title": [
      "Design rules: From restriction to prescription"
    ],
    "type": "chapter",
    "url": [
      "http://www.eetimes.com/showArticle.jhtml?articleID=199000715."
    ]
  },
  {
    "author": [
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Strojwas",
        "given": "A."
      },
      {
        "family": "Gopalakrishnan",
        "given": "P."
      },
      {
        "family": "Kheterpal",
        "given": "V."
      },
      {
        "family": "Koorapaty",
        "given": "A."
      },
      {
        "family": "Patel",
        "given": "C."
      },
      {
        "family": "Rovner",
        "given": "V."
      },
      {
        "family": "Tong",
        "given": "K."
      }
    ],
    "citation-number": [
      "185."
    ],
    "container-title": [
      "Proceedings of the 40th Annual Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "ACM, New York"
    ],
    "pages": [
      "782–787"
    ],
    "title": [
      "Exploring regular fabrics to optimize the performance-cost trade-off"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kheterpal",
        "given": "V."
      },
      {
        "family": "Rovner",
        "given": "V."
      },
      {
        "family": "Hersan",
        "given": "T.G."
      },
      {
        "family": "Motiani",
        "given": "D."
      },
      {
        "family": "Takegawa",
        "given": "Y."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "186."
    ],
    "container-title": [
      "Proceedings of the 42nd Annual Design Automation Conference, ACM"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "353–358"
    ],
    "title": [
      "Design methodology for IC manufacturability based on regular logic-bricks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Hibbeler",
        "given": "J."
      },
      {
        "family": "Rovner",
        "given": "V."
      },
      {
        "family": "Jhaveri",
        "given": "T."
      },
      {
        "family": "Northrop",
        "given": "G."
      }
    ],
    "citation-number": [
      "187."
    ],
    "container-title": [
      "Proceedings of SPIE"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "72750 ,"
    ],
    "title": [
      "Simplify to survive: Prescriptive layouts ensure profitable scaling to 32nm and beyond, Design for Manufacturability through Design-Process Integration III"
    ],
    "type": "paper-conference",
    "volume": [
      "7275"
    ]
  },
  {
    "author": [
      {
        "family": "Jhaveri",
        "given": "T."
      },
      {
        "family": "Rovner",
        "given": "V."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      },
      {
        "family": "Motiani",
        "given": "D."
      },
      {
        "family": "Kheterpal",
        "given": "V."
      },
      {
        "family": "Tong",
        "given": "K.Y."
      },
      {
        "family": "Hersan",
        "given": "T."
      },
      {
        "family": "Pandini",
        "given": "D."
      }
    ],
    "citation-number": [
      "188."
    ],
    "container-title": [
      "J. Micro/Nanolithogr. MEMS MOEMS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "031011,"
    ],
    "title": [
      "Maximization of layout printability/manufacturability by extreme layout regularity"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Vaidyanathan",
        "given": "K."
      },
      {
        "family": "Liu",
        "given": "R."
      },
      {
        "family": "Liebmann",
        "given": "L."
      },
      {
        "family": "Lai",
        "given": "K."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "189."
    ],
    "container-title": [
      "J. Micro/Nanolithogr. MEMS MOEMS"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "031309,"
    ],
    "title": [
      "Design implications of extremely restricted patterning"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "citation-number": [
      "190."
    ],
    "note": [
      "Accessed on December 1 2015."
    ],
    "title": [
      "Tela Innovations, Los Gatos, CA"
    ],
    "type": null,
    "url": [
      "http://www.tela-inc.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Kornachuk",
        "given": "S.P."
      },
      {
        "family": "Smayling",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "191."
    ],
    "container-title": [
      "Proceedings of the 2009 International Symposium on Physical Design, ISPD’09, ACM"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "61–62"
    ],
    "title": [
      "New strategies for gridded physical design for 32nm technologies and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adrichern",
        "given": "P.",
        "particle": "van"
      },
      {
        "family": "Kalus",
        "given": "C."
      },
      {
        "family": "DePesa",
        "given": "P."
      },
      {
        "family": "Kay",
        "given": "D."
      },
      {
        "family": "Meyers",
        "given": "G."
      }
    ],
    "citation-number": [
      "192."
    ],
    "genre": [
      "[6];"
    ],
    "note": [
      "2 of Ref. [7]. 564 References 193. MEBES is a format developed by ETEC Systems, and is now owned by Applied Materials (http://www. appliedmaterials.com/). Accessed on December 1 2015."
    ],
    "title": [
      "Data preparation, chap. 2 of Ref",
      "Data preparation, chap"
    ],
    "type": null
  },
  {
    "citation-number": [
      "194."
    ],
    "note": [
      "Accessed on April 27 2015."
    ],
    "title": [
      "SEMI P39-0304E2—OASIS—Open Artwork System Interchange Standard can be downloaded from the SEMI Standards Organization, www.semi.org/"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schulze",
        "given": "S."
      },
      {
        "family": "LaCour",
        "given": "P."
      },
      {
        "family": "Grodd",
        "given": "L."
      }
    ],
    "citation-number": [
      "195."
    ],
    "container-title": [
      "Design and Process Integration for Microelectronic Manufacturing II, Proceedings of SPIE"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "149–157"
    ],
    "title": [
      "OASIS-based data preparation flows: Progress report on containing data size explosion"
    ],
    "type": "paper-conference",
    "volume": [
      "5379"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.C."
      },
      {
        "family": "Schulze",
        "given": "S."
      },
      {
        "family": "Fu",
        "given": "S."
      },
      {
        "family": "Tong",
        "given": "Y."
      }
    ],
    "citation-number": [
      "196."
    ],
    "container-title": [
      "26th European Mask and Lithography Conference, Proceedings of SPIE"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "75450 ,"
    ],
    "title": [
      "Deployment of OASIS in the semiconductor industry—Status, dependencies and outlook"
    ],
    "type": "paper-conference",
    "volume": [
      "7545"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "T."
      },
      {
        "family": "Donnelly",
        "given": "T."
      },
      {
        "family": "Schulze",
        "given": "S."
      }
    ],
    "citation-number": [
      "197."
    ],
    "container-title": [
      "Optical Microlithography XXII, Proceedings of SPIE"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "72742 ,"
    ],
    "title": [
      "Model based mask process correction and verification for advanced process nodes"
    ],
    "type": "paper-conference",
    "volume": [
      "7274"
    ]
  },
  {
    "author": [
      {
        "family": "Sturtevant",
        "given": "J."
      },
      {
        "family": "Tejnil",
        "given": "E."
      },
      {
        "family": "Lin",
        "given": "T."
      },
      {
        "family": "Schulze",
        "given": "S."
      },
      {
        "family": "Buck",
        "given": "P."
      },
      {
        "family": "Kalk",
        "given": "F."
      },
      {
        "family": "Nakagawa",
        "given": "K."
      },
      {
        "family": "Ning",
        "given": "G."
      },
      {
        "family": "Ackmann",
        "given": "P."
      },
      {
        "family": "Gans",
        "given": "F."
      },
      {
        "family": "Buergel",
        "given": "C."
      }
    ],
    "citation-number": [
      "198."
    ],
    "container-title": [
      "J. Micro/Nanolithogr MEMS MOEMS"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "011004,"
    ],
    "title": [
      "Impact of 14-nm photomask uncertainties on computational lithography solutions"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Park",
        "given": "J.S."
      },
      {
        "family": "Shin",
        "given": "In K."
      },
      {
        "family": "Jeon",
        "given": "C.-Uk"
      }
    ],
    "citation-number": [
      "199."
    ],
    "container-title": [
      "J. Micro/Nanolithogr MEMS MOEMS"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "011003,"
    ],
    "title": [
      "Inverse e-beam lithography on photomask for computational lithography"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "title": [
      "Design for Manufacturability in the Nanometer Era"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Maly",
        "given": "W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "356–390,"
    ],
    "title": [
      "Computer-aided design for VLSI circuit manufacturability, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Myers",
        "given": "R."
      },
      {
        "family": "Montgomery",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Response Surface Methodology Process and Product Optimization Using Designed Experiments"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ICMTS 2004"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Awaji, Japan"
    ],
    "title": [
      "Tests structures and analysis techniques for estimation of the impact of layout on MOSFET performance and variability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hess",
        "given": "C."
      },
      {
        "family": "Stashower",
        "given": "D."
      },
      {
        "family": "Stine",
        "given": "B."
      },
      {
        "family": "Verma",
        "given": "G."
      },
      {
        "family": "Weiland",
        "given": "L."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE 2000 International Conference on Microelectronic Test Structures"
    ],
    "date": [
      "2000-03"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Fast extraction of killer defect density and size distribution using a single layer short flow NEST structure"
    ],
    "type": "paper-conference",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hess",
        "given": "C."
      },
      {
        "family": "Stine",
        "given": "B.E."
      },
      {
        "family": "Weiland",
        "given": "L.H."
      },
      {
        "family": "Mitchell",
        "given": "T."
      },
      {
        "family": "Karnett",
        "given": "M."
      },
      {
        "family": "Gardner",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Cork, Ireland, ICMTS"
    ],
    "title": [
      "Passive multiplexer test structure for fast and accurate contact and via fail rate evaluation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Horgan",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "title": [
      "TEST & ATE—Cost of test, Private Communication"
    ],
    "type": null,
    "url": [
      "http://www.edacafe.com/magazine/."
    ]
  },
  {
    "author": [
      {
        "family": "Hamling",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Fabless Forum"
    ],
    "date": [
      "2004-03"
    ],
    "publisher": [
      "Fabless Semiconductor Association"
    ],
    "title": [
      "ATE solutions for the global semiconductor industry"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Orbon",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "SPIE"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Integrated electrical and SEM based defect characterization for rapid yield ramp"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ciplickas",
        "given": "D."
      },
      {
        "family": "Joshi",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Semiconductor International"
    ],
    "date": [
      "2002-10"
    ],
    "title": [
      "Designing for High Product Yield"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Solutions",
        "given": "P.D.F."
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "10."
    ],
    "title": [
      "Yield Ramp Simulator User Manual v3.1, Copyright 2001–2003"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Kolwicz",
        "given": "K."
      },
      {
        "family": "Lega",
        "given": "M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "120–123"
    ],
    "title": [
      "Impact of library size on the quality of automated synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "K."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of CICC"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "128–131"
    ],
    "title": [
      "Improving cell libraries for synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dragone",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Santorini, Greece, PATMOS"
    ],
    "title": [
      "High yield standard cell libraries: Optimization and modeling"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Miyamoto",
        "given": "K."
      },
      {
        "family": "Inoue",
        "given": "K."
      },
      {
        "family": "Tamura",
        "given": "I."
      },
      {
        "family": "Kondo",
        "given": "N."
      },
      {
        "family": "Inoto",
        "given": "H."
      },
      {
        "family": "Ito",
        "given": "I."
      },
      {
        "family": "Kasahara",
        "given": "K."
      },
      {
        "family": "Oshikiri",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Francisco, CA, IEDM"
    ],
    "title": [
      "Yield management for SoC vertical yield ramp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Manual",
        "given": "BSIM4v4"
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "note": [
      "Accessed on December 16 2015."
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Department of Electrical and Computer Science"
    ],
    "type": null,
    "url": [
      "http://www-device.eecs.berkeley.edu/~bsim/Files/BSIM4/BSIM480/BSIM480_Manual.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Guardiani",
        "given": "C."
      },
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "family": "Schumaker",
        "given": "P."
      },
      {
        "family": "McNamara",
        "given": "P."
      },
      {
        "family": "Coder",
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "15–18"
    ],
    "title": [
      "An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fabbro",
        "given": "A.D."
      },
      {
        "family": "Franzini",
        "given": "F."
      },
      {
        "family": "Corce",
        "given": "L."
      },
      {
        "family": "Guardiani",
        "given": "C."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "702–706"
    ],
    "title": [
      "An assigned probability technique to derive realistic worst-case timing models of digital standard-cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manual",
        "particle": "pdfab"
      }
    ],
    "citation-number": [
      "18."
    ],
    "location": [
      "San Jose, CA"
    ],
    "note": [
      "Accessed on December 16 2015."
    ],
    "title": [
      "PDF Solutions"
    ],
    "type": null,
    "url": [
      "https://www.pdf.com/Home."
    ]
  },
  {
    "author": [
      {
        "family": "Hanson",
        "given": "D.A."
      },
      {
        "family": "Gossens",
        "given": "R.J.G."
      },
      {
        "family": "Redford",
        "given": "M."
      },
      {
        "family": "McGinty",
        "given": "J."
      },
      {
        "family": "Kibarian",
        "given": "J.K."
      },
      {
        "family": "Micheals",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "478–488"
    ],
    "title": [
      "Analysis of mixed-signal manufacturability with statistical TCAD"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J.C."
      },
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Wan",
        "given": "C.-P."
      },
      {
        "family": "Benedix",
        "given": "P."
      },
      {
        "family": "Kapoor",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of International Electron Device Meeting"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "635–638"
    ],
    "title": [
      "E-T based statistical modeling and compact statistical circuit simulation methodologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nicollini",
        "given": "G."
      },
      {
        "family": "Guardiani",
        "given": "C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "915–921,"
    ],
    "title": [
      "A 3.3-V 800-nVrms noise, gain programmable CMOS microphone preamplifier design using yield modeling technique"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Manual",
        "given": "Circuit Surfer"
      }
    ],
    "citation-number": [
      "22."
    ],
    "location": [
      "San Jose, CA"
    ],
    "note": [
      "Accessed on December 16 2015."
    ],
    "title": [
      "PDF Solutions"
    ],
    "type": null,
    "url": [
      "https://www.pdf.com/Home."
    ]
  },
  {
    "author": [
      {
        "family": "Guardiani",
        "given": "C."
      },
      {
        "family": "Tomasini",
        "given": "A."
      },
      {
        "family": "Benkoski",
        "given": "J."
      },
      {
        "family": "Quarantelli",
        "given": "M."
      },
      {
        "family": "Gubian",
        "given": "P."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994-05"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Applying a submicron mismatch model to practical IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Quarantelli",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "International Conference on Microelectronic Test Structures"
    ],
    "date": [
      "March 17–20, 2003"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "238–243"
    ],
    "title": [
      "Characterization and modeling of MOSFET mismatch of a deep submicron technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guardiani",
        "given": "C."
      },
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "family": "McNamara",
        "given": "P."
      },
      {
        "family": "Schumaker",
        "given": "P."
      },
      {
        "family": "Coder",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM 37th Design Automation Conference"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "title": [
      "An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McNamara",
        "given": "P."
      },
      {
        "family": "Saxena",
        "given": "S."
      },
      {
        "family": "Guardiani",
        "given": "C."
      },
      {
        "family": "Taguchi",
        "given": "H."
      },
      {
        "family": "Yoshida",
        "given": "E."
      },
      {
        "family": "Takahashi",
        "given": "N."
      },
      {
        "family": "Miyamoto",
        "given": "K."
      },
      {
        "family": "Sugawara",
        "given": "K."
      },
      {
        "family": "Matsunaga",
        "given": "T."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2001-05"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Design for manufacturability characterization and optimization of mixed-signal IP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malavasi",
        "given": "E."
      },
      {
        "family": "Zanella",
        "given": "S."
      },
      {
        "family": "Uschersohn",
        "given": "J."
      },
      {
        "family": "Misheloff",
        "given": "M."
      },
      {
        "family": "Cao",
        "given": "M."
      },
      {
        "family": "Guardiani",
        "given": "C."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings IEEE International Workshop on Statistical Metrology"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "title": [
      "Impact analysis of process variability on digital circuits with performance limited yield"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nardi",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "February 16–20, 2004"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "796–801"
    ],
    "title": [
      "Synthesis for manufacturability: A sanity check"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Guardiani",
        "given": "C."
      },
      {
        "family": "Dragone",
        "given": "N."
      },
      {
        "family": "McNamara",
        "given": "P."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference, Proceedings of IEEE 2004"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "309–316"
    ],
    "title": [
      "Proactive design for manufacturing (DFM) for nanometer SoC designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kibarian",
        "given": "J."
      },
      {
        "family": "Guardiani",
        "given": "C."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "International Solid State Circuits Conference (ISSCC), Proceedings of the IEEE"
    ],
    "date": [
      "February 6–10, 2005"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "18–19"
    ],
    "title": [
      "Design for manufacturability in nanometer era: System implementation and silicon results"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kheterpal",
        "given": "V."
      },
      {
        "family": "Rovner",
        "given": "V."
      },
      {
        "family": "Hersan",
        "given": "T.G."
      },
      {
        "family": "Motiani",
        "given": "D."
      },
      {
        "family": "Takegawa",
        "given": "Y."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "DAC, Anaheim, CA, USA"
    ],
    "title": [
      "Design methodology for IC manufacturability based on regular logic-bricks"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ciplickas",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "S.F."
      },
      {
        "family": "Strojwas",
        "given": "A.I."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Solid State Technol"
    ],
    "date": [
      "2001-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "47–52,"
    ],
    "title": [
      "A new paradigm for evaluating IC yield loss"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Ciplickas",
        "given": "D.J."
      },
      {
        "family": "X.Li"
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "2000 Symposium on VLSI Technology, Statistical Metrology Workshop"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "title": [
      "Predictive yield modeling of VLSIC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hess",
        "given": "C."
      },
      {
        "family": "Weiland",
        "given": "L."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of IEEE 1997 International Conference on Microelectronic Test Structures"
    ],
    "date": [
      "1997-03"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Determination of defect size distributions based on electrical measurements at a novel harp test structure"
    ],
    "type": "paper-conference",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Quarantelli",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Microelectronic Test Structures"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Monterey, CA"
    ],
    "title": [
      "Characterization and modeling of MOSFET mismatch of a deep submicron technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Box",
        "given": "E.P."
      },
      {
        "family": "Draper",
        "given": "N.R."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Empirical Model-Building and Response Surfaces"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank Design and Analysis of"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "239–250,"
    ],
    "title": [
      "Controlled collapse reflow chip joining"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H."
      },
      {
        "family": "Ling",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "34th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Power supply noise analysis methodology for deep-submicron VLSI chip design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "428–436,"
    ],
    "title": [
      "Optimal decoupling capacitor sizing and placement for standardcell layout designs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "81–92,"
    ],
    "title": [
      "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Chiprout",
        "given": "E."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Krauter",
        "given": "B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Tutorial: Design and analysis of high-performance package and die power delivery networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Larsson",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. I, Fundam. Theory Appl"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "849–858,"
    ],
    "title": [
      "Resonance and damping in CMOS circuits with on-chip decoupling capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Vemuru",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. VLSI Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "290–300,"
    ],
    "title": [
      "Effects of simultaneous switching noise on the tapered buffer design"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. VLSI Syst"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "461–473,"
    ],
    "title": [
      "Buffer delay change in the presence of power and ground noise"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Heydari",
        "given": "P."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "Analysis of jitter due to power-supply noise in phase-locked loops"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saleh",
        "given": "R."
      },
      {
        "family": "Hussain",
        "given": "S."
      },
      {
        "family": "Rochel",
        "given": "S."
      },
      {
        "family": "Overhauser",
        "given": "D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "635–644,"
    ],
    "title": [
      "Clock skew verification in the presence of IR-drop in the power distribution network"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1969"
    ],
    "note": [
      "Chapter 23 – Design and Analysis of Power Supply Networks 605"
    ],
    "pages": [
      "1587–1594,"
    ],
    "title": [
      "Electromigration failure modes in aluminum metallization for semiconductor devices, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Dobrasevic",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "AN2706 Rev"
    ],
    "date": [
      "01/2005"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "EMC guidelines for MPC5500-based systems, Freescale Semiconductor Application Note"
    ],
    "type": "article-journal",
    "volume": [
      "0"
    ]
  },
  {
    "author": [
      {
        "family": "Grover",
        "given": "F."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1954"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Dover"
    ],
    "title": [
      "Inductance Calculations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ruehli",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "470–481,"
    ],
    "title": [
      "Inductance calculations in a complex integrated circuit environment"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Milliken",
        "given": "R.J."
      },
      {
        "family": "Silva-Martínez",
        "given": "J."
      },
      {
        "family": "Sánchez-Sinencio",
        "given": "E."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. I, Reg. Papers"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1879–1890,"
    ],
    "title": [
      "Full on-chip CMOS low-dropout voltage regulator"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "W."
      },
      {
        "family": "Gupta",
        "given": "M.S."
      },
      {
        "family": "Wei",
        "given": "G.-Y."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Workshop on Architectural Support for Gigascale Integration"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Enabling on-chip switching regulators for multi-core processors using current staggering"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      },
      {
        "family": "Yan",
        "given": "B."
      },
      {
        "family": "Li",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Chaudhry",
        "given": "R."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Young",
        "given": "B."
      },
      {
        "family": "Ramaraju",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low-Power Electronics and Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Rapallo, Italy"
    ],
    "title": [
      "Model and analysis for combined package and on-chip power grid simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "C."
      },
      {
        "family": "Ruehli",
        "given": "A."
      },
      {
        "family": "Brennan",
        "given": "P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "504–509,"
    ],
    "title": [
      "The modified nodal approach to network analysis"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-22"
    ]
  },
  {
    "author": [
      {
        "family": "Golub",
        "given": "G."
      },
      {
        "family": "Loan",
        "given": "C.V."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "publisher": [
      "The John Hopkins University Press"
    ],
    "title": [
      "Matrix Computations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L."
      },
      {
        "family": "Rohrer",
        "given": "R."
      },
      {
        "family": "Visweswariah",
        "given": "C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Electronic Circuit and System Simulation Methods"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Chen",
        "given": "C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "title": [
      "Efficient large-scale power grid analysis based on preconditioned Krylovsubspace iterative methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Briggs",
        "given": "W."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "publisher": [
      "SIAM"
    ],
    "title": [
      "A Multigrid Tutorial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kozhaya",
        "given": "J."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Najm",
        "given": "F."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1148–1160,"
    ],
    "title": [
      "A multigrid-like technique for power grid analysis"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "H."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1204–1224,"
    ],
    "title": [
      "Power grid analysis using random walks"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Toledo",
        "given": "S."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Preconditioning"
    ],
    "title": [
      "Implementation and evaluation of Vaidya’s preconditioners"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Daloukas",
        "given": "K."
      },
      {
        "family": "Evmorfopoulos",
        "given": "N."
      },
      {
        "family": "Drasidis",
        "given": "G."
      },
      {
        "family": "Tsiampas",
        "given": "M."
      },
      {
        "family": "Tsompanopoulou",
        "given": "P."
      },
      {
        "family": "Stamoulis",
        "given": "G.I."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Fast transform-based preconditioners for large-scale power grid analysis on massively parallel architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2012"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Deterministic RW preconditioning for PG analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiprout",
        "given": "E."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Fast flip-chip power grid analysis via locality and grid shells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "M."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "159–168,"
    ],
    "title": [
      "Hierarchical analysis of power distribution networks"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–79,"
    ],
    "title": [
      "Multilevel hypergraph partitioning: Applications in VLSI domain"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "H."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "676–682,"
    ],
    "title": [
      "Early-stage power grid analysis for uncertain working modes"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kriplani",
        "given": "H."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Hajj",
        "given": "I."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations and their resolution"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Krstic",
        "given": "A."
      },
      {
        "family": "Cheng",
        "given": "K."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the 34th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Vector generation for maximum instantaneous current through supply lines for CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuoroussis",
        "given": "D."
      },
      {
        "family": "Najm",
        "given": "F."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "A static pattern-independent technique for power grid voltage verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ferzli",
        "given": "I.A."
      },
      {
        "family": "Najm",
        "given": "F.N."
      },
      {
        "family": "Kruse",
        "given": "L."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "A geometric approach for early power grid verification using current constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ferzli",
        "given": "I.A."
      },
      {
        "family": "Chiprout",
        "given": "E."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "92–102,"
    ],
    "title": [
      "Verification and codesign of the package and die power delivery system using wavelets"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Vlach",
        "given": "J."
      },
      {
        "family": "Singhal",
        "given": "K."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "2nd edn"
    ],
    "publisher": [
      "Springer Science & Business Media"
    ],
    "title": [
      "Computer Methods for Circuit Analysis and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "Y."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Reschke",
        "given": "B."
      },
      {
        "family": "Sundareswaran",
        "given": "S."
      },
      {
        "family": "Zhao",
        "given": "M."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "A novel technique for incremental analysis of on-chip power distribution networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "J."
      },
      {
        "family": "Butler",
        "given": "S."
      },
      {
        "family": "Cho",
        "given": "H."
      },
      {
        "family": "Ge",
        "given": "Y."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "3.6 GHz 16-core SPARC SoC processor in 28 nm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "S.X."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "ASP-DAC"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Wire sizing with scattering effect for nanoscale interconnection"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dharchoudhury",
        "given": "A."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Vaidyanathan",
        "given": "R."
      },
      {
        "family": "Tutuianu",
        "given": "B."
      },
      {
        "family": "Bearden",
        "given": "D."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of the 35th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Design and analysis of power distribution networks in PowerPC microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shakeri",
        "given": "K."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1087–1096,"
    ],
    "title": [
      "Compact physical IR-drop models for chip/packager co-design of gigascale integration"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Grenat",
        "given": "A."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Rachala",
        "given": "R."
      },
      {
        "family": "Nafziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Adaptive clocking system for improved power efficiency in a 28 nm x86–64 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mohamood",
        "given": "F."
      },
      {
        "family": "Healy",
        "given": "M."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Lee",
        "given": "H.-H."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "39th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "A floorplan-aware dynamic inductive noise controller for reliable processor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "M."
      },
      {
        "family": "Rangan",
        "given": "K."
      },
      {
        "family": "Smith",
        "given": "M."
      },
      {
        "family": "Wei",
        "given": "G.-Y."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Portland, OR"
    ],
    "title": [
      "Towards a software approach to mitigate voltage emergencies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joseph",
        "given": "R."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "HPCA"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Control techniques to eliminate voltage emergencies in high performance processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "family": "Hathaway",
        "given": "D."
      },
      {
        "family": "Stok",
        "given": "L."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2015"
    ],
    "editor": [
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Martin",
        "given": "G.E."
      },
      {
        "family": "Scheffer",
        "given": "L.K."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "Taylor & Francis Group"
    ],
    "title": [
      "Design flows, Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "J."
      },
      {
        "family": "Pullela",
        "given": "S."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1994-12"
    ],
    "pages": [
      "1526–1535,"
    ],
    "title": [
      "Modeling the “effective capacitance” of RC interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Dartu",
        "given": "F."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1997-10"
    ],
    "genre": [
      "ITC, 809–818,"
    ],
    "title": [
      "Calculating worst-case gate delays due to dominant capacitance coupling"
    ],
    "type": null
  },
  {
    "note": [
      "636 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "P."
      },
      {
        "family": "Kirkpatrick",
        "given": "D.A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "68–74"
    ],
    "title": [
      "Miller factor for gate-level coupling delay calculation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "R."
      },
      {
        "given": "Harmony"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1132–1150,"
    ],
    "title": [
      "Static noise analysis of deep submicron digital integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Khan",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "International Conference on IC Design and Technology"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Recent developments in high-performance system-on-chip IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pretorius",
        "given": "J."
      },
      {
        "family": "Shubat",
        "given": "A."
      },
      {
        "family": "Salama",
        "given": "C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "786–793,"
    ],
    "title": [
      "Charge redistribution and noise margins in domino CMOS logic, Circuits Systems"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Keller",
        "given": "I."
      },
      {
        "family": "Tam",
        "given": "K.H."
      },
      {
        "family": "Kariat",
        "given": "V."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "June 8–13, 2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "468–473"
    ],
    "title": [
      "Challenges in gate level modeling for delay and SI at 65 nm and below"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "9."
    ],
    "container-title": [
      "ITRS Roadmap"
    ],
    "date": [
      "2013"
    ],
    "edition": [],
    "title": [
      "Process Integration, Devices, and Structures"
    ],
    "type": "article-journal",
    "url": [
      "http://public.itrs.net."
    ]
  },
  {
    "author": [
      {
        "family": "Tajalliand",
        "given": "A."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems I: Regular Papers"
    ],
    "date": [
      "2011-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2189–2200,"
    ],
    "title": [
      "Design trade-offs in ultra-low-power digital nanoscale CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Uyemura",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "pages": [
      "80–83"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Circuit Design for CMOS VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Necholls",
        "given": "W."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "714–719"
    ],
    "title": [
      "Timing analysis with crosstalk as fixpoints on complete lattice"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J.M."
      },
      {
        "family": "Chen",
        "given": "P."
      },
      {
        "family": "Hafiz",
        "given": "O."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of 16th Symposium on Integrated Circuits and Systems Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Arizona University, Tucson, AZ"
    ],
    "pages": [
      "261–266"
    ],
    "title": [
      "A new continuous switching window computation with crosstalk noise"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B.",
        "suffix": "Sr."
      },
      {
        "family": "Smith",
        "given": "G.L."
      },
      {
        "family": "Cheng",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "100–105,"
    ],
    "title": [
      "Timing analysis of computer hardware"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Olukotun",
        "given": "O.A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design, ICCAD-90"
    ],
    "date": [
      "November 11–15, 1990"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "552–555"
    ],
    "title": [
      "CheckTc and minTc: Timing verification and optimal clocking of synchronous digital circuits, Digest of Technical Papers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "484–487"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "family": "Kondratyev",
        "given": "A."
      },
      {
        "family": "Ran",
        "given": "Y."
      },
      {
        "family": "Tseng",
        "given": "K.H."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "June 2–6, 2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "860–863"
    ],
    "title": [
      "Temporofunctional crosstalk noise analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1987-07"
    ],
    "pages": [
      "634–649,"
    ],
    "title": [
      "Boolean analysis of MOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(4"
    ]
  },
  {
    "author": [
      {
        "family": "Scheffer",
        "given": "L."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of ISPD-97"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Napa Valley, CA"
    ],
    "pages": [
      "104–109"
    ],
    "title": [
      "A roadmap of cad tool changes for sub-micron interconnect problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keller",
        "given": "I."
      },
      {
        "family": "Tseng",
        "given": "K."
      },
      {
        "family": "Verghese",
        "given": "N."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "147–154"
    ],
    "title": [
      "A robust cell-level crosstalk delay change analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "L.H."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "612–620,"
    ],
    "title": [
      "Aggressor alignment for worst case noise"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "K."
      },
      {
        "family": "Kariat",
        "given": "V."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "864–868"
    ],
    "title": [
      "Static noise analysis with noise windows"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Narayanan",
        "given": "V."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of ICCAD-96"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "524–531"
    ],
    "title": [
      "Noise in deep submicron design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L.T."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S.C."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "598–604"
    ],
    "title": [
      "Practical considerations in RLCK crosstalk analysis for digital integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Odabasioglu",
        "given": "A."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pilleggi",
        "given": "L."
      },
      {
        "given": "P.R.I.M.A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998-08"
    ],
    "pages": [
      "645–654,"
    ],
    "title": [
      "Passive reduced-order interconnect macromodeling algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Kerns",
        "given": "K.J."
      },
      {
        "family": "Yang",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1997-07"
    ],
    "pages": [
      "734–744,"
    ],
    "title": [
      "Stable and efficient reduction of large multiport RC networks by pole analysis via congruence transformation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Levy",
        "given": "H."
      },
      {
        "family": "Scott",
        "given": "W."
      },
      {
        "family": "MacMillen",
        "given": "D."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "75–79"
    ],
    "title": [
      "A rank-one update method for efficient processing of interconnect parasitics in timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ratzlaff",
        "given": "C."
      },
      {
        "family": "Gopal",
        "given": "N."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of 28th DAC"
    ],
    "date": [
      "1991-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "555–560"
    ],
    "title": [
      "RICE: Rapid interconnect evaluator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anastasakis",
        "given": "D."
      },
      {
        "family": "Gopal",
        "given": "N."
      },
      {
        "family": "Kim",
        "given": "S.Y."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of 29th DAC"
    ],
    "date": [
      "1992-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "On the stability of approximations in asymptotic waveform evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Silveira",
        "given": "L.M."
      },
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "White",
        "given": "L."
      },
      {
        "given": "E.D.T.C."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of EDTC"
    ],
    "date": [
      "1995-03"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "534–538"
    ],
    "title": [
      "Efficient reduced-order modelling of frequencydependent coupling inductances associated with 3-D interconnect structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J.R."
      },
      {
        "family": "Silveira",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "43–55,"
    ],
    "title": [
      "Poor Man’s TBR: A simple model reduction scheme"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "title": [
      "These include articles, not mentioned in the text, which the authors have found helpful"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "McCormick",
        "given": "S."
      },
      {
        "family": "Shepard",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "223–230"
    ],
    "title": [
      "Interconnect parasitic extraction in the digital IC design methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kao",
        "given": "W.H."
      },
      {
        "family": "Chi-Yuan",
        "given": "L."
      },
      {
        "family": "Basel",
        "given": "M."
      },
      {
        "family": "Singh",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Proceedings"
    ],
    "pages": [
      "729–739"
    ],
    "title": [
      "Parasitic extraction: Current state of the art and future trends"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "D."
      },
      {
        "family": "Benschneider",
        "given": "B."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid State Circ"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1627–1633,"
    ],
    "title": [
      "Clocking design and analysis for a 600 MHz alpha microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Edelstein",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the IEDM"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "773–776"
    ],
    "title": [
      "Full copper wiring in a sub-0.25 um CMOS ULSI technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "FINITE DIFFERENCE METHODS 5. E. Dengi and R. Rohrer"
      }
    ],
    "container-title": [
      "Proceedings of the 34th ACM/IEEE DAC",
      "FINITE ELEMENT METHODS 6. G. Costache, Finite element method applied to skin effect problems in strip transmission lines, IEEE Trans. Microw. Theory Tech., MTT-35"
    ],
    "date": [
      "1997-06",
      "1987"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "127–132",
      "1009–1013,"
    ],
    "title": [
      "Hierarchical 2-D field solution for capacitance extraction for VLSI ­interconnect modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "W."
      },
      {
        "family": "Harrington",
        "given": "R."
      },
      {
        "family": "Mantz",
        "given": "J."
      },
      {
        "family": "Sarkar",
        "given": "T."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "439–450,"
    ],
    "title": [
      "Multiconductor transmission lines in multilayered dielectric media"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-32"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "S."
      },
      {
        "family": "Sarkar",
        "given": "T."
      },
      {
        "family": "Harrington",
        "given": "R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "Chapter 25 – Layout Extraction 657"
    ],
    "pages": [
      "1441–1448,"
    ],
    "title": [
      "The electrostatic field of conducting bodies in multiple dielectric media"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Dengi",
        "given": "E."
      },
      {
        "family": "Rohrer",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the 35th ACM/IEE DAC"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "218–223"
    ],
    "title": [
      "Boundary element method macromodels for 2-D hierarchical capacitance extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1948"
    ],
    "pages": [
      "55–63,"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wideband amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Rubinstein",
        "given": "J."
      },
      {
        "family": "Penfield",
        "given": "J.P."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "202–211,"
    ],
    "title": [
      "Signal delay in RC tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-2"
    ]
  },
  {
    "author": [
      {
        "family": "Pillage",
        "given": "L.T."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "352–366,"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Ratzlaff",
        "given": "C."
      },
      {
        "family": "Pillage",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1994-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "763–776,"
    ],
    "title": [
      "RICE: Rapid interconnect circuit evaluator using asymptotic waveform evaluator"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Bracken",
        "given": "J.E."
      },
      {
        "family": "Raghavan",
        "given": "V."
      },
      {
        "family": "Rohrer",
        "given": "R."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "869–878,"
    ],
    "title": [
      "Interconnect simulation with asymptotic waveform ­evaluation"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "literal": "MOMENT MATCHING METHODS 17. E. Chiprout and M. Nakhla"
      },
      {
        "family": "Phillips",
        "given": "J.R."
      },
      {
        "family": "Chiprout",
        "given": "E."
      },
      {
        "family": "Ling",
        "given": "D."
      },
      {
        "family": "Feldmann",
        "given": "P."
      },
      {
        "family": "Freund",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings of the 29th ACM/IEEE DAC",
      "Proceedings of the 33rd ACM/IEEE DAC, Las Vegas",
      "KRYLOV SUBSPACE METHODS 19",
      "IEEE Trans. CAD"
    ],
    "date": [
      "1992-06",
      "1996-06",
      "1995"
    ],
    "location": [
      "Anaheim, CA",
      "NV"
    ],
    "pages": [
      "201–206 18",
      "377–382",
      "639–649,"
    ],
    "title": [
      "Generalized moment-matching methods for transient analysis of interconnect networks",
      "Efficient full-wave electromagnetic analysis via model order reduction of fast integral transforms",
      "Efficient linear circuit analysis by Pade approximation via the Lanczos process"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Gallivan",
        "given": "K."
      },
      {
        "family": "Grimme",
        "given": "E."
      },
      {
        "family": "Dooren",
        "given": "P.",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Appl. Math. Lett"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "75–80,"
    ],
    "title": [
      "Asymptotic waveform evaluation via a Lanczos method"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Odabasioglu",
        "given": "A."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "given": "P.R.I.M.A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1997-08"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "58–65"
    ],
    "title": [
      "Passive reduced-order interconnect macromodeling algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "R."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Su",
        "given": "D."
      },
      {
        "family": "Loinaz",
        "given": "M.J."
      },
      {
        "family": "Masui",
        "given": "S."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference",
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst",
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1999",
      "1983",
      "1993"
    ],
    "genre": [
      "RESISTANCE EXTRACTION 22."
    ],
    "pages": [
      "491–499 23",
      "145–150 24",
      "420–430,"
    ],
    "title": [
      "A review of substrate coupling issues and modeling strategies",
      "Resistance extraction from mask layout data",
      "Experimental results and modeling techniques for substrate noise and mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Schmerbeck",
        "given": "T."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1995"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Aragones",
        "given": "X."
      },
      {
        "family": "Gonzalez",
        "given": "J.Luis"
      },
      {
        "family": "Rubio",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analysis and Solutions for Switching Noise Coupling in Mixed Signal ICs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Clement",
        "given": "F.J."
      },
      {
        "family": "Zysman",
        "given": "E."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Declercq",
        "given": "M."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "537–540"
    ],
    "title": [
      "LAYIN: Toward a global solution for parasitic coupling modeling and visualization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the 29th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "710–715"
    ],
    "title": [
      "Multipole-accelerated 3-D capacitance extraction algorithms for structures with conformal dielectrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ruehli",
        "given": "A.E."
      },
      {
        "family": "Brennan",
        "given": "P.A."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1973-02"
    ],
    "pages": [
      "76–82,"
    ],
    "title": [
      "Efficient capacitance calculations for three dimensional multiconductor systems"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-21"
    ]
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings in IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "194–198"
    ],
    "title": [
      "SUBTRACT: A program for the efficient evaluation of substrate parasitics in integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Allstot",
        "given": "D."
      },
      {
        "family": "Wolfe",
        "given": "M."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "354–365,"
    ],
    "title": [
      "Verification techniques for substrate coupling and their application to mixed-signal IC design"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Gharpurey",
        "given": "R."
      },
      {
        "family": "Meyer",
        "given": "R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "344–353,"
    ],
    "title": [
      "Modelling and analysis of substrate coupling in integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Smedes",
        "given": "T."
      },
      {
        "family": "Meijs",
        "given": "N.P.",
        "particle": "van der"
      },
      {
        "family": "Genderen",
        "given": "A.J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of the ELECTROSOFT’93"
    ],
    "date": [
      "1993-07"
    ],
    "pages": [
      "337–344"
    ],
    "title": [
      "Boundary element methods for capacitance and substrate resistance calculations in a VLSI layout verification package"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gharpurey",
        "given": "R."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "461–467"
    ],
    "title": [
      "Hosur transform domain techniques for efficient extraction of substrate parasitics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the 35th Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "20–25"
    ],
    "title": [
      "Multilevel integral equation methods for the extraction of substrate coupling parameters in mixed-signal IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "J."
      },
      {
        "family": "Dai",
        "given": "W.M."
      },
      {
        "family": "Kadur",
        "given": "S."
      },
      {
        "family": "Long",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of the 35th Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "224–229"
    ],
    "title": [
      "Efficient three-dimensional extraction based on static and full-wave layered Green’s functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kapur",
        "given": "S."
      },
      {
        "family": "Long",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1997-11"
    ],
    "pages": [
      "448–455"
    ],
    "title": [
      "IES3: A fast integral equation solver for efficient 3-dimensional extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "J."
      },
      {
        "family": "Dai.",
        "given": "W."
      },
      {
        "family": "Frye",
        "given": "R.C."
      },
      {
        "family": "Tai",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "371–374"
    ],
    "title": [
      "Green function via moment matching for rapid and accurate substrate parasitics evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Napper",
        "given": "S."
      }
    ],
    "citation-number": [
      "39."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "EPIC Design Technology"
    ],
    "title": [
      "Technical white paper on RC extraction"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1447–1459,"
    ],
    "title": [
      "FastCap: A multipole-accelerated 3-D capacitance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of the 29th ACM/IEEE DAC"
    ],
    "date": [
      "1993-06"
    ],
    "pages": [
      "710–715"
    ],
    "title": [
      "Multipole-accelerated 3-D capacitance extraction algorithms for structures with conformal dielectrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "W."
      },
      {
        "family": "Sun",
        "given": "W.K."
      },
      {
        "family": "Zhu",
        "given": "Z.H."
      },
      {
        "family": "Ji",
        "given": "H."
      },
      {
        "family": "Song",
        "given": "B."
      },
      {
        "family": "Dai",
        "given": "W."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "MTT"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1037–1044,"
    ],
    "title": [
      "A novel dimension reduction technique for the capacitance extraction of 3-D VLSI interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Kakani",
        "given": "N."
      },
      {
        "family": "Yu",
        "given": "T."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of the 35th ACM/IEEE DAC"
    ],
    "date": [
      "1998-06"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "212–217"
    ],
    "title": [
      "A fast hierarchical algorithm for 3-D capacitance extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vicentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "470–480,"
    ],
    "title": [
      "Automatic generation of analytical models for interconnect capacitances"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Arora",
        "given": "N.D."
      },
      {
        "family": "Roal",
        "given": "K.V."
      },
      {
        "family": "Schumann",
        "given": "R."
      },
      {
        "family": "Richardson",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "58–67,"
    ],
    "title": [
      "Modeling and extraction of interconnect capacitances for multilayer VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Habitz",
        "given": "P.A."
      },
      {
        "family": "Wemple",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Electr. J"
    ],
    "date": [
      "October 11–15, 1997"
    ],
    "title": [
      "A simpler, faster method of parasitic capacitance extraction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dengi",
        "given": "E."
      }
    ],
    "citation-number": [
      "47."
    ],
    "genre": [
      "Research Report: CMUCAD-97-29,"
    ],
    "location": [
      "Pittsburgh, PA"
    ],
    "publisher": [
      "Carnegie Mellon University"
    ],
    "title": [
      "A parasitic capacitance extraction method for VLSI interconnect modeling"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "You",
        "given": "E."
      },
      {
        "family": "Choe",
        "given": "S.Yew"
      },
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Varadadesikan",
        "given": "L."
      },
      {
        "family": "Aingaran",
        "given": "K."
      },
      {
        "family": "MacDonald",
        "given": "J."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, CICC"
    ],
    "date": [
      "May 21–24, 2000"
    ],
    "note": [
      "Hierarchical)."
    ],
    "pages": [
      "491–494"
    ],
    "title": [
      "Parasitic extraction for multimillion-transistor integrated circuits: Methodology and design experience"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kurokawa",
        "given": "A."
      },
      {
        "family": "Kanamoto",
        "given": "T."
      },
      {
        "family": "Kasebe",
        "given": "A."
      },
      {
        "family": "Inoue",
        "given": "Y."
      },
      {
        "family": "Masuda",
        "given": "H."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the IEEE 2004 Custom Integrated Circuits Conference"
    ],
    "date": [
      "October 3–6, 2004"
    ],
    "pages": [
      "485–488"
    ],
    "title": [
      "Efficient capacitance extraction method for interconnects with dummy fills"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beattie",
        "given": "M.W."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "311–321,"
    ],
    "title": [
      "Error bounds for capacitance extraction via window techniques"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "K.C."
      },
      {
        "family": "Garg",
        "given": "R."
      },
      {
        "family": "Chadha",
        "given": "R."
      }
    ],
    "citation-number": [
      "51."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "Bedham, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Computer Aided Design of Microwave Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Beattie",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of 36th International Conference on Design Automation"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "915–920"
    ],
    "title": [
      "IC analyses including extracted inductance models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Tausch",
        "given": "J."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Technical Proceedings of the 1999 International Conference on Modeling and Simulation of Microsystems"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A wide frequency range surface integral formulation for 3-D inductance and resistance extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Marques",
        "given": "N."
      },
      {
        "family": "Massoud",
        "given": "Y."
      },
      {
        "family": "Silveira",
        "given": "L."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of 36th International Conference on Design Automation"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "910–914"
    ],
    "title": [
      "Interconnect analysis: From 3-D structures to circuit models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "He",
        "given": "Z."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of 34th International Conference on Design Automation"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "137–140"
    ],
    "title": [
      "SPIE: Sparse partial inductance extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rosa",
        "given": "E."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Nat. Bur. Stand"
    ],
    "date": [
      "1908"
    ],
    "pages": [
      "301–344,"
    ],
    "title": [
      "The self and mutual inductance of linear conductors, Bull"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Ruehli",
        "given": "A."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "470–481,"
    ],
    "title": [
      "Inductance calculations in a complex integrated circuit environment"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Krauter",
        "given": "B."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "45–52"
    ],
    "title": [
      "Generating sparse partial inductance matrices with guaranteed stability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beattie",
        "given": "M."
      },
      {
        "family": "Alatan",
        "given": "L."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proceedings of the 1998 IEDM"
    ],
    "date": [
      "1998-12"
    ],
    "title": [
      "Equipotential shells for efficient partial inductance extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krauter",
        "given": "B."
      },
      {
        "family": "Mehrotra",
        "given": "S."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of 35th International Conference on Design Automation"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "303–308"
    ],
    "title": [
      "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect and timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Ruehli",
        "given": "A."
      },
      {
        "family": "Walker",
        "given": "S."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of 36th International Conference on Design Automation"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "904–910"
    ],
    "title": [
      "Dealing with inductance in high-speed chip design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Morton",
        "given": "S."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of 36th International Conference on Design Automation"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "921–926"
    ],
    "title": [
      "On-chip inductance issues in multiconductor systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "A."
      },
      {
        "family": "Kopcsay",
        "given": "G.V."
      },
      {
        "family": "Surovic",
        "given": "C.W."
      },
      {
        "family": "Rubin",
        "given": "B.J."
      },
      {
        "family": "Terman",
        "given": "L.M."
      },
      {
        "family": "Dunne",
        "given": "R.P."
      },
      {
        "family": "Gallo",
        "given": "T.A."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "547–567,"
    ],
    "title": [
      "Modeling and characterization of long on-chip interconnections for high-performance microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "64."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Foundations for Microstrip Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "A."
      },
      {
        "family": "Kopcsay",
        "given": "G."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Smith",
        "given": "H."
      },
      {
        "family": "Katopis",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1836–1846,"
    ],
    "title": [
      "When are transmission line effects important for on-chip interconnections?"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "A."
      },
      {
        "family": "Smith",
        "given": "H."
      },
      {
        "family": "Surovic",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "IEEE Trans. Adv. Pack"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "292–308,"
    ],
    "title": [
      "Frequency dependent crosstalk simulation for on-chip interconnections"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y."
      },
      {
        "family": "Friedman",
        "given": "E."
      },
      {
        "family": "Neves",
        "given": "J."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of 35th International Conference on Design Automation"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "560–565"
    ],
    "title": [
      "Figures of merit to characterize the importance of on-chip inductance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meijs",
        "given": "N.",
        "particle": "van der"
      },
      {
        "family": "Smedes",
        "given": "T."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "244–251"
    ],
    "title": [
      "Accurate interconnect modeling: Towards multi-million transistor chips as microwave circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Tsuk",
        "given": "M."
      },
      {
        "family": "Smithhisler",
        "given": "C."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "438–442"
    ],
    "title": [
      "Efficient techniques for inductance extraction of complex 3-D geometries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Tsuk",
        "given": "M.J."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "IEEE Trans Microw. Theory Tech"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1750–1758,"
    ],
    "title": [
      "FASTHENRY: A multipole-accelerated 3-D inductance program"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Tian",
        "given": "Z."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "425–436,"
    ],
    "title": [
      "Return-limited inductances: A practical approach to on-chip inductance extraction"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Sitaram",
        "given": "D."
      },
      {
        "family": "Zheng",
        "given": "Y."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "142–149"
    ],
    "title": [
      "Full-chip, three-dimensional, shapes-based RLC extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beattie",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of the Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2001-03"
    ],
    "title": [
      "Efficient inductance extraction via windowing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tutuianu",
        "given": "B."
      },
      {
        "family": "Dartu",
        "given": "F."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Proceedings of the 33rd ACM/IEEE DAC"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "611–616"
    ],
    "title": [
      "An explicit RC-circuit delay approximation based on the first three moments of the impulse response"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y."
      },
      {
        "family": "Friedman",
        "given": "E."
      },
      {
        "family": "Neves",
        "given": "J."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2000-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "83–97,"
    ],
    "title": [
      "Equivalent Elmore delay for RLC trees"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "citation-number": [
      "660"
    ],
    "container-title": [
      "Statistical Extraction"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Silveira",
        "given": "L.M.Miguel"
      },
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Elfaldel",
        "given": "I."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of the International Conference on CAD"
    ],
    "date": [
      "1996-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "288–294"
    ],
    "title": [
      "A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elfaldel",
        "given": "I.M."
      },
      {
        "family": "Ling",
        "given": "D."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "1997-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "66–71"
    ],
    "title": [
      "A block rational Arnoldi algorithms for multipoint passive model-order reduction of multiport RLC networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "Y."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Strojwas",
        "given": "A."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Proceedings of the 36th ACM/IEEE DAC"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "201–206"
    ],
    "title": [
      "Model order reduction of RCL interconnect including variational analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y."
      },
      {
        "family": "Friedman",
        "given": "E."
      },
      {
        "family": "Neves",
        "given": "J."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of the 36th DAC"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "420–424"
    ],
    "title": [
      "Repeater insertion in tree structured inductive interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kanapka",
        "given": "J."
      },
      {
        "family": "Phillips",
        "given": "J."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "Proceedings of 37th Design Automation Conference"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "738–743"
    ],
    "title": [
      "Fast methods of extraction and sparsification of substrate coupling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sheehan",
        "given": "B.N."
      },
      {
        "given": "T.I.C.E.R."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "ICCAD’99: Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "200–203"
    ],
    "title": [
      "Realizable reduction of extracted RC circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "V.B."
      },
      {
        "family": "Soreff",
        "given": "J.P."
      },
      {
        "family": "Ledalla",
        "given": "R."
      },
      {
        "family": "Yang",
        "given": "F.L."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "TAU’02: Proceedings of the Eighth ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "70–77"
    ],
    "title": [
      "Aggressive crunching of extracted RC netlists"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamin",
        "given": "M."
      }
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1972"
    ],
    "genre": [
      "HISTORICAL 83."
    ],
    "pages": [
      "1581–1593,"
    ],
    "title": [
      "XYTOLR—A computer program for integrated circuit mask design checkout, Bell Syst"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Baird",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "DAC’77: Proceedings of the 14th Conference on Design Automation"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "303–311"
    ],
    "title": [
      "Fast algorithms for LSI artwork analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Losleben",
        "given": "P."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "DAC’75: Proceedings of the 12th Conference on Design Automation"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "431–438"
    ],
    "title": [
      "Design validation in hierarchical systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Allgair",
        "given": "R.M."
      },
      {
        "family": "Evans",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "DAC’77: Proceedings of the 14th Conference on Design Automation"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "312–321"
    ],
    "title": [
      "A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Preas",
        "given": "B.T."
      },
      {
        "family": "Lindsay",
        "given": "B.W."
      },
      {
        "family": "Gwyn",
        "given": "C.W."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "DAC’76: Proceedings of the 13th Conference on Design Automation"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "309–317"
    ],
    "title": [
      "Automatic circuit analysis based on mask information"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lauther",
        "given": "U."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "DAC’81: Proceedings of the 18th Conference on Design Automation"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "555–562"
    ],
    "title": [
      "An O (N log N) algorithm for Boolean mask operations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OPC",
        "given": "R.E.T."
      },
      {
        "family": "MODELING",
        "given": "C.M.P."
      },
      {
        "family": "Heitzinger",
        "given": "C."
      },
      {
        "family": "Sheikholeslami",
        "given": "A."
      },
      {
        "family": "Badrieh",
        "given": "F."
      },
      {
        "family": "Puchner",
        "given": "H."
      },
      {
        "family": "Selberherr",
        "given": "S."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1129–1134,"
    ],
    "title": [
      "Feature-scale process Simulation and accurate capacitance extraction for the backend of a 100-nm aluminum/TEOS ­process"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Ouma",
        "given": "D.O."
      },
      {
        "family": "Boning",
        "given": "D.S."
      },
      {
        "family": "Chung",
        "given": "J.E."
      },
      {
        "family": "Easter",
        "given": "W.G."
      },
      {
        "family": "Saxena",
        "given": "V."
      },
      {
        "family": "Misra",
        "given": "S."
      },
      {
        "family": "Crevasse",
        "given": "A."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "IEEE Trans. Semiconduct. Manuf"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "232–244,"
    ],
    "title": [
      "Characterization and modeling of oxide chemical—Mechanical polishing using planarization length and pattern density concepts"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Tugbawa",
        "given": "T.E."
      },
      {
        "family": "Park",
        "given": "T.H."
      },
      {
        "family": "Boning",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "Proceedings of the IEEE 2002 International Interconnect Technology Conference"
    ],
    "date": [
      "June 3–5, 2002"
    ],
    "pages": [
      "167–169"
    ],
    "title": [
      "integrated chip-scale simulation of pattern dependencies in copper electroplating and copper chemical mechanical polishing processes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "H."
      },
      {
        "family": "Sapatnekar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "ICCAD’03: Proceedings of theIEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "621"
    ],
    "title": [
      "Statistical timing analysis considering spatial correlations using a single pert-like traversal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Ravindran",
        "given": "K."
      },
      {
        "family": "Kalafala",
        "given": "K."
      },
      {
        "family": "Walker",
        "given": "S.G."
      },
      {
        "family": "Narayan",
        "given": "S."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "DAC’4: Proceedings of the 41st Annual Conference on Design Automation"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "331–336"
    ],
    "title": [
      "First-order incremental block-based statistical timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scheffer",
        "given": "L."
      }
    ],
    "citation-number": [
      "94."
    ],
    "container-title": [
      "TAU’02: Proceedings of the Eighth ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Explicit computation of performance as a function of process variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "J.D."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "95."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design, ICCAD-2004"
    ],
    "date": [
      "November 7–11, 2004"
    ],
    "pages": [
      "460–467"
    ],
    "title": [
      "Interval-valued reduced order statistical interconnect modeling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Labun",
        "given": "A."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "941–951,"
    ],
    "title": [
      "Rapid method to account for process variation in full-chip capacitance extraction"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "CONVERTING TRANSISTOR LEVEL TO GATE LEVEL 97. G. Ditlow, W. Donath, and A. Ruehli"
      },
      {
        "family": "Barzilai",
        "given": "Z."
      },
      {
        "family": "Huisman",
        "given": "L."
      },
      {
        "family": "Silberman",
        "given": "G.M."
      },
      {
        "family": "Tang",
        "given": "D.T."
      },
      {
        "family": "Woo",
        "given": "L.S."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium Circuits and System",
      "Design Automation Conference"
    ],
    "date": [
      "1983-05",
      "1983"
    ],
    "pages": [
      "752–755 98",
      "157–163"
    ],
    "title": [
      "Logic equations for MOSFET circuits",
      "Simulating pass transistor circuits using logic simulation machines"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "634–649,"
    ],
    "title": [
      "Boolean analysis of MOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "D.T."
      },
      {
        "family": "Saab",
        "given": "D.G."
      },
      {
        "family": "Banerjee",
        "given": "P."
      },
      {
        "family": "Abraham",
        "given": "J."
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "European Conference on Design Automation"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "329–333"
    ],
    "title": [
      "Functional abstraction of logic gates for switch level simulation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "101."
    ],
    "container-title": [
      "International Conference in Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "This page intentionally left blank Mixed-Signal Noise Coupling in System-on-Chip Design"
    ],
    "pages": [
      "350–353"
    ],
    "title": [
      "Extraction of gate level models from transistor circuits by four valued symbolic analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rofougaran",
        "given": "A."
      },
      {
        "family": "Chang",
        "given": "G."
      },
      {
        "family": "Rael",
        "given": "J.J."
      },
      {
        "family": "Chang",
        "given": "J.Y.-C."
      },
      {
        "family": "Rofougaran",
        "given": "M."
      },
      {
        "family": "Chang",
        "given": "P.J."
      },
      {
        "family": "Djafari",
        "given": "M."
      },
      {
        "family": "Ku",
        "given": "M.-K."
      },
      {
        "family": "Roth",
        "given": "E.W."
      },
      {
        "family": "Abidi",
        "given": "A.A."
      },
      {
        "family": "Samueli",
        "given": "H."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "515–534,"
    ],
    "title": [
      "A single-chip 900-MHz spread-spectrum wireless transceiver in 1-mm CMOS—Part I Architecture and transmitter design"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Pehlke",
        "given": "D.R."
      },
      {
        "family": "Burstein",
        "given": "A."
      },
      {
        "family": "Chang",
        "given": "M.F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting Digest"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "63–66"
    ],
    "title": [
      "Extremely high-Q tunable inductor for Si-based RF integrated circuit applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Olmstead",
        "given": "J.A."
      },
      {
        "family": "Vulih",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuit Conference"
    ],
    "date": [
      "May 4–7, 1987"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "659–662"
    ],
    "title": [
      "Noise problems in mixed analog-digital integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Masui",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of VLSI Circuit Symposium"
    ],
    "date": [
      "June 4–6, 1992"
    ],
    "location": [
      "Seattle, WA"
    ],
    "pages": [
      "42–43"
    ],
    "title": [
      "Simulation of substrate-coupling in mixed-signal MOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsukada",
        "given": "T."
      },
      {
        "family": "Makie-Fukuda",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Fundam. Electr"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "263–275,"
    ],
    "title": [
      "Approaches to reducing digital-noise coupling in CMOS mixedsignal LSI’s, IEICE-T"
    ],
    "type": "article-journal",
    "volume": [
      "E80-A"
    ]
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "314–323,"
    ],
    "title": [
      "Computer-aided design considerations for mixed-signal coupling in RF integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Gharpurey",
        "given": "R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aid. Des"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "172–190,"
    ],
    "title": [
      "Substrate optimization based on semi-analytical techniques"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Merrill",
        "given": "R.B."
      },
      {
        "family": "Young",
        "given": "W.M."
      },
      {
        "family": "Brehmer",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "International Electron Devices Meeting Technical Digest"
    ],
    "date": [
      "December 11–14, 1994"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "433–436"
    ],
    "title": [
      "Effect of substrate material on crosstalk in mixed analog/ digital integrated circuit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aragones",
        "given": "X."
      },
      {
        "family": "Rubio",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1405–1409,"
    ],
    "title": [
      "Experimental comparison of substrate noise coupling using different wafer types"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Briaire",
        "given": "J."
      },
      {
        "family": "Krisch",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 16–19, 1999"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "483–486"
    ],
    "title": [
      "Substrate injection and crosstalk in CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Briaire",
        "given": "J."
      },
      {
        "family": "Krisch",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aid. Des"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "645–653,"
    ],
    "title": [
      "Principles of substrate crosstalk generation in CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 1–4, 1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "129–132"
    ],
    "title": [
      "A methodology for rapid estimation of ­substrate-coupled switching noise"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Iwata",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEICE Trans. Fundam. Electr"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "271–278,"
    ],
    "title": [
      "Substrate noise simulation techniques for analog-digital mixed LSI design"
    ],
    "type": "article-journal",
    "volume": [
      "E82-A"
    ]
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Iwata",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of IEEE Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair"
    ],
    "date": [
      "January 25–28, 2000"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "623–629"
    ],
    "title": [
      "Substrate crosstalk analysis in mixed signal CMOS integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kiaei",
        "given": "S."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Hansen",
        "given": "K."
      },
      {
        "family": "Verghese",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Wirel. Netw"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "41–53,"
    ],
    "title": [
      "Noise consideration for mixed-signal RF IC transceivers"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Rainal",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "126–129,"
    ],
    "title": [
      "Eliminating inductive noise of external chip interconnections"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "D.K."
      },
      {
        "family": "Loinaz",
        "given": "M.J."
      },
      {
        "family": "S.Masui"
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "420–430,"
    ],
    "title": [
      "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Schmerbeck",
        "given": "T.J."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Ohmoto",
        "given": "T."
      },
      {
        "family": "Murasaka",
        "given": "Y."
      },
      {
        "family": "Morie",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Symposium on VLSI Circuits Digest of Technical Papers"
    ],
    "date": [
      "June 14–16, 2001"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "159–162"
    ],
    "title": [
      "Effects of power-supply parasitic components on substrate noise generation in large-scale digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Wolfe",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "354–365,"
    ],
    "title": [
      "Verification techniques for substrate coupling and their application to mixed-signal IC design"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Casalta",
        "given": "J.M."
      },
      {
        "family": "Aragones",
        "given": "X."
      },
      {
        "family": "Rubio",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "598–603,"
    ],
    "title": [
      "Substrate coupling evaluation in BiCMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Microstructure Science"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "VLSI Electronics"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Shimazaki",
        "given": "K."
      },
      {
        "family": "Tsujikawa",
        "given": "H."
      },
      {
        "family": "Kojima",
        "given": "S."
      },
      {
        "family": "Hirano",
        "given": "S."
      },
      {
        "given": "L.E.M.I.N.G.S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Quality Electronic Design"
    ],
    "date": [
      "March 24–26, 2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "129–136"
    ],
    "title": [
      "LSI’s EMI-noise analysis with gate level simulator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "Ferrari",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aid. Des"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "301–310,"
    ],
    "title": [
      "Modeling digital ­substrate noise injection in mixed-signal IC’s"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Miliozzi",
        "given": "P."
      },
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "Charbon",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings on IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 5–8, 1996"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "385–388"
    ],
    "title": [
      "SUBWAVE: A methodology for modeling digital substrate noise injection in mixed-signal IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heijningen",
        "given": "M.",
        "particle": "van"
      },
      {
        "family": "Badaroglu",
        "given": "M."
      },
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Engels",
        "given": "M."
      },
      {
        "family": "Bolsens",
        "given": "I."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of 37th Design Automation Conference"
    ],
    "date": [
      "June 5–9, 2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "446–451"
    ],
    "title": [
      "High-level simulation of substrate noise generation including power-supply noise coupling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Morie",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 12–15, 2002"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "501–504"
    ],
    "title": [
      "Modeling substrate noise generation in CMOS digital integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kerns",
        "given": "K.J."
      },
      {
        "family": "Wemple",
        "given": "I.L."
      },
      {
        "family": "Yang",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "November 5–9, 1995"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "207–214"
    ],
    "title": [
      "Stable and efficient reduction of substrate model networks using congruence transforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 9–12, 1993"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "422–426"
    ],
    "title": [
      "Rapid simulation of substrate coupling effects in mixed-mode IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumasiro",
        "given": "S."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      },
      {
        "family": "Strowas",
        "given": "A."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Digest of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "December 9–12, 1990"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "193–196"
    ],
    "title": [
      "A new efficient method for transient simulation of threedimensional interconnect structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stanisic",
        "given": "B.R."
      },
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "226–237,"
    ],
    "title": [
      "Addressing substrate coupling in mixed-mode ICs: Simulation and power distribution systems"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Clement",
        "given": "F.J.R."
      },
      {
        "family": "Zysman",
        "given": "E."
      },
      {
        "family": "Kayal",
        "given": "M."
      },
      {
        "family": "Declercq",
        "given": "M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 1–4, 1994"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "537–540"
    ],
    "title": [
      "LAYIN: Toward a global solution for parasitic coupling modeling and visualization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smedes",
        "given": "T."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE/PRORISC Workshop on Circuits Systems and Signal Processing, Mierlo"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "the Netherlands"
    ],
    "pages": [
      "101–106"
    ],
    "title": [
      "Substrate resistance extraction for physics-based layout verification"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Costa",
        "given": "J.P."
      },
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "Silveria",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aid. Des"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "597–607,"
    ],
    "title": [
      "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC’s"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings on ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "June 15–19, 1998"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "20–25"
    ],
    "title": [
      "Multilevel integral equation methods for the extraction of substrate coupling parameters in mixed-signal IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Wolfe",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 1–4, 1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "121–124"
    ],
    "title": [
      "Fast parasitic extraction for substrate coupling in mixedsignal ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1962"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Classical Electrodynamics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gharpurey",
        "given": "R."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 1–4, 1995"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "125–128"
    ],
    "title": [
      "Modeling and analysis of substrate coupling in integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Costa",
        "given": "J.P."
      },
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "Silveira",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe"
    ],
    "date": [
      "February 23–26, 1998"
    ],
    "location": [
      "Paris"
    ],
    "pages": [
      "892–898"
    ],
    "title": [
      "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Costa",
        "given": "J.P."
      },
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "Silveira",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits and Systems, 1998; ISCAS 1998"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "358–362"
    ],
    "title": [
      "Precorrected-DCT techniques for modeling and simulation of substrate coupling in mixed-signal IC’s"
    ],
    "type": "paper-conference",
    "volume": [
      "6, May 31–June 3"
    ]
  },
  {
    "author": [
      {
        "family": "Costa",
        "given": "J.P."
      },
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "Silveira",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe, 1999; Conference and Exhibition"
    ],
    "date": [
      "March 9–12, 1999"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "396–400"
    ],
    "title": [
      "Efficient techniques for accurate extraction and modeling of substrate coupling in mixed-signal IC’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kanapka",
        "given": "J."
      },
      {
        "family": "Phillips",
        "given": "J."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "738–743"
    ],
    "title": [
      "Fast methods for extraction and sparsification of substrate coupling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ponnapalli",
        "given": "S."
      },
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Chu",
        "given": "W."
      },
      {
        "family": "Coram",
        "given": "G."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Circ. Dev"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "19–28,"
    ],
    "title": [
      "Preventing a noisequake"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "note": [
      "688 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Iwata",
        "given": "A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "June 12–14, 1997"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "37–38"
    ],
    "title": [
      "A macroscopic substrate noise model for full chip mixed-signal verification, Symposium on VLSI Circuits Digest Technical Papers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mayes",
        "given": "M.K."
      },
      {
        "family": "Chin",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "June 13–15, 1996"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "186–187"
    ],
    "title": [
      "All Verilog mixed-signal simulator with analog behavioral and noise models, Symposium on VLSI Circuits Digest Technical Papers"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mayes",
        "given": "M.K."
      },
      {
        "family": "Chin",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design Proceedings"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "50–54"
    ],
    "title": [
      "All Verilog mixed-signal simulator with analog behavioral and noise models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blalack",
        "given": "T."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference on Digest of Technical Papers"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "200–201"
    ],
    "title": [
      "The effects of switching noise on an oversampling A/D converter"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verghese",
        "given": "N.K."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 5–8, 1997"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "363–370"
    ],
    "title": [
      "Verification of RF and mixed-signal integrated circuits for substrate coupling effects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Telichevesky",
        "given": "R."
      },
      {
        "family": "Kundert",
        "given": "K."
      },
      {
        "family": "Elfadel",
        "given": "I."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 5–8, 1996"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "437–444"
    ],
    "title": [
      "Fast simulation algorithms for RF circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Telichevesky",
        "given": "R."
      },
      {
        "family": "Kundert",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 5–8, 1996"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "449–452"
    ],
    "title": [
      "Receiver characterization using periodic small-signal analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Telichevesky",
        "given": "R."
      },
      {
        "family": "Kundert",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings on ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "June 12–16, 1995"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "480–484"
    ],
    "title": [
      "Efficient steady-state analysis based on matrix-free Krylovsubspace methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwan",
        "given": "K.H."
      },
      {
        "family": "Wemple",
        "given": "I.L."
      },
      {
        "family": "Yang",
        "given": "A.T."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Symposium on VLSI Circuits Digest of Technical Papers"
    ],
    "date": [
      "June 13–15, 1996"
    ],
    "location": [
      "Honolulu, HI"
    ],
    "pages": [
      "184–185"
    ],
    "title": [
      "Simulation and analysis of substrate coupling in realisticallylarge mixed-A/D circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Nagai",
        "given": "J."
      },
      {
        "family": "Morie",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "A."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aid. Des"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "671–678,"
    ],
    "title": [
      "Measurements and analyses of substrate noise waveform in mixed-signal IC environment"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "W.K."
      },
      {
        "family": "Verghese",
        "given": "N."
      },
      {
        "family": "Cho",
        "given": "H.J."
      },
      {
        "family": "Shimazaki",
        "given": "K."
      },
      {
        "family": "Tsujikawa",
        "given": "H."
      },
      {
        "family": "Hirano",
        "given": "S."
      },
      {
        "family": "Doushoh",
        "given": "S."
      },
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Iwata",
        "given": "A."
      },
      {
        "family": "Ohmoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "September 21–24, 2003"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "369–372"
    ],
    "title": [
      "A substrate noise analysis methodology for large-scale mixed-signal ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stanisic",
        "given": "B.R."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994-05"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "533–536"
    ],
    "title": [
      "Mixed-signal noise decoupling via simultaneous power distribution and cell customization in RAIL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994-05"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "529–532"
    ],
    "title": [
      "Substrate-aware mixed-signal macro-cell placement in WRIGHT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Carley",
        "given": "L.R."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "269–278,"
    ],
    "title": [
      "Substrate-aware mixed-signal macro-cell placement in WRIGHT"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "title": [
      "IV Technology Computer-Aided Design This page intentionally left blank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Antoniadis",
        "given": "D.A."
      },
      {
        "family": "Hansen",
        "given": "S.E."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Gonzalez",
        "given": "A.G."
      }
    ],
    "container-title": [
      "REFERENCES 1"
    ],
    "date": [
      "1978"
    ],
    "genre": [
      "Technical Report No. 5019-2,"
    ],
    "location": [
      "Stanford, CA"
    ],
    "publisher": [
      "Stanford Electronics Laboratories"
    ],
    "title": [
      "SUPREM I-A program for IC process modeling and simulation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Selberher",
        "given": "S."
      },
      {
        "family": "Zienkiewicz",
        "given": "O.C."
      },
      {
        "family": "Taylor",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1984",
      "1991"
    ],
    "location": [
      "New York",
      "London, U.K"
    ],
    "publisher": [
      "Springer",
      "McGraw-Hill"
    ],
    "title": [
      "Analysis and Simulation of Semiconductor Devices",
      "The Finite Element Method"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Mountain View, CA"
    ],
    "title": [
      "Taurus-process reference manual release 2004.09"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hofker",
        "given": "W.K."
      },
      {
        "family": "Werner",
        "given": "H.W."
      },
      {
        "family": "Oosthoek",
        "given": "D.P."
      },
      {
        "family": "Koeman",
        "given": "N.J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Appl. Phys"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "125,"
    ],
    "title": [
      "Taurus-process reference manual release 2004.09"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Stolk",
        "given": "P.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "6031,"
    ],
    "title": [
      "Physical mechanisms of transient enhanced dopant diffusion in ion-implanted silicon"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Uematsu",
        "given": "M."
      },
      {
        "family": "Keys",
        "given": "P.H."
      },
      {
        "family": "Brindos",
        "given": "R."
      },
      {
        "family": "Krishnamoorthy",
        "given": "V."
      },
      {
        "family": "Puga-Lambers",
        "given": "M."
      },
      {
        "family": "Jones",
        "given": "K.S."
      },
      {
        "family": "Law",
        "given": "M.E."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "J. Appl. Phys",
      "Mater. Res. Soc. Symp. Proc"
    ],
    "date": [
      "1999",
      "2000"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "6188,"
    ],
    "title": [
      "Simulation of high concentration phosphorus diffusion in silicon taking into account Ostwald Repening of defects, Jpn",
      "Phosphorus/silicon interstitial annealing after ion implantation"
    ],
    "type": "article-journal",
    "volume": [
      "38",
      "B6"
    ]
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "CA"
    ],
    "title": [
      "FLOOPS-ISE release10.0 manual, Mountain View"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Dunham",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "J. Electrochem. Soc"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "2628,"
    ],
    "title": [
      "A quantitative model for the coupled diffusion of phosphorus and point defects in silicon"
    ],
    "type": "article-journal",
    "volume": [
      "139"
    ]
  },
  {
    "author": [
      {
        "family": "Pichler",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Wien, Austria"
    ],
    "note": [
      "and references therein."
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Intrinsic Point Defects, Impurities, and Their Diffusion in Silicon"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sethian",
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Level Set Methods and Fast Marching Methods"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rim",
        "given": "K."
      },
      {
        "family": "Hoyt",
        "given": "J.L."
      },
      {
        "family": "Gibbons",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Electron. Dev"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1406–1415,"
    ],
    "title": [
      "Fabrication and analysis of deep submicron strained-Si N-MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Ghani",
        "given": "T."
      },
      {
        "family": "Armstrong",
        "given": "M."
      },
      {
        "family": "Auth",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "December 7–10, 2003"
    ],
    "genre": [
      "IEDM Technical Digest,"
    ],
    "location": [
      "Washington, DC"
    ],
    "title": [
      "A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "H."
      },
      {
        "family": "Chu",
        "given": "J."
      },
      {
        "family": "Bedell",
        "given": "S."
      },
      {
        "family": "Gusev",
        "given": "E.P."
      },
      {
        "family": "Jamison",
        "given": "P."
      },
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Ott",
        "given": "J."
      },
      {
        "family": "Copel",
        "given": "M."
      },
      {
        "family": "Sadana",
        "given": "D."
      },
      {
        "family": "Guarini",
        "given": "K."
      },
      {
        "family": "Ieong",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "December 13–15, 2004"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS, IEDM Technical Digest"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Takagi",
        "given": "S."
      },
      {
        "family": "Mizuno",
        "given": "T."
      },
      {
        "family": "Tezuka",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "MOSFETs, IEDM Technical Digest"
    ],
    "date": [
      "December 7–10, 2003"
    ],
    "location": [
      "Washington, DC"
    ],
    "title": [
      "Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-on-insulator (strained-SOI"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Noskov",
        "given": "A.G."
      },
      {
        "family": "Gorokhov",
        "given": "E.B."
      },
      {
        "family": "Sokolova",
        "given": "G.A."
      },
      {
        "family": "Trukhanov",
        "given": "E.M."
      },
      {
        "family": "Stenin",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Thin Solid Films"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "129,"
    ],
    "title": [
      "Correlation between stress and structure in chemically vapour deposited silicon nitride films"
    ],
    "type": "article-journal",
    "volume": [
      "162"
    ]
  },
  {
    "author": [
      {
        "family": "Volkert",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "3521,"
    ],
    "title": [
      "Stress and plastic flow in silicon during amorphization by ion bombardment"
    ],
    "type": "article-journal",
    "volume": [
      "70"
    ]
  },
  {
    "title": [
      "Device Modeling: From Physics to Electrical Parameter Extraction"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "DeMan",
        "given": "H.J."
      },
      {
        "family": "Mertens",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International Solid-State Circuits Conference (ISSCC), Technical Digest"
    ],
    "date": [
      "1973"
    ],
    "location": [
      "Philadelphia, PA, February"
    ],
    "pages": [
      "104–105"
    ],
    "title": [
      "SITCAP—A simulator for bipolar transistors for computer-aided circuit analysis programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Antoniadis",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "International Solid-State Circuits Conference (ISSCC), Technical Digest"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "Philadelphia, PA, February"
    ],
    "pages": [
      "244–245"
    ],
    "title": [
      "Process simulation for device design and control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Gaensslen",
        "given": "F.H."
      },
      {
        "family": "Yu",
        "given": "H.N."
      },
      {
        "family": "Rodeout",
        "given": "V.L."
      },
      {
        "family": "Bassous",
        "given": "E."
      },
      {
        "family": "LeBlanc",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid State Circ"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "256–268,"
    ],
    "title": [
      "Design of ionimplanted MOSFETs with very small physical dimensions"
    ],
    "type": "article-journal",
    "volume": [
      "SC-9"
    ]
  },
  {
    "author": [
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Hansen",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "1305–1320,"
    ],
    "title": [
      "Process modeling of integrated circuit device technology, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "69"
    ]
  },
  {
    "author": [
      {
        "family": "Cottrell",
        "given": "P.E."
      },
      {
        "family": "Buturla",
        "given": "E.M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings NASECODE I (Numerical Analysis of Semiconductor Devices), Boole Press"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "Dublin, OH"
    ],
    "pages": [
      "31–64"
    ],
    "title": [
      "Two-dimensional static and transient simulation of mobile carrier transport in a semiconductor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Selberherr",
        "given": "S."
      },
      {
        "family": "Fichtner",
        "given": "W."
      },
      {
        "family": "Potzl",
        "given": "H.W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings NASECODE I (Numerical Analysis of Semiconductor Devices"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "Ireland"
    ],
    "pages": [
      "275–279"
    ],
    "publisher": [
      "Boole Press"
    ],
    "title": [
      "Miminos—A program package to facilitate MOS device design and analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rafferty",
        "given": "C.S."
      },
      {
        "family": "Pinto",
        "given": "M.R."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "2018–2027,"
    ],
    "title": [
      "Iterative methods in semiconductor device simulation"
    ],
    "type": "article-journal",
    "volume": [
      "ED-32 (10"
    ]
  },
  {
    "author": [
      {
        "family": "Pinto",
        "given": "M.R."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Electr. Dev. Lett"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "100–102,"
    ],
    "title": [
      "Accurate trigger condition analysis for CMOS latchup"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-6(2"
    ]
  },
  {
    "author": [
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "1986-12"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "2–7"
    ],
    "title": [
      "Modeling and simulation for VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cham",
        "given": "K.M."
      },
      {
        "family": "Oh",
        "given": "S.-Y."
      },
      {
        "family": "Chin",
        "given": "D."
      },
      {
        "family": "Moll",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Computer-Aided Design and VLSI Device Development"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. CAD-ICAS"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1544–1560,"
    ],
    "title": [
      "Perspectives on technology and technology-driven CAD"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "citation-number": [
      "12."
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "ITRS"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors (available from http://public.itrs.net"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Duvvury",
        "given": "C."
      },
      {
        "family": "Amerasekera",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "690–702,"
    ],
    "title": [
      "ESD: A pervasive reliability concern for IC technologies, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Amerasekera",
        "given": "A."
      },
      {
        "family": "Duvvury",
        "given": "C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "ESD in Silicon Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dabral",
        "given": "S."
      },
      {
        "family": "Maloney",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Basic ESD and I/O Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lombardi",
        "given": "C."
      },
      {
        "family": "Manzini",
        "given": "S."
      },
      {
        "family": "Saporito",
        "given": "A."
      },
      {
        "family": "Vanzi",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1164–1171,"
    ],
    "title": [
      "A physically based mobility model for numerical simulation of nonplanar devices"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Tasch",
        "given": "A.F."
      },
      {
        "family": "Mazier",
        "given": "C.M."
      },
      {
        "family": "Banerjee",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1117–1124,"
    ],
    "title": [
      "A new approach to verify and derive a transversefield-dependent mobility model for electrons in MOS inversion layers"
    ],
    "type": "article-journal",
    "volume": [
      "TED-36(6"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Yeric",
        "given": "G.M."
      },
      {
        "family": "Tasch",
        "given": "A.F."
      },
      {
        "family": "Mazier",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Solid State Electr"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "545–552,"
    ],
    "title": [
      "Physcially-based models for effective mobility and local-field mobility of electrons in MOS inversion layers"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Darwish",
        "given": "M.N."
      },
      {
        "family": "Lentz",
        "given": "J.L."
      },
      {
        "family": "Pinto",
        "given": "M.R."
      },
      {
        "family": "Zeitzoff",
        "given": "P.M."
      },
      {
        "family": "Krutsick",
        "given": "T.J."
      },
      {
        "family": "Vuong",
        "given": "J.J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1997-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1529–1538,"
    ],
    "title": [
      "An improved electron and hole mobility model for general purpose device simulation"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Takagi",
        "given": "S."
      },
      {
        "family": "Iwase",
        "given": "M."
      },
      {
        "family": "Toriumi",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "1988-12"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "398–401"
    ],
    "title": [
      "On universality of inversion-layer mobility in n- and p-­channel MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "C.-H."
      },
      {
        "family": "Goo",
        "given": "J.-S."
      },
      {
        "family": "Oh",
        "given": "T.-Y."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Bayoumi",
        "given": "A."
      },
      {
        "family": "Cao",
        "given": "M."
      },
      {
        "family": "Voorde",
        "given": "P.Vande"
      },
      {
        "family": "Vook",
        "given": "D."
      },
      {
        "family": "Diaz",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Elec. Dev. Lett"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "292–294,"
    ],
    "title": [
      "MOS C–V characterization of ultrathin gate oxide thickness (1.3–1.8 nm"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-20(6"
    ]
  },
  {
    "author": [
      {
        "family": "Bowen",
        "given": "C."
      },
      {
        "family": "Fernando",
        "given": "C.L."
      },
      {
        "family": "Klimeck",
        "given": "G."
      },
      {
        "family": "Chatterjee",
        "given": "A."
      },
      {
        "family": "Blanks",
        "given": "D."
      },
      {
        "family": "Lake",
        "given": "R."
      },
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Davis",
        "given": "J."
      },
      {
        "family": "Kulkarni",
        "given": "M."
      },
      {
        "family": "Hattangady",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "I.-C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "1997-12"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "869–872"
    ],
    "title": [
      "Physical oxide thickness extraction and verification using quantum mechanical simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "C.-H."
      },
      {
        "family": "Nam",
        "given": "K.-Y."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Impact of gate direct tunneling current on circuit performance: a simulation study"
    ],
    "type": "article-journal",
    "volume": [
      "ED-48 (12"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "C.H."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2579–2581,"
    ],
    "title": [
      "Resonant gate tunneling current in double-gate SOI: a simulation study"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "C.-H."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "2002-12"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "723–726"
    ],
    "title": [
      "Two-dimensional polysilicon quantum-mechanical effects in double-gate SOI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "H.-S.P."
      },
      {
        "family": "Frank",
        "given": "D.J."
      },
      {
        "family": "Solomon",
        "given": "P.M."
      },
      {
        "family": "Wann",
        "given": "H.-J."
      },
      {
        "family": "Welser",
        "given": "J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "537–570,"
    ],
    "title": [
      "Nanoscale CMOS, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge, U.K"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kuo",
        "given": "J.B."
      },
      {
        "family": "Su",
        "given": "K.-W."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "CMOS VLSI Engineering Silicon-on-Insulator (SOI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Swanson",
        "given": "R.M."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE J. Solid State Circ"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "146,"
    ],
    "title": [
      "Ion-implanted complementary MOS transistors in low-voltage circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-7"
    ]
  },
  {
    "author": [
      {
        "family": "Greenfield",
        "given": "J.A."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "1520–1532,"
    ],
    "title": [
      "Nonplanar VLSI device analysis using the solution of Poisson’s equation"
    ],
    "type": "article-journal",
    "volume": [
      "ED-27(8"
    ]
  },
  {
    "author": [
      {
        "family": "Yan",
        "given": "R.-H."
      },
      {
        "family": "Ourmazd",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "K.F."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1704–1710,"
    ],
    "title": [
      "Scaling the Si MOSFET: From bulk to SOI to bulk"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Hurkx",
        "given": "G.A.M."
      },
      {
        "family": "Klaassen",
        "given": "D.B.M."
      },
      {
        "family": "Knuvers",
        "given": "M.P.G."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "331–338,"
    ],
    "title": [
      "A new recombination model for device simulation including tunneling"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "C.-H."
      },
      {
        "family": "Yang",
        "given": "S.-H."
      },
      {
        "family": "Pollack",
        "given": "G."
      },
      {
        "family": "Ekbote",
        "given": "S."
      },
      {
        "family": "Chidambaram",
        "given": "P.R."
      },
      {
        "family": "Johnson",
        "given": "S."
      },
      {
        "family": "Machala",
        "given": "C."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "2003 IEEE International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Technical Digest"
    ],
    "date": [
      "2003-09"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "133–136"
    ],
    "title": [
      "Characterization of Zener-tunneling drain leakage current in high-dose halo implants"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dutton",
        "given": "R.W."
      },
      {
        "family": "Troyanovsky",
        "given": "B."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Kan",
        "given": "E.C."
      },
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the ISSCC"
    ],
    "date": [
      "1996-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "78"
    ],
    "title": [
      "Advance analog circuit modeling with virtual device and instrument"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hoyt",
        "given": "J.L."
      },
      {
        "family": "Nayfeh",
        "given": "H.M."
      },
      {
        "family": "Eguchi",
        "given": "S."
      },
      {
        "family": "Aberg",
        "given": "I."
      },
      {
        "family": "Xia",
        "given": "G."
      },
      {
        "family": "Drake",
        "given": "T."
      },
      {
        "family": "Fitzgerald",
        "given": "E.A."
      },
      {
        "family": "Antoniadis",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "2002-12"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "23–26"
    ],
    "title": [
      "Strained silicon MOSFET technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwong",
        "given": "M.Y."
      },
      {
        "family": "Kasnavi",
        "given": "R."
      },
      {
        "family": "Griffin",
        "given": "P."
      },
      {
        "family": "Plummer",
        "given": "J.D."
      },
      {
        "family": "Dutton",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1882–1890,"
    ],
    "title": [
      "Impact of lateral source/drain abruptness on device performance"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Buss",
        "given": "D."
      },
      {
        "family": "Evans",
        "given": "B.L."
      },
      {
        "family": "Bellay",
        "given": "J."
      },
      {
        "family": "Krenik",
        "given": "W."
      },
      {
        "family": "Haroun",
        "given": "B."
      },
      {
        "family": "Leipold",
        "given": "D."
      },
      {
        "family": "Maggio",
        "given": "K."
      },
      {
        "family": "Yang",
        "given": "J.-Y."
      },
      {
        "family": "Moise",
        "given": "T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "546–556,"
    ],
    "title": [
      "SOC CMOS technology for personal Internet products"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "given": "J.P."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Dordrecht, the Netherlands"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Colinge, Silicon-on-Insulator Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pop",
        "given": "E."
      },
      {
        "family": "Dutton",
        "given": "R."
      },
      {
        "family": "Goodson",
        "given": "K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "883–886"
    ],
    "title": [
      "Thermal analysis of ultra-thin body device scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Freeman",
        "given": "G."
      },
      {
        "family": "Jagannathan",
        "given": "B."
      },
      {
        "family": "Jeng",
        "given": "S.-J."
      },
      {
        "family": "Rieh",
        "given": "J.-S."
      },
      {
        "family": "Stricker",
        "given": "A.D."
      },
      {
        "family": "Ahlgren",
        "given": "D.C."
      },
      {
        "family": "Subbanna",
        "given": "S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "645–655,"
    ],
    "title": [
      "Transistor design and application considerations for .200-GHz SiGe HBTs"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Hurst",
        "given": "P.J."
      },
      {
        "family": "Lewis",
        "given": "S.H."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "4th edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analysis and Design of Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "42."
    ],
    "date": [
      "1983"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley Interscience"
    ],
    "title": [
      "Digital Bipolar Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "H.C.-H."
      },
      {
        "family": "Chen",
        "given": "S.-J."
      },
      {
        "family": "Wang",
        "given": "M.-F."
      },
      {
        "family": "Tsai",
        "given": "P.-Y."
      },
      {
        "family": "Tsai",
        "given": "C.-W."
      },
      {
        "family": "Wang",
        "given": "T.-W."
      },
      {
        "family": "Ting",
        "given": "S.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Low power device technology with SiGe channel, HfSiON, and poly-Si gate"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pop",
        "given": "E."
      },
      {
        "family": "Chui",
        "given": "C.O."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Dutton",
        "given": "R."
      },
      {
        "family": "Goodson",
        "given": "K."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "International Electron Devices Meeting (IEDM), Technical Digest"
    ],
    "date": [
      "2004-12"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Electro-thermal performance comparison and optimization of thin-body SOI and GOI MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "title": [
      "This page intentionally left blank High-Accuracy"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "REFERENCES 1. Y.L. Le Coz and R.B. Iverson"
      }
    ],
    "container-title": [
      "Solid State Electron"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "1005–1012,"
    ],
    "title": [
      "A stochastic algorithm for high speed capacitance extraction in integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Ramahi",
        "given": "O.M."
      },
      {
        "family": "Archambeault",
        "given": "B."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Electromagn. Comp"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "580–583,"
    ],
    "title": [
      "Adaptive absorbing boundary conditions in finite-difference time domain applications for emc simulations"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Veihl",
        "given": "J.C."
      },
      {
        "family": "Mittra",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Microw. Guided Wave Lett"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "94,"
    ],
    "title": [
      "An efficient implementation of berenger’s perfectly matched layer (pml) for finite-difference time-domain mesh truncation"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Greengard",
        "given": "L."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Rapid Evaluation of Potential Fields in Particle Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rokhlin",
        "given": "V."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "J. Comput. Phys"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "187–207,"
    ],
    "title": [
      "Rapid solution of integral equations of classical potential theory"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1447–1459,"
    ],
    "title": [
      "Fastcap: A multipole accelerated 3-D capacitance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Brandt",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Comput. Phys. Commun"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "24–38,"
    ],
    "title": [
      "Multilevel computations of integral transforms and particle interactions with oscillatory kernls"
    ],
    "type": "article-journal",
    "volume": [
      "65"
    ]
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J.R."
      },
      {
        "family": "White",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1997"
    ],
    "note": [
      "Chapter 29 – High-Accuracy Parasitic Extraction 771"
    ],
    "pages": [
      "1059–1072,"
    ],
    "title": [
      "A precorrected-FFT method for electrostatic analysis of complicated 3-D structures"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Kapur",
        "given": "S."
      },
      {
        "family": "Long",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Comput. Sci. Eng"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "60–67,"
    ],
    "title": [
      "Ies3: Efficient electrostatic and electromagnetic simulation"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "J.M."
      },
      {
        "family": "Lu",
        "given": "C.C."
      },
      {
        "family": "Chew",
        "given": "W.C."
      },
      {
        "family": "Lee",
        "given": "S.W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Antennas Propag. Mag"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "27–34,"
    ],
    "title": [
      "Fast Illinois solver code (FISC"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Kumashiro",
        "given": "S."
      },
      {
        "family": "Rohrer",
        "given": "R."
      },
      {
        "family": "Strojwas",
        "given": "A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of International, Electron Devices Meeting"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "193–196"
    ],
    "title": [
      "A new efficient method for the transient simulation of 3-D interconnect structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "M."
      },
      {
        "family": "White",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1454–1476,"
    ],
    "title": [
      "Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Zhong",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "425–436,"
    ],
    "title": [
      "Return-limited inductances: A practical approach to on-chip inductance extraction"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD dissertation,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "Massachusetts Institute of Technology, Electrical Engineering and Computer Science"
    ],
    "title": [
      "Fast parasitic extraction and simulation of three-dimensional interconnect via quasistatic analysis"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "H."
      },
      {
        "family": "Graham",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "High-Speed Digital Design: A Handbook of Black Magic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ruehli",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "216–221,"
    ],
    "title": [
      "Equivalent circuit models for three-dimensional multiconductor systems"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-22"
    ]
  },
  {
    "author": [
      {
        "family": "Haus",
        "given": "H.A."
      },
      {
        "family": "Melcher",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "title": [
      "Electromagnetic Fields and Energy, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ramo",
        "given": "S."
      },
      {
        "family": "Whinnery",
        "given": "J.R."
      },
      {
        "family": "Duzer",
        "given": "T.V."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Fields and Waves in Communication Electronics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zemanian",
        "given": "A.H."
      },
      {
        "family": "Tewarson",
        "given": "R.P."
      },
      {
        "family": "Ju",
        "given": "C.P."
      },
      {
        "family": "Jen",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1319–1326,"
    ],
    "title": [
      "Three-dimensional capacitance computations for VLSI/ULSI interconnections"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Seidl",
        "given": "A."
      },
      {
        "family": "Klose",
        "given": "H."
      },
      {
        "family": "Svoboda",
        "given": "M."
      },
      {
        "family": "Oberndorfer",
        "given": "J."
      },
      {
        "family": "Rösner",
        "given": "W."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "549–556,"
    ],
    "title": [
      "CAPCAL—A 3-D capacitance solver for support of CAD systems"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Cottrell",
        "given": "P.E."
      },
      {
        "family": "Buturla",
        "given": "E.M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "277–287,"
    ],
    "title": [
      "VLSI wiring capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Chou",
        "given": "T."
      },
      {
        "family": "Cendes",
        "given": "Z.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1159–1166,"
    ],
    "title": [
      "Capacitance calculation of IC packages using the finite element method and planes of symmetry"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Stakgold",
        "given": "I."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Macmillan"
    ],
    "title": [
      "Boundary Value Problems of Mathematical Physics"
    ],
    "type": "book",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Jaswon",
        "given": "M.A."
      },
      {
        "family": "Symm",
        "given": "G.T."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1977"
    ],
    "location": [
      "London, U.K"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Integral Equation Methods in Potential Theory and Elastostatics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tausch",
        "given": "J."
      },
      {
        "family": "White",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "18–26,"
    ],
    "title": [
      "Capacitance extraction of 3-D conductor systems in dielectric media with high-permittivity ratios"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "S.M."
      },
      {
        "family": "Sarkar",
        "given": "T.K."
      },
      {
        "family": "Harrington",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "1441–1448,"
    ],
    "title": [
      "The electrostatic field of conducting bodies in multiple di-electric media"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-32"
    ]
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. I, Fundam. Theory Appl"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "946–954,"
    ],
    "title": [
      "Multipole-accelerated capacitance extraction algorithms for 3-D structures with multiple dielectrics"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Crandall",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "1956"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Engineering Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "R.F."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "MacMillan"
    ],
    "title": [
      "Harrington, Field Computation by Moment Methods"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Newman",
        "given": "J.N."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "J. Eng. Math"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "113–126,"
    ],
    "title": [
      "Distributions of sources and normal dipoles over a quadrilateral panel"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Saad",
        "given": "Y."
      },
      {
        "family": "Schultz",
        "given": "M.H."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "SIAM J. Sci. Stat. Comput"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "7,856–869,"
    ],
    "title": [
      "GMRES: A generalized minimal residual algorithm for solving nonsymmetric linear systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1496–1506,"
    ],
    "title": [
      "Fast capacitance extraction of general three-dimensional structures"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "Korsmeyer",
        "given": "F.T."
      },
      {
        "family": "Leighton",
        "given": "F.T."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "SIAM J. Sci. Stat. Comput"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "713–735,"
    ],
    "title": [
      "Multipole accelerated preconditioned iterative methods for three-dimensional potential integral equations of the first kind"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Bachtold",
        "given": "M."
      },
      {
        "family": "Spasojevic",
        "given": "M."
      },
      {
        "family": "Lage",
        "given": "C."
      },
      {
        "family": "Ljung",
        "given": "P.B."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "325–338,"
    ],
    "title": [
      "A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Beattie",
        "given": "M.W."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "288–292,"
    ],
    "title": [
      "Parasitics extraction with multipole refinement"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Weeks",
        "given": "W.T."
      },
      {
        "family": "Wu",
        "given": "L.L."
      },
      {
        "family": "McAllister",
        "given": "M.F."
      },
      {
        "family": "Singh",
        "given": "A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "652–660,"
    ],
    "title": [
      "Resistive and inductive skin effect in rectangular conductors"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Ruehli",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "470–481,"
    ],
    "title": [
      "Inductance calculations in a complex integrated circuit environment"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Cangellaris",
        "given": "A.C."
      },
      {
        "family": "Prince",
        "given": "J.L."
      },
      {
        "family": "Vakanas",
        "given": "L.P."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Trans. Compon. Hybrids Manuf. Tech"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "154–159,"
    ],
    "title": [
      "Frequency-dependent inductance and resistance -calculation for three-dimensional structures in high-speed interconnect systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "note": [
      "772 References"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tsuk",
        "given": "M.J."
      },
      {
        "family": "Kong",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1338–1347,"
    ],
    "title": [
      "A hybrid method for the calculation of the resistance and inductance of transmission lines with arbitrary cross sections"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Tsuk",
        "given": "M.J."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1750–1758,"
    ],
    "title": [
      "Fasthenry: A multipole-accelerated 3-D inductance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Grover",
        "given": "F.W."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "1962"
    ],
    "location": [
      "Dover, New York"
    ],
    "title": [
      "Inductance Calculations, Working Formulas and Tables"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hoer",
        "given": "C."
      },
      {
        "family": "Love",
        "given": "C."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "J. Res. Nat. Bur. Stand"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "127–137,"
    ],
    "title": [
      "Exact inductance equations for rectangular conductors with applications to more complicated geometries"
    ],
    "type": "article-journal",
    "volume": [
      "69C"
    ]
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "D."
      },
      {
        "family": "Ruehli",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "1987"
    ],
    "editor": [
      {
        "given": "Ruehli"
      }
    ],
    "location": [
      "the Netherlands"
    ],
    "pages": [
      "211–332"
    ],
    "publisher": [
      "Elsevier Science, North-Holland"
    ],
    "title": [
      "Interconnect modeling, Chapter 11, in Circuit Analysis, Simulation and Design, Part 2, A.E"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Gustavson",
        "given": "F.G."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans. Circuit Theory"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "101–113,"
    ],
    "title": [
      "The sparse tableau approach to network analysis and design"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Golub",
        "given": "G.H."
      },
      {
        "family": "Loan",
        "given": "C.F.",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "1989"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "publisher": [
      "The Johns Hopkins University Press"
    ],
    "title": [
      "Matrix Computations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Desoer",
        "given": "C."
      },
      {
        "family": "Kuh",
        "given": "E."
      }
    ],
    "citation-number": [
      "46."
    ],
    "date": [
      "1969"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Basic Circuit Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tuncer",
        "given": "E."
      },
      {
        "family": "Lee",
        "given": "B.-T."
      },
      {
        "family": "Neikirk",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the IEEE Topical Meeting on Electrical Performance of Electronic Packaging"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "249–252"
    ],
    "title": [
      "Interconnect series impedance determination using a surface ribbon method"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Daniel",
        "given": "L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "563–566"
    ],
    "title": [
      "Using conduction modes basis functions for efficient electromagnetic analysis of on-chip and off-chip interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Daniel",
        "given": "L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided-Design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "326–333"
    ],
    "title": [
      "Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coperich",
        "given": "K.M."
      },
      {
        "family": "Ruehli",
        "given": "A.E."
      },
      {
        "family": "Cangellaris",
        "given": "A."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE Trans. Microwave Theory Tech"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1435–1442,"
    ],
    "title": [
      "Enhanced skin effect for partial-element equivalentcircuit (peec) models"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "White",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided-Design"
    ],
    "date": [
      "1999-11"
    ],
    "pages": [
      "453–457"
    ],
    "title": [
      "A wide frequency range surface integral formulation for 3D RLC extraction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Z."
      },
      {
        "family": "Song",
        "given": "B."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "712–717"
    ],
    "title": [
      "Algorithms in fastimp: A fast and wideband impedance extraction, program for complicated 3-D geometries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heeb",
        "given": "H."
      },
      {
        "family": "Ruehli",
        "given": "Albert E."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. I, Fundam. Theory Appl"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "974–982,"
    ],
    "title": [
      "Three-dimensional interconnect analysis using partial element equivalent circuits"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "S.M."
      },
      {
        "family": "Wilton",
        "given": "D.R."
      },
      {
        "family": "Glisson",
        "given": "A.W."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Trans. Antennas Propag"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "409–418,"
    ],
    "title": [
      "Electromagnetic scattering by surfaces of arbitrary shape"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Arvas",
        "given": "E."
      },
      {
        "family": "Harrington",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Antennas Propag"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "719–725,"
    ],
    "title": [
      "Computation of the magnetic polarizability of conducting disks and the electric polarizability of apertures"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kapur",
        "given": "S."
      },
      {
        "family": "Long",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proceedings of the 41th Design Automation Conference, 2004"
    ],
    "date": [
      "June 7–11, 2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Large-Scale Full-wave simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "B."
      },
      {
        "family": "Bracken",
        "given": "J.E."
      },
      {
        "family": "Manges",
        "given": "J.B."
      },
      {
        "family": "Peng",
        "given": "G."
      },
      {
        "family": "Cendes",
        "given": "Z."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "2314–2320,"
    ],
    "title": [
      "Full-wave analysis in spice via modelorder reduction"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Odabasioglu",
        "given": "A."
      },
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "CMU Report,"
    ],
    "title": [
      "Prima: Passive reduced-order interconnect macro-modeling algorithm"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Marques",
        "given": "N."
      },
      {
        "family": "Silveira",
        "given": "L.M."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE Trans. Compon. Packag. Manuf. Technol. Part B"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "225–240,"
    ],
    "title": [
      "Automatic generation of accurate circuit models of 3-D interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Elfadel",
        "given": "I.M."
      },
      {
        "family": "Ling",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer Aided-Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J.-R."
      },
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of International conference Computer Aided-Design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "380–383,"
    ],
    "title": [
      "Efficient model reduction of interconnect via approximate system grammians"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabiei",
        "given": "P."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Hong Kong, China"
    ],
    "pages": [
      "237–240,"
    ],
    "title": [
      "Model order reduction of large circuits using balanced truncation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jaimoukha",
        "given": "I.M."
      },
      {
        "family": "Kasenally",
        "given": "E.M."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "SIAM J. Numer. Anal"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "227–251,"
    ],
    "title": [
      "Krylov subspace methods for solving large Lyapunov equations"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J.R."
      },
      {
        "family": "Daniel",
        "given": "L."
      },
      {
        "family": "Silveira",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1027–1041,"
    ],
    "title": [
      "Guaranteed passive balancing transformations for model order reduction"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "White",
        "given": "J.K."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "239–248,"
    ],
    "title": [
      "Generating nearly optimally compact models from Krylov-­ subspace based reduced-order models"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Phillips",
        "given": "J.R."
      },
      {
        "family": "Chiprout",
        "given": "E."
      },
      {
        "family": "Ling",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of the 33rd Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "note": [
      "Chapter 29 – High-Accuracy Parasitic Extraction 773"
    ],
    "title": [
      "Efficient full-wave electromagnetic analysis via model-order reduction of fast integral transforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiprout",
        "given": "E."
      },
      {
        "family": "Heeb",
        "given": "H."
      },
      {
        "family": "Nakhla",
        "given": "M.S."
      },
      {
        "family": "Ruehli",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "International Conference on Computer Aided-Design"
    ],
    "date": [
      "1993-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "6–72"
    ],
    "title": [
      "Simulating 3-D retarded interconnect models using complex frequency hopping (CFH"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Masuda",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of CICC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "593–599"
    ],
    "title": [
      "Challenge: Variability characterization and modeling for 65-to 90-nm processes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Metropolis",
        "given": "N."
      },
      {
        "family": "Rosenbluth",
        "given": "A.W."
      },
      {
        "family": "Rosenbluth",
        "given": "M.N."
      },
      {
        "family": "Teller",
        "given": "A.H."
      },
      {
        "family": "Teller",
        "given": "E."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "J. Chem. Phys"
    ],
    "date": [
      "1953"
    ],
    "pages": [
      "1087–1092,"
    ],
    "title": [
      "Equation of state calculations by fast computing machines"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Mathelin",
        "given": "L."
      },
      {
        "family": "Hussaini",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "NASA"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "2003–212–153,"
    ],
    "title": [
      "A stochastic collocation algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "153"
    ]
  },
  {
    "author": [
      {
        "family": "Wiener",
        "given": "N."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "Am. J. Math"
    ],
    "date": [
      "1938"
    ],
    "pages": [
      "897–936,"
    ],
    "title": [
      "The homogeneous chaos"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "H."
      },
      {
        "family": "Zeng",
        "given": "X."
      },
      {
        "family": "Cai",
        "given": "W."
      },
      {
        "family": "Xue",
        "given": "J."
      },
      {
        "family": "Zhou",
        "given": "D."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of Design Automation and Test in Europe"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Nice, France"
    ],
    "title": [
      "A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnect under nanometer process technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "W."
      },
      {
        "family": "Zhang",
        "given": "Q."
      },
      {
        "family": "Ye",
        "given": "Z."
      },
      {
        "family": "Luo",
        "given": "Z."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Microelectron. Reliab"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "704–710,"
    ],
    "title": [
      "Efficient statistical capacitance extraction of nanometer interconnects considering the on-chip line edge roughness"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "El-Moselhy",
        "given": "T."
      },
      {
        "family": "Daniel",
        "given": "L."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "Proceedings of the 12th International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "Variation-aware stochastic extraction with large parameter dimensionality: Review and comparison of state of the art intrusive and non-intrusive techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "El-Moselhy",
        "given": "T."
      },
      {
        "family": "Daniel",
        "given": "L."
      }
    ],
    "citation-number": [
      "75."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Dresden, Germany"
    ],
    "title": [
      "Variation-aware interconnect extraction using statistical moment preserving model order reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "76."
    ],
    "date": [
      "1956"
    ],
    "editor": [
      {
        "family": "Beckenbach",
        "given": "E.F."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Modern Mathematics for Engineers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jere",
        "given": "J."
      },
      {
        "family": "Coz",
        "given": "Y.L.Le"
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "IEEE Trans. Microw. Theory Tech"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "325–329,"
    ],
    "title": [
      "An improved method for the multi-dielectric dirichlet problem"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Coz",
        "given": "Y.L.Le"
      },
      {
        "family": "Iverson",
        "given": "R.B."
      },
      {
        "family": "Sham",
        "given": "T.-L."
      },
      {
        "family": "Tiersten",
        "given": "H.F."
      },
      {
        "family": "Shephard",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "Heat Transfer, Part B, Fundam"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "353–366,"
    ],
    "title": [
      "Theory of a floating randomwalk algorithm for solving the steady-state heat equation in complex, materially inhomogeneous rectilinear domains, Numer"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Mascagni",
        "given": "M."
      },
      {
        "family": "Simonov",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "J. Comput. Phys"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "465–473,"
    ],
    "title": [
      "The random walk on the boundary method for calculating capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "195"
    ]
  },
  {
    "author": [
      {
        "family": "Desai",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "80."
    ],
    "title": [
      "CAPEM: The Capacitance Extraction Tool"
    ],
    "type": null,
    "url": [
      "http://www.ee.iitb.ac.in/~microel/download."
    ]
  },
  {
    "author": [
      {
        "family": "Iverson",
        "given": "R.B."
      },
      {
        "family": "Coz",
        "given": "Y.L.Le"
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "J. Math. Comput. Simul"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "59–66,"
    ],
    "title": [
      "A floating random-walk algorithm for extracting electrical capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "82."
    ],
    "date": [
      "1998"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Eq. (2.19) ff."
    ],
    "pages": [
      "65,"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Classical Electrodynamics"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Press",
        "given": "W.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "83."
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Cambridge, U.K"
    ],
    "pages": [
      "316–328"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Numerical Recipes in C"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "84."
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Data provided by Magma Design Automation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Coz",
        "given": "Y.L.Le"
      },
      {
        "family": "Greub",
        "given": "H.J."
      },
      {
        "family": "Iverson",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Solid State Electron"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "581–588,"
    ],
    "title": [
      "Performance of random-walk capacitance extractors for IC interconnects: A numerical study"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Yang",
        "given": "X."
      },
      {
        "family": "Marucci",
        "given": "G."
      },
      {
        "family": "Maffezzoni",
        "given": "P."
      },
      {
        "family": "Elfadel",
        "given": "I.M."
      },
      {
        "family": "Karniadakis",
        "given": "G."
      },
      {
        "family": "Daniel",
        "given": "L."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2014-09"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Stochastic testing simulator for integrated circuits and MEMS: Hierarchical and sparse techniques"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "87."
    ],
    "date": [
      "2014"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Data provided by Synopsys"
    ],
    "type": "book"
  },
  {
    "title": [
      "This page intentionally left blank"
    ],
    "type": null
  }
]
