隊號(Team number):
設計資料庫檔案名稱(Cadence Library name):
電路檔檔案名稱(Verilog gate level Netlist file name):
佈局檔檔案名稱(GDSII file name):
DRC,ERC及LVS驗證檔案名稱(DRC/ERC, LVS check result):
電路架構及特殊創意說明檔(Architecture and special idea document):

Top cell name : CHIP

最高工作頻率(Maximum clock frequency ):

佈局座標點- 左下角座標點(Lower-Left Coordinate) :  
            XLB =                  YLB =
            右上角座標點(Upper-Right Coordinate):
            XRT =                  YRT = 

佈局面積(Chip area) =  (              ) um  X (               ) um

其他說明事項(Any other information you specified:

