
*** Running vivado
    with args -log module_ads7056_ADS7056_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module_ads7056_ADS7056_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source module_ads7056_ADS7056_0_0.tcl -notrace
Command: synth_design -top module_ads7056_ADS7056_0_0 -part xc7a35tcsg324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.469 ; gain = 79.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ADS7056_0_0' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ADS7056' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/ADS7056.v:19]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/ADS7056.v:73]
WARNING: [Synth 8-5788] Register cnv_cnt_reg in module ADS7056 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/ADS7056.v:38]
WARNING: [Synth 8-5788] Register cnv_reg in module ADS7056 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/ADS7056.v:44]
INFO: [Synth 8-256] done synthesizing module 'ADS7056' (1#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/ADS7056.v:19]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ADS7056_0_0' (2#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/synth/module_ads7056_ADS7056_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 356.547 ; gain = 119.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 356.547 ; gain = 119.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 635.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADS7056 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/cnv_cnt_reg[6]_P' (FDPE) to 'inst/cnv_cnt_reg[5]_P'
INFO: [Synth 8-3886] merging instance 'inst/cnv_cnt_reg[6]_C' (FDCE) to 'inst/cnv_cnt_reg[5]_C'
INFO: [Synth 8-3886] merging instance 'inst/cnv_cnt_reg[7]_P' (FDPE) to 'inst/cnv_cnt_reg[5]_P'
INFO: [Synth 8-3886] merging instance 'inst/cnv_cnt_reg[7]_C' (FDCE) to 'inst/cnv_cnt_reg[5]_C'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cnv_cnt_reg[5]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cnv_cnt_reg[5]_C )
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[7]_LDC) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[6]_LDC) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[5]_LDC) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[5]_C) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[5]_P) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[4]_P) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[3]_P) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[2]_P) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[1]_P) is unused and will be removed from module module_ads7056_ADS7056_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[0]_P) is unused and will be removed from module module_ads7056_ADS7056_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     4|
|6     |FDCE |    23|
|7     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    32|
|2     |  inst   |ADS7056 |    32|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 635.086 ; gain = 119.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 635.086 ; gain = 397.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 635.086 ; gain = 397.844
INFO: [Common 17-1381] The checkpoint 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/module_ads7056_ADS7056_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/module_ads7056_ADS7056_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 635.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 01:17:12 2017...
