OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of riscv ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hd/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv (max_merge_res 50.0) ...
[INFO RCX-0040] Final 32003 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 75227 wires to be extracted
[INFO RCX-0442] 51% completion -- 39006 wires have been extracted
[INFO RCX-0442] 100% completion -- 75227 wires have been extracted
[INFO RCX-0045] Extract 6640 nets, 38609 rsegs, 38609 caps, 83515 ccs
[INFO RCX-0015] Finished extracting riscv.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 6640 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.800V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (118.830um, 119.040um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (109.940um, 111.520um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 8670.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.79e+00 V
Average IR drop  : 4.23e-03 V
Worstcase IR drop: 5.83e-03 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (118.830um, 119.040um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (123.510um, 125.120um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 9211.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 5.21e-03 V
Average IR drop  : 3.85e-03 V
Worstcase IR drop: 5.21e-03 V
######################################
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 78995 u^2 57% utilization.
Elapsed time: 0:08.68[h:]min:sec. CPU time: user 8.53 sys 0.20 (100%). Peak memory: 347432KB.
