Timing Analyzer report for mc2
Mon Oct 14 22:41:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'U00|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; mc2                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   1.4%      ;
;     Processors 5-12        ;   1.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; mc2.sdc       ; OK     ; Mon Oct 14 22:41:43 2019 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk1_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clock_50_i }                                      ;
; U00|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.682 ; 25.2 MHz  ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; clk1_50 ; U00|altpll_component|auto_generated|pll1|inclk[0] ; { U00|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 95.22 MHz ; 95.22 MHz       ; U00|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 14.590 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 35.470 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 3.337 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk1_50                                         ; 9.864  ; 0.000         ;
; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.533 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[10]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[11]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[12]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[13]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[14]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.590 ; vga:vga1|hs     ; osd:osd1|pixcnt[15]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.109      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[23]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[21]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[20]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[18]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[19]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[22]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[14]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[15]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[12]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[13]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[16]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.655 ; vga:vga1|hs     ; osd:osd1|pixsz[17]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.143     ; 5.044      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[16]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[17]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[18]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[19]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[20]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[21]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[22]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[23]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[24]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[25]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[26]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[27]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[28]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[29]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[30]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.805 ; vga:vga1|hs     ; osd:osd1|cnt[31]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.132     ; 4.905      ;
; 14.834 ; osd:osd1|ce_pix ; osd:osd1|hs_low[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.948      ;
; 14.834 ; osd:osd1|ce_pix ; osd:osd1|hs_low[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.948      ;
; 14.834 ; osd:osd1|ce_pix ; osd:osd1|hs_low[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.948      ;
; 14.834 ; osd:osd1|ce_pix ; osd:osd1|hs_low[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.948      ;
; 14.834 ; osd:osd1|ce_pix ; osd:osd1|hs_low[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.948      ;
; 14.834 ; osd:osd1|ce_pix ; osd:osd1|hs_low[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.948      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[27]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[16]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[17]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[18]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[19]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[20]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[21]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[22]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[23]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[24]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[25]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[26]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[28]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[29]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[30]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 14.963 ; vga:vga1|hs     ; osd:osd1|pixcnt[31]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.141     ; 4.738      ;
; 15.087 ; osd:osd1|ce_pix ; osd:osd1|hs_low[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.695      ;
; 15.087 ; osd:osd1|ce_pix ; osd:osd1|hs_low[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.695      ;
; 15.087 ; osd:osd1|ce_pix ; osd:osd1|hs_low[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.695      ;
; 15.087 ; osd:osd1|ce_pix ; osd:osd1|hs_low[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.695      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[0]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[1]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[2]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[3]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[4]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[5]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[6]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[7]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[8]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.157 ; osd:osd1|ce_pix ; osd:osd1|hs_high[9]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.060     ; 4.625      ;
; 15.221 ; osd:osd1|ce_pix ; osd:osd1|vs_low[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.054     ; 4.567      ;
; 15.221 ; osd:osd1|ce_pix ; osd:osd1|vs_low[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.054     ; 4.567      ;
; 15.221 ; osd:osd1|ce_pix ; osd:osd1|vs_low[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.054     ; 4.567      ;
; 15.221 ; osd:osd1|ce_pix ; osd:osd1|vs_low[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.054     ; 4.567      ;
; 15.221 ; osd:osd1|ce_pix ; osd:osd1|vs_low[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.054     ; 4.567      ;
; 15.221 ; osd:osd1|ce_pix ; osd:osd1|vs_low[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.054     ; 4.567      ;
; 15.300 ; osd:osd1|ce_pix ; osd:osd1|vs_low[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.055     ; 4.487      ;
; 15.300 ; osd:osd1|ce_pix ; osd:osd1|vs_low[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.055     ; 4.487      ;
; 15.300 ; osd:osd1|ce_pix ; osd:osd1|vs_low[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.055     ; 4.487      ;
; 15.300 ; osd:osd1|ce_pix ; osd:osd1|vs_low[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.055     ; 4.487      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[9]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[0]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[1]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[2]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[3]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[4]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[5]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[6]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[7]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
; 15.375 ; vga:vga1|hs     ; osd:osd1|cnt[8]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.128     ; 4.339      ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; clock_div_q[1]                  ; clock_div_q[1]                  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; core_info:info1|runY            ; core_info:info1|runY            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; core_info:info1|localY[3]       ; core_info:info1|localY[3]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; core_info:info1|localY[0]       ; core_info:info1|localY[0]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; core_info:info1|localY[1]       ; core_info:info1|localY[1]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; core_info:info1|localY[2]       ; core_info:info1|localY[2]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; core_info:info1|runX            ; core_info:info1|runX            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga:vga1|vs                     ; vga:vga1|vs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga:vga1|hs                     ; vga:vga1|hs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; osd:osd1|pixsz[0]               ; osd:osd1|pixsz[0]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; power_on_s[0]                   ; power_on_s[0]                   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.517 ; core_info:info1|localX[0]       ; core_info:info1|localX2[0]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.808      ;
; 0.518 ; core_info:info1|localX[2]       ; core_info:info1|localX2[2]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.809      ;
; 0.535 ; vga:vga1|h_cnt[5]               ; vga:vga1|hs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.826      ;
; 0.553 ; ps2keyb:kb|keymap_seq_s.KM_READ ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.843      ;
; 0.637 ; core_info:info1|localX3[2]      ; core_info:info1|video_s         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.661 ; core_info:info1|localX[1]       ; core_info:info1|localX2[1]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.669 ; ps2keyb:kb|release_s            ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.959      ;
; 0.700 ; osd:osd1|h_cnt[9]               ; osd:osd1|h_cnt[9]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.710 ; vga:vga1|v_cnt[2]               ; vga:vga1|vs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.736 ; osd:osd1|cnt[3]~reg1            ; osd:osd1|cnt[3]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; osd:osd1|cnt[5]                 ; osd:osd1|cnt[5]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; osd:osd1|cnt[1]~reg1            ; osd:osd1|cnt[1]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.739 ; osd:osd1|cnt[7]                 ; osd:osd1|cnt[7]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; osd:osd1|cnt[6]                 ; osd:osd1|cnt[6]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; osd:osd1|cnt[2]~reg1            ; osd:osd1|cnt[2]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; osd:osd1|cnt[4]~reg1            ; osd:osd1|cnt[4]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; osd:osd1|cnt[8]                 ; osd:osd1|cnt[8]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.745 ; core_info:info1|vPos[3]         ; core_info:info1|vPos[3]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; core_info:info1|vPos[1]         ; core_info:info1|vPos[1]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; core_info:info1|vPos[5]         ; core_info:info1|vPos[5]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; core_info:info1|vPos[2]         ; core_info:info1|vPos[2]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; core_info:info1|hPos[9]         ; core_info:info1|hPos[9]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; core_info:info1|vPos[7]         ; core_info:info1|vPos[7]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; core_info:info1|vPos[6]         ; core_info:info1|vPos[6]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; core_info:info1|vPos[4]         ; core_info:info1|vPos[4]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; core_info:info1|hPos[8]         ; core_info:info1|hPos[8]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; core_info:info1|hPos[5]         ; core_info:info1|hPos[5]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; core_info:info1|hPos[1]         ; core_info:info1|hPos[1]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; core_info:info1|hPos[10]        ; core_info:info1|hPos[10]        ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; core_info:info1|hPos[2]         ; core_info:info1|hPos[2]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; core_info:info1|vPos[9]         ; core_info:info1|vPos[9]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; vga:vga1|h_cnt[7]               ; vga:vga1|h_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; core_info:info1|vPos[8]         ; core_info:info1|vPos[8]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; core_info:info1|hPos[6]         ; core_info:info1|hPos[6]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; core_info:info1|hPos[4]         ; core_info:info1|hPos[4]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.754 ; vga:vga1|h_cnt[3]               ; vga:vga1|h_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; vga:vga1|h_cnt[1]               ; vga:vga1|h_cnt[1]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; core_info:info1|localX[1]       ; core_info:info1|localX[1]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.755 ; vga:vga1|h_cnt[2]               ; vga:vga1|h_cnt[2]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; vga:vga1|h_cnt[4]               ; vga:vga1|h_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; core_info:info1|localX[2]       ; core_info:info1|localX[2]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.759 ; vga:vga1|v_cnt[4]               ; vga:vga1|v_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.761 ; osd:osd1|pixcnt[3]              ; osd:osd1|pixcnt[3]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; osd:osd1|pixcnt[15]             ; osd:osd1|pixcnt[15]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; osd:osd1|cnt[15]                ; osd:osd1|cnt[15]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; ps2keyb:kb|keymap_seq_s.KM_END  ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.762 ; osd:osd1|pixcnt[1]              ; osd:osd1|pixcnt[1]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|pixcnt[5]              ; osd:osd1|pixcnt[5]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|pixcnt[11]             ; osd:osd1|pixcnt[11]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|pixcnt[13]             ; osd:osd1|pixcnt[13]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|cnt[19]                ; osd:osd1|cnt[19]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|cnt[13]                ; osd:osd1|cnt[13]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|cnt[11]                ; osd:osd1|cnt[11]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; osd:osd1|cnt[0]~reg1            ; osd:osd1|cnt[0]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; osd:osd1|v_cnt[5]               ; osd:osd1|v_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; osd:osd1|pixcnt[19]             ; osd:osd1|pixcnt[19]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; osd:osd1|cnt[29]                ; osd:osd1|cnt[29]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; osd:osd1|cnt[27]                ; osd:osd1|cnt[27]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; osd:osd1|cnt[21]                ; osd:osd1|cnt[21]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; osd:osd1|cnt[17]                ; osd:osd1|cnt[17]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; osd:osd1|v_cnt[3]               ; osd:osd1|v_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|h_cnt[7]               ; osd:osd1|h_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; core_info:info1|hPos[3]         ; core_info:info1|hPos[3]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; osd:osd1|pixcnt[27]             ; osd:osd1|pixcnt[27]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; osd:osd1|pixcnt[2]              ; osd:osd1|pixcnt[2]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|pixcnt[6]              ; osd:osd1|pixcnt[6]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|pixcnt[7]              ; osd:osd1|pixcnt[7]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|pixcnt[9]              ; osd:osd1|pixcnt[9]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|pixcnt[17]             ; osd:osd1|pixcnt[17]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; osd:osd1|pixcnt[21]             ; osd:osd1|pixcnt[21]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; osd:osd1|pixcnt[29]             ; osd:osd1|pixcnt[29]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; osd:osd1|cnt[31]                ; osd:osd1|cnt[31]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|cnt[16]                ; osd:osd1|cnt[16]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; osd:osd1|cnt[9]                 ; osd:osd1|cnt[9]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; osd:osd1|v_cnt[4]               ; osd:osd1|v_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|h_cnt[5]               ; osd:osd1|h_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|h_cnt[3]               ; osd:osd1|h_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|h_cnt[2]               ; osd:osd1|h_cnt[2]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga:vga1|v_cnt[5]               ; vga:vga1|v_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; vga:vga1|v_cnt[8]               ; vga:vga1|v_cnt[8]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; vga:vga1|v_cnt[7]               ; vga:vga1|v_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; osd:osd1|pixcnt[4]              ; osd:osd1|pixcnt[4]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|pixcnt[12]             ; osd:osd1|pixcnt[12]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|pixcnt[14]             ; osd:osd1|pixcnt[14]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|pixcnt[16]             ; osd:osd1|pixcnt[16]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; osd:osd1|pixcnt[31]             ; osd:osd1|pixcnt[31]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; osd:osd1|cnt[25]                ; osd:osd1|cnt[25]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; osd:osd1|cnt[23]                ; osd:osd1|cnt[23]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.470 ; reset_s   ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keys_s[3]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keys_s[0]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|release_s            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|extended_s           ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_READ ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_SEND ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.470 ; reset_s   ; ps2keyb:kb|keyb_valid_edge_v[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 4.132      ;
; 35.682 ; reset_s   ; ps2keyb:kb|keys_s[4]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 3.920      ;
; 35.682 ; reset_s   ; ps2keyb:kb|keys_s[2]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 3.920      ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.337 ; reset_s   ; ps2keyb:kb|keys_s[4]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.626      ;
; 3.337 ; reset_s   ; ps2keyb:kb|keys_s[2]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.626      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keys_s[3]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keys_s[0]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|release_s            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|extended_s           ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_READ ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_SEND ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
; 3.549 ; reset_s   ; ps2keyb:kb|keyb_valid_edge_v[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.837      ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 101.07 MHz ; 101.07 MHz      ; U00|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 14.894 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 35.707 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 3.004 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk1_50                                         ; 9.866  ; 0.000         ;
; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.534 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[10]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[11]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[12]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[13]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[14]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 14.894 ; vga:vga1|hs     ; osd:osd1|pixcnt[15]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.804      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[23]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[21]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[20]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[18]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[19]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[22]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[14]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[15]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[12]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[13]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[16]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.017 ; vga:vga1|hs     ; osd:osd1|pixsz[17]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.145     ; 4.681      ;
; 15.095 ; osd:osd1|ce_pix ; osd:osd1|hs_low[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.714      ;
; 15.095 ; osd:osd1|ce_pix ; osd:osd1|hs_low[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.714      ;
; 15.095 ; osd:osd1|ce_pix ; osd:osd1|hs_low[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.714      ;
; 15.095 ; osd:osd1|ce_pix ; osd:osd1|hs_low[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.714      ;
; 15.095 ; osd:osd1|ce_pix ; osd:osd1|hs_low[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.714      ;
; 15.095 ; osd:osd1|ce_pix ; osd:osd1|hs_low[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.714      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[16]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[17]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[18]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[19]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[20]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[21]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[22]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[23]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[24]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[25]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[26]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[27]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[28]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[29]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[30]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.123 ; vga:vga1|hs     ; osd:osd1|cnt[31]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.134     ; 4.586      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[27]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[16]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[17]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[18]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[19]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[20]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[21]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[22]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[23]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[24]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[25]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[26]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[28]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[29]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[30]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.203 ; vga:vga1|hs     ; osd:osd1|pixcnt[31]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.144     ; 4.496      ;
; 15.351 ; osd:osd1|ce_pix ; osd:osd1|hs_low[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 4.457      ;
; 15.351 ; osd:osd1|ce_pix ; osd:osd1|hs_low[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 4.457      ;
; 15.351 ; osd:osd1|ce_pix ; osd:osd1|hs_low[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 4.457      ;
; 15.351 ; osd:osd1|ce_pix ; osd:osd1|hs_low[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 4.457      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[0]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[1]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[2]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[3]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[4]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[5]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[6]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[7]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[8]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.407 ; osd:osd1|ce_pix ; osd:osd1|hs_high[9]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.034     ; 4.402      ;
; 15.451 ; osd:osd1|ce_pix ; osd:osd1|vs_low[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.027     ; 4.365      ;
; 15.451 ; osd:osd1|ce_pix ; osd:osd1|vs_low[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.027     ; 4.365      ;
; 15.451 ; osd:osd1|ce_pix ; osd:osd1|vs_low[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.027     ; 4.365      ;
; 15.451 ; osd:osd1|ce_pix ; osd:osd1|vs_low[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.027     ; 4.365      ;
; 15.451 ; osd:osd1|ce_pix ; osd:osd1|vs_low[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.027     ; 4.365      ;
; 15.451 ; osd:osd1|ce_pix ; osd:osd1|vs_low[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.027     ; 4.365      ;
; 15.537 ; osd:osd1|ce_pix ; osd:osd1|vs_low[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 4.278      ;
; 15.537 ; osd:osd1|ce_pix ; osd:osd1|vs_low[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 4.278      ;
; 15.537 ; osd:osd1|ce_pix ; osd:osd1|vs_low[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 4.278      ;
; 15.537 ; osd:osd1|ce_pix ; osd:osd1|vs_low[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 4.278      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[9]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[0]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[1]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[2]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[3]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[4]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[5]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[6]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[7]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
; 15.631 ; vga:vga1|hs     ; osd:osd1|cnt[8]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.130     ; 4.082      ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; core_info:info1|localY[0]       ; core_info:info1|localY[0]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; clock_div_q[1]                  ; clock_div_q[1]                  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga1|vs                     ; vga:vga1|vs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga1|hs                     ; vga:vga1|hs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; core_info:info1|runY            ; core_info:info1|runY            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; core_info:info1|localY[3]       ; core_info:info1|localY[3]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; core_info:info1|localY[1]       ; core_info:info1|localY[1]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; core_info:info1|localY[2]       ; core_info:info1|localY[2]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; core_info:info1|runX            ; core_info:info1|runX            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.406 ; osd:osd1|pixsz[0]               ; osd:osd1|pixsz[0]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.419 ; power_on_s[0]                   ; power_on_s[0]                   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.486 ; core_info:info1|localX[0]       ; core_info:info1|localX2[0]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.488 ; core_info:info1|localX[2]       ; core_info:info1|localX2[2]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.499 ; vga:vga1|h_cnt[5]               ; vga:vga1|hs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.513 ; ps2keyb:kb|keymap_seq_s.KM_READ ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.778      ;
; 0.592 ; core_info:info1|localX3[2]      ; core_info:info1|video_s         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.618 ; ps2keyb:kb|release_s            ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.883      ;
; 0.618 ; core_info:info1|localX[1]       ; core_info:info1|localX2[1]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.884      ;
; 0.633 ; osd:osd1|h_cnt[9]               ; osd:osd1|h_cnt[9]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.899      ;
; 0.661 ; vga:vga1|v_cnt[2]               ; vga:vga1|vs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.928      ;
; 0.687 ; osd:osd1|cnt[5]                 ; osd:osd1|cnt[5]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.951      ;
; 0.687 ; osd:osd1|cnt[3]~reg1            ; osd:osd1|cnt[3]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.951      ;
; 0.688 ; osd:osd1|cnt[1]~reg1            ; osd:osd1|cnt[1]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.952      ;
; 0.689 ; osd:osd1|cnt[6]                 ; osd:osd1|cnt[6]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.953      ;
; 0.690 ; osd:osd1|cnt[7]                 ; osd:osd1|cnt[7]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.954      ;
; 0.692 ; osd:osd1|cnt[2]~reg1            ; osd:osd1|cnt[2]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.956      ;
; 0.693 ; core_info:info1|vPos[5]         ; core_info:info1|vPos[5]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; osd:osd1|cnt[8]                 ; osd:osd1|cnt[8]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.957      ;
; 0.693 ; osd:osd1|cnt[4]~reg1            ; osd:osd1|cnt[4]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.957      ;
; 0.694 ; core_info:info1|vPos[3]         ; core_info:info1|vPos[3]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; core_info:info1|vPos[1]         ; core_info:info1|vPos[1]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; core_info:info1|hPos[9]         ; core_info:info1|hPos[9]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; core_info:info1|hPos[8]         ; core_info:info1|hPos[8]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.697 ; core_info:info1|vPos[6]         ; core_info:info1|vPos[6]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; core_info:info1|hPos[10]        ; core_info:info1|hPos[10]        ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; core_info:info1|hPos[5]         ; core_info:info1|hPos[5]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; core_info:info1|hPos[2]         ; core_info:info1|hPos[2]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; core_info:info1|hPos[1]         ; core_info:info1|hPos[1]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; core_info:info1|vPos[7]         ; core_info:info1|vPos[7]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; core_info:info1|vPos[2]         ; core_info:info1|vPos[2]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; vga:vga1|h_cnt[7]               ; vga:vga1|h_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; core_info:info1|vPos[4]         ; core_info:info1|vPos[4]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; core_info:info1|hPos[6]         ; core_info:info1|hPos[6]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; core_info:info1|vPos[9]         ; core_info:info1|vPos[9]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; core_info:info1|vPos[8]         ; core_info:info1|vPos[8]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; core_info:info1|hPos[4]         ; core_info:info1|hPos[4]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; vga:vga1|h_cnt[3]               ; vga:vga1|h_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; vga:vga1|h_cnt[1]               ; vga:vga1|h_cnt[1]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; core_info:info1|localX[1]       ; core_info:info1|localX[1]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.704 ; core_info:info1|localX[2]       ; core_info:info1|localX[2]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.704 ; vga:vga1|h_cnt[4]               ; vga:vga1|h_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; vga:vga1|v_cnt[4]               ; vga:vga1|v_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.707 ; osd:osd1|v_cnt[5]               ; osd:osd1|v_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vga:vga1|h_cnt[2]               ; vga:vga1|h_cnt[2]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; osd:osd1|h_cnt[7]               ; osd:osd1|h_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; core_info:info1|hPos[3]         ; core_info:info1|hPos[3]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; vga:vga1|v_cnt[8]               ; vga:vga1|v_cnt[8]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga:vga1|v_cnt[6]               ; vga:vga1|v_cnt[6]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; osd:osd1|cnt[15]                ; osd:osd1|cnt[15]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708 ; osd:osd1|cnt[13]                ; osd:osd1|cnt[13]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709 ; osd:osd1|v_cnt[4]               ; osd:osd1|v_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; osd:osd1|v_cnt[3]               ; osd:osd1|v_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga:vga1|v_cnt[5]               ; vga:vga1|v_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga:vga1|v_cnt[7]               ; vga:vga1|v_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; osd:osd1|pixcnt[3]              ; osd:osd1|pixcnt[3]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.709 ; osd:osd1|pixcnt[5]              ; osd:osd1|pixcnt[5]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.709 ; osd:osd1|pixcnt[13]             ; osd:osd1|pixcnt[13]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.709 ; osd:osd1|pixcnt[15]             ; osd:osd1|pixcnt[15]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.709 ; osd:osd1|pixcnt[19]             ; osd:osd1|pixcnt[19]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709 ; osd:osd1|pixcnt[21]             ; osd:osd1|pixcnt[21]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709 ; osd:osd1|pixcnt[29]             ; osd:osd1|pixcnt[29]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709 ; osd:osd1|cnt[11]                ; osd:osd1|cnt[11]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710 ; osd:osd1|h_cnt[2]               ; osd:osd1|h_cnt[2]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; osd:osd1|pixcnt[27]             ; osd:osd1|pixcnt[27]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; osd:osd1|pixcnt[11]             ; osd:osd1|pixcnt[11]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.710 ; osd:osd1|pixcnt[17]             ; osd:osd1|pixcnt[17]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; osd:osd1|cnt[29]                ; osd:osd1|cnt[29]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.710 ; osd:osd1|cnt[21]                ; osd:osd1|cnt[21]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.710 ; osd:osd1|cnt[19]                ; osd:osd1|cnt[19]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.711 ; osd:osd1|h_cnt[5]               ; osd:osd1|h_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; osd:osd1|h_cnt[3]               ; osd:osd1|h_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; core_info:info1|hPos[7]         ; core_info:info1|hPos[7]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; osd:osd1|pixcnt[1]              ; osd:osd1|pixcnt[1]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; osd:osd1|pixcnt[22]             ; osd:osd1|pixcnt[22]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; osd:osd1|pixcnt[31]             ; osd:osd1|pixcnt[31]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; osd:osd1|cnt[27]                ; osd:osd1|cnt[27]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; osd:osd1|cnt[17]                ; osd:osd1|cnt[17]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; osd:osd1|cnt[9]                 ; osd:osd1|cnt[9]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; osd:osd1|v_cnt[9]               ; osd:osd1|v_cnt[9]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; osd:osd1|pixcnt[6]              ; osd:osd1|pixcnt[6]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.712 ; osd:osd1|pixcnt[9]              ; osd:osd1|pixcnt[9]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.712 ; osd:osd1|pixcnt[23]             ; osd:osd1|pixcnt[23]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; osd:osd1|pixcnt[25]             ; osd:osd1|pixcnt[25]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; osd:osd1|cnt[31]                ; osd:osd1|cnt[31]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.712 ; osd:osd1|cnt[22]                ; osd:osd1|cnt[22]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.713 ; ps2keyb:kb|keymap_seq_s.KM_END  ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.978      ;
; 0.713 ; osd:osd1|v_cnt[8]               ; osd:osd1|v_cnt[8]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; osd:osd1|v_cnt[6]               ; osd:osd1|v_cnt[6]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; osd:osd1|pixcnt[7]              ; osd:osd1|pixcnt[7]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.707 ; reset_s   ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keys_s[3]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keys_s[0]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|release_s            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|extended_s           ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_READ ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_SEND ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.707 ; reset_s   ; ps2keyb:kb|keyb_valid_edge_v[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 3.904      ;
; 35.904 ; reset_s   ; ps2keyb:kb|keys_s[4]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.072     ; 3.708      ;
; 35.904 ; reset_s   ; ps2keyb:kb|keys_s[2]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.072     ; 3.708      ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.004 ; reset_s   ; ps2keyb:kb|keys_s[4]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.267      ;
; 3.004 ; reset_s   ; ps2keyb:kb|keys_s[2]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.267      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keys_s[3]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keys_s[0]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|release_s            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|extended_s           ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_READ ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_SEND ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
; 3.203 ; reset_s   ; ps2keyb:kb|keyb_valid_edge_v[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.465      ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 17.461 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 37.642 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; 1.470 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk1_50                                         ; 9.413  ; 0.000         ;
; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.595 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[10]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[11]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[12]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[13]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[14]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.461 ; vga:vga1|hs     ; osd:osd1|pixcnt[15]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.332      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[23]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[21]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[20]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[18]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[19]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[22]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[14]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[15]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[12]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[13]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[16]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.474 ; vga:vga1|hs     ; osd:osd1|pixsz[17]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.035     ; 2.319      ;
; 17.554 ; osd:osd1|ce_pix ; osd:osd1|hs_low[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.207      ;
; 17.554 ; osd:osd1|ce_pix ; osd:osd1|hs_low[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.207      ;
; 17.554 ; osd:osd1|ce_pix ; osd:osd1|hs_low[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.207      ;
; 17.554 ; osd:osd1|ce_pix ; osd:osd1|hs_low[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.207      ;
; 17.554 ; osd:osd1|ce_pix ; osd:osd1|hs_low[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.207      ;
; 17.554 ; osd:osd1|ce_pix ; osd:osd1|hs_low[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.207      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[16]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[17]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[18]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[19]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[20]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[21]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[22]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[23]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[24]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[25]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[26]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[27]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[28]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[29]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[30]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.554 ; vga:vga1|hs     ; osd:osd1|cnt[31]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.029     ; 2.245      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[27]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[16]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[17]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[18]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[19]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[20]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[21]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[22]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[23]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[24]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[25]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[26]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[28]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[29]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[30]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.612 ; vga:vga1|hs     ; osd:osd1|pixcnt[31]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.033     ; 2.183      ;
; 17.660 ; osd:osd1|ce_pix ; osd:osd1|hs_low[4]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.068     ; 2.100      ;
; 17.660 ; osd:osd1|ce_pix ; osd:osd1|hs_low[6]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.068     ; 2.100      ;
; 17.660 ; osd:osd1|ce_pix ; osd:osd1|hs_low[8]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.068     ; 2.100      ;
; 17.660 ; osd:osd1|ce_pix ; osd:osd1|hs_low[9]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.068     ; 2.100      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[0]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[1]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[2]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[3]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[4]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[5]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[6]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[7]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[8]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.688 ; osd:osd1|ce_pix ; osd:osd1|hs_high[9]  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.067     ; 2.073      ;
; 17.773 ; osd:osd1|ce_pix ; osd:osd1|vs_low[0]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.061     ; 1.994      ;
; 17.773 ; osd:osd1|ce_pix ; osd:osd1|vs_low[1]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.061     ; 1.994      ;
; 17.773 ; osd:osd1|ce_pix ; osd:osd1|vs_low[2]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.061     ; 1.994      ;
; 17.773 ; osd:osd1|ce_pix ; osd:osd1|vs_low[3]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.061     ; 1.994      ;
; 17.773 ; osd:osd1|ce_pix ; osd:osd1|vs_low[5]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.061     ; 1.994      ;
; 17.773 ; osd:osd1|ce_pix ; osd:osd1|vs_low[7]   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.061     ; 1.994      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[9]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[0]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[1]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[2]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[3]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[4]~reg1 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[5]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[6]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[7]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[8]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[10]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[11]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[12]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
; 17.804 ; vga:vga1|hs     ; osd:osd1|cnt[13]     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 19.841       ; -0.028     ; 1.996      ;
+--------+-----------------+----------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; core_info:info1|localY[3]       ; core_info:info1|localY[3]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; core_info:info1|localY[1]       ; core_info:info1|localY[1]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; core_info:info1|localY[2]       ; core_info:info1|localY[2]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_div_q[1]                  ; clock_div_q[1]                  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; osd:osd1|pixsz[0]               ; osd:osd1|pixsz[0]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; core_info:info1|runY            ; core_info:info1|runY            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; core_info:info1|localY[0]       ; core_info:info1|localY[0]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; core_info:info1|runX            ; core_info:info1|runX            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga1|vs                     ; vga:vga1|vs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga1|hs                     ; vga:vga1|hs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; power_on_s[0]                   ; power_on_s[0]                   ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.201 ; core_info:info1|localX[0]       ; core_info:info1|localX2[0]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; core_info:info1|localX[2]       ; core_info:info1|localX2[2]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.209 ; vga:vga1|h_cnt[5]               ; vga:vga1|hs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.216 ; ps2keyb:kb|keymap_seq_s.KM_READ ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.259 ; core_info:info1|localX3[2]      ; core_info:info1|video_s         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.265 ; core_info:info1|localX[1]       ; core_info:info1|localX2[1]      ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; osd:osd1|h_cnt[9]               ; osd:osd1|h_cnt[9]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.273 ; ps2keyb:kb|release_s            ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.277 ; vga:vga1|v_cnt[2]               ; vga:vga1|vs                     ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.292 ; osd:osd1|cnt[5]                 ; osd:osd1|cnt[5]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; osd:osd1|cnt[3]~reg1            ; osd:osd1|cnt[3]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; osd:osd1|cnt[1]~reg1            ; osd:osd1|cnt[1]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; osd:osd1|cnt[7]                 ; osd:osd1|cnt[7]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; osd:osd1|cnt[6]                 ; osd:osd1|cnt[6]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; osd:osd1|cnt[8]                 ; osd:osd1|cnt[8]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; osd:osd1|cnt[4]~reg1            ; osd:osd1|cnt[4]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; osd:osd1|cnt[2]~reg1            ; osd:osd1|cnt[2]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; core_info:info1|vPos[5]         ; core_info:info1|vPos[5]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; core_info:info1|vPos[3]         ; core_info:info1|vPos[3]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; core_info:info1|vPos[1]         ; core_info:info1|vPos[1]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; core_info:info1|vPos[7]         ; core_info:info1|vPos[7]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; core_info:info1|hPos[10]        ; core_info:info1|hPos[10]        ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; core_info:info1|hPos[9]         ; core_info:info1|hPos[9]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; core_info:info1|hPos[8]         ; core_info:info1|hPos[8]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; core_info:info1|hPos[5]         ; core_info:info1|hPos[5]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; core_info:info1|vPos[9]         ; core_info:info1|vPos[9]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|vPos[8]         ; core_info:info1|vPos[8]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|vPos[6]         ; core_info:info1|vPos[6]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|vPos[2]         ; core_info:info1|vPos[2]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|hPos[6]         ; core_info:info1|hPos[6]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|hPos[4]         ; core_info:info1|hPos[4]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|hPos[2]         ; core_info:info1|hPos[2]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; core_info:info1|hPos[1]         ; core_info:info1|hPos[1]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; vga:vga1|h_cnt[7]               ; vga:vga1|h_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; core_info:info1|vPos[4]         ; core_info:info1|vPos[4]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; vga:vga1|h_cnt[3]               ; vga:vga1|h_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; vga:vga1|h_cnt[4]               ; vga:vga1|h_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; osd:osd1|pixcnt[15]             ; osd:osd1|pixcnt[15]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; osd:osd1|cnt[15]                ; osd:osd1|cnt[15]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; vga:vga1|h_cnt[2]               ; vga:vga1|h_cnt[2]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; vga:vga1|h_cnt[1]               ; vga:vga1|h_cnt[1]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; osd:osd1|pixcnt[3]              ; osd:osd1|pixcnt[3]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; osd:osd1|pixcnt[5]              ; osd:osd1|pixcnt[5]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; osd:osd1|pixcnt[13]             ; osd:osd1|pixcnt[13]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; osd:osd1|pixcnt[31]             ; osd:osd1|pixcnt[31]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; osd:osd1|cnt[31]                ; osd:osd1|cnt[31]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; osd:osd1|cnt[13]                ; osd:osd1|cnt[13]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; ps2keyb:kb|keymap_seq_s.KM_END  ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; core_info:info1|localX[1]       ; core_info:info1|localX[1]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; core_info:info1|localX[2]       ; core_info:info1|localX[2]       ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga:vga1|v_cnt[4]               ; vga:vga1|v_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; osd:osd1|pixcnt[27]             ; osd:osd1|pixcnt[27]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[1]              ; osd:osd1|pixcnt[1]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[6]              ; osd:osd1|pixcnt[6]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[7]              ; osd:osd1|pixcnt[7]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[11]             ; osd:osd1|pixcnt[11]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[17]             ; osd:osd1|pixcnt[17]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[19]             ; osd:osd1|pixcnt[19]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[21]             ; osd:osd1|pixcnt[21]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|pixcnt[29]             ; osd:osd1|pixcnt[29]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[29]                ; osd:osd1|cnt[29]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[27]                ; osd:osd1|cnt[27]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[21]                ; osd:osd1|cnt[21]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[19]                ; osd:osd1|cnt[19]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[17]                ; osd:osd1|cnt[17]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[11]                ; osd:osd1|cnt[11]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; osd:osd1|cnt[0]~reg1            ; osd:osd1|cnt[0]~reg1            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; osd:osd1|v_cnt[5]               ; osd:osd1|v_cnt[5]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; osd:osd1|h_cnt[7]               ; osd:osd1|h_cnt[7]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; core_info:info1|hPos[3]         ; core_info:info1|hPos[3]         ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; osd:osd1|pixcnt[2]              ; osd:osd1|pixcnt[2]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[8]              ; osd:osd1|pixcnt[8]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[9]              ; osd:osd1|pixcnt[9]              ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[14]             ; osd:osd1|pixcnt[14]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[16]             ; osd:osd1|pixcnt[16]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[22]             ; osd:osd1|pixcnt[22]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[23]             ; osd:osd1|pixcnt[23]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|pixcnt[25]             ; osd:osd1|pixcnt[25]             ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|cnt[25]                ; osd:osd1|cnt[25]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|cnt[23]                ; osd:osd1|cnt[23]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|cnt[22]                ; osd:osd1|cnt[22]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|cnt[16]                ; osd:osd1|cnt[16]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|cnt[14]                ; osd:osd1|cnt[14]                ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; osd:osd1|cnt[9]                 ; osd:osd1|cnt[9]                 ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; osd:osd1|v_cnt[4]               ; osd:osd1|v_cnt[4]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; osd:osd1|v_cnt[3]               ; osd:osd1|v_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; osd:osd1|h_cnt[3]               ; osd:osd1|h_cnt[3]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; osd:osd1|h_cnt[2]               ; osd:osd1|h_cnt[2]               ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 37.642 ; reset_s   ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keys_s[3]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keys_s[0]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|release_s            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|extended_s           ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_READ ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_SEND ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.642 ; reset_s   ; ps2keyb:kb|keyb_valid_edge_v[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.989      ;
; 37.787 ; reset_s   ; ps2keyb:kb|keys_s[4]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.845      ;
; 37.787 ; reset_s   ; ps2keyb:kb|keys_s[2]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.845      ;
+--------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'U00|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.470 ; reset_s   ; ps2keyb:kb|keys_s[4]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.587      ;
; 1.470 ; reset_s   ; ps2keyb:kb|keys_s[2]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.587      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keys_s[1]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keys_s[3]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keys_s[0]            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|release_s            ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|extended_s           ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_IDLE ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_READ ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_SEND ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keymap_seq_s.KM_END  ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
; 1.590 ; reset_s   ; ps2keyb:kb|keyb_valid_edge_v[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.707      ;
+-------+-----------+---------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 14.590 ; 0.186 ; 35.470   ; 1.470   ; 9.413               ;
;  U00|altpll_component|auto_generated|pll1|clk[0] ; 14.590 ; 0.186 ; 35.470   ; 1.470   ; 19.533              ;
;  clk1_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.413               ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  U00|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk1_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; joyX_p7_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync_n_o ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync_n_o ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_rst_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_io    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_io   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_b12_io    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_b13_io    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_b14_io    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_b15_io    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; btn_n_i[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_up_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_down_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_left_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_right_i            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_p6_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_p9_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data_io             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_b12_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_b13_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_b14_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_b15_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_down_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_left_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_right_i            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_up_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_p6_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_p9_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; joyX_p7_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_r_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_r_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_r_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_r_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_g_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_b_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_hsync_n_o ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_vsync_n_o ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; stm_rst_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_clk_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_data_io   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; stm_b12_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; stm_b13_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_b14_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; stm_b15_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; joyX_p7_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_r_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_r_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_r_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_g_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_b_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_hsync_n_o ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vsync_n_o ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; stm_rst_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_io   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; stm_b12_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; stm_b13_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; stm_b14_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; stm_b15_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; joyX_p7_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_r_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_r_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_r_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_g_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_b_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_hsync_n_o ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_vsync_n_o ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_rst_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_clk_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_data_io   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_b12_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_b13_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; stm_b14_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_b15_io    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 17057    ; 66       ; 90       ; 3365     ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 17057    ; 66       ; 90       ; 3365     ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 484   ; 484  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+
; Target                                          ; Clock                                           ; Type      ; Status        ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+
; U00|altpll_component|auto_generated|pll1|clk[0] ; U00|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; clock_50_i                                      ; clk1_50                                         ; Base      ; Constrained   ;
; clock_div_q[1]                                  ;                                                 ; Base      ; Unconstrained ;
; ps2keyb:kb|data_send_rdy_s                      ;                                                 ; Base      ; Unconstrained ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger       ;                                                 ; Base      ; Unconstrained ;
; stm_b13_io                                      ;                                                 ; Base      ; Unconstrained ;
; vga:vga1|hs                                     ;                                                 ; Base      ; Unconstrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; joy1_down_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_left_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p6_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p9_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_right_i ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_up_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_b12_io   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_b15_io   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; joyX_p7_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_b14_io    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_rst_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync_n_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync_n_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; joy1_down_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_left_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p6_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p9_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_right_i ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_up_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_b12_io   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_b15_io   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; joyX_p7_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_b14_io    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stm_rst_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync_n_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync_n_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 14 22:41:42 2019
Info: Command: quartus_sta mc2 -c mc2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'mc2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[0]} {U00|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: stm_b13_io was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated|ram_block1a4~porta_we_reg is being clocked by stm_b13_io
Warning (332060): Node: vga:vga1|hs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register state_v[0] is being clocked by vga:vga1|hs
Warning (332060): Node: clock_div_q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|count[7] is being clocked by clock_div_q[1]
Warning (332060): Node: ps2keyb:kb|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|sigsending is being clocked by ps2keyb:kb|data_send_rdy_s
Warning (332060): Node: ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|sigsendend is being clocked by ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.590               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 35.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.470               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.337               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.864               0.000 clk1_50 
    Info (332119):    19.533               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: stm_b13_io was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated|ram_block1a4~porta_we_reg is being clocked by stm_b13_io
Warning (332060): Node: vga:vga1|hs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register state_v[0] is being clocked by vga:vga1|hs
Warning (332060): Node: clock_div_q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|count[7] is being clocked by clock_div_q[1]
Warning (332060): Node: ps2keyb:kb|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|sigsending is being clocked by ps2keyb:kb|data_send_rdy_s
Warning (332060): Node: ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|sigsendend is being clocked by ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.894               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 35.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.707               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.004               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.866               0.000 clk1_50 
    Info (332119):    19.534               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: stm_b13_io was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated|ram_block1a4~porta_we_reg is being clocked by stm_b13_io
Warning (332060): Node: vga:vga1|hs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register state_v[0] is being clocked by vga:vga1|hs
Warning (332060): Node: clock_div_q[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|count[7] is being clocked by clock_div_q[1]
Warning (332060): Node: ps2keyb:kb|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|sigsending is being clocked by ps2keyb:kb|data_send_rdy_s
Warning (332060): Node: ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2keyb:kb|ps2_iobase:ps2_alt0|sigsendend is being clocked by ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.461
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.461               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 37.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.642               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.470               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.413               0.000 clk1_50 
    Info (332119):    19.595               0.000 U00|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Mon Oct 14 22:41:45 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


