
I2C_LPS25HB_exs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080dc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  080081f0  080081f0  000091f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085e8  080085e8  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080085e8  080085e8  000095e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085f0  080085f0  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085f0  080085f0  000095f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085f4  080085f4  000095f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080085f8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  200001d4  080087cc  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  080087cc  0000a43c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f17  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d11  00000000  00000000  0001b114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  0001de28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db5  00000000  00000000  0001efc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a082  00000000  00000000  0001fd75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001541c  00000000  00000000  00039df7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091556  00000000  00000000  0004f213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0769  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b50  00000000  00000000  000e07ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000e62fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080081d4 	.word	0x080081d4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080081d4 	.word	0x080081d4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <MX_GPIO_Init+0x40>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <MX_GPIO_Init+0x40>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	6193      	str	r3, [r2, #24]
 8001122:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <MX_GPIO_Init+0x40>)
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <MX_GPIO_Init+0x40>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	4a07      	ldr	r2, [pc, #28]	@ (8001150 <MX_GPIO_Init+0x40>)
 8001134:	f043 0308 	orr.w	r3, r3, #8
 8001138:	6193      	str	r3, [r2, #24]
 800113a:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <MX_GPIO_Init+0x40>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	f003 0308 	and.w	r3, r3, #8
 8001142:	603b      	str	r3, [r7, #0]
 8001144:	683b      	ldr	r3, [r7, #0]

}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr
 8001150:	40021000 	.word	0x40021000

08001154 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800115a:	4a13      	ldr	r2, [pc, #76]	@ (80011a8 <MX_I2C1_Init+0x54>)
 800115c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001160:	4a12      	ldr	r2, [pc, #72]	@ (80011ac <MX_I2C1_Init+0x58>)
 8001162:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001170:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001172:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001176:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800117e:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800118c:	2200      	movs	r2, #0
 800118e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001192:	f001 f8bb 	bl	800230c <HAL_I2C_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800119c:	f000 fa8b 	bl	80016b6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	200001f0 	.word	0x200001f0
 80011a8:	40005400 	.word	0x40005400
 80011ac:	000186a0 	.word	0x000186a0

080011b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a15      	ldr	r2, [pc, #84]	@ (8001220 <HAL_I2C_MspInit+0x70>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d123      	bne.n	8001218 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <HAL_I2C_MspInit+0x74>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	4a13      	ldr	r2, [pc, #76]	@ (8001224 <HAL_I2C_MspInit+0x74>)
 80011d6:	f043 0308 	orr.w	r3, r3, #8
 80011da:	6193      	str	r3, [r2, #24]
 80011dc:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <HAL_I2C_MspInit+0x74>)
 80011de:	699b      	ldr	r3, [r3, #24]
 80011e0:	f003 0308 	and.w	r3, r3, #8
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011e8:	23c0      	movs	r3, #192	@ 0xc0
 80011ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ec:	2312      	movs	r3, #18
 80011ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	4619      	mov	r1, r3
 80011fa:	480b      	ldr	r0, [pc, #44]	@ (8001228 <HAL_I2C_MspInit+0x78>)
 80011fc:	f000 ff02 	bl	8002004 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001200:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <HAL_I2C_MspInit+0x74>)
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	4a07      	ldr	r2, [pc, #28]	@ (8001224 <HAL_I2C_MspInit+0x74>)
 8001206:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800120a:	61d3      	str	r3, [r2, #28]
 800120c:	4b05      	ldr	r3, [pc, #20]	@ (8001224 <HAL_I2C_MspInit+0x74>)
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40005400 	.word	0x40005400
 8001224:	40021000 	.word	0x40021000
 8001228:	40010c00 	.word	0x40010c00

0800122c <LPS25HB_Read_Register>:
#define LPS25HB_FIFO_CTRL		0x2E

#define TIMEOUT                 100

static uint8_t LPS25HB_Read_Register(uint8_t reg)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b088      	sub	sp, #32
 8001230:	af04      	add	r7, sp, #16
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
	uint8_t value = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, reg, 1, &value, sizeof(value), TIMEOUT) != HAL_OK)
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	b29a      	uxth	r2, r3
 800123e:	2364      	movs	r3, #100	@ 0x64
 8001240:	9302      	str	r3, [sp, #8]
 8001242:	2301      	movs	r3, #1
 8001244:	9301      	str	r3, [sp, #4]
 8001246:	f107 030f 	add.w	r3, r7, #15
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2301      	movs	r3, #1
 800124e:	21ba      	movs	r1, #186	@ 0xba
 8001250:	4806      	ldr	r0, [pc, #24]	@ (800126c <LPS25HB_Read_Register+0x40>)
 8001252:	f001 fa99 	bl	8002788 <HAL_I2C_Mem_Read>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <LPS25HB_Read_Register+0x34>
		Error_Handler();
 800125c:	f000 fa2b 	bl	80016b6 <Error_Handler>
	return value;
 8001260:	7bfb      	ldrb	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200001f0 	.word	0x200001f0

08001270 <LPS25HB_Write_Register>:

static void LPS25HB_Write_Register(uint8_t reg, uint8_t value)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af04      	add	r7, sp, #16
 8001276:	4603      	mov	r3, r0
 8001278:	460a      	mov	r2, r1
 800127a:	71fb      	strb	r3, [r7, #7]
 800127c:	4613      	mov	r3, r2
 800127e:	71bb      	strb	r3, [r7, #6]
	if (HAL_I2C_Mem_Write(&hi2c1, LPS25HB_ADDR, reg, 1, &value, sizeof(value), TIMEOUT) != HAL_OK)
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	b29a      	uxth	r2, r3
 8001284:	2364      	movs	r3, #100	@ 0x64
 8001286:	9302      	str	r3, [sp, #8]
 8001288:	2301      	movs	r3, #1
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	1dbb      	adds	r3, r7, #6
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	2301      	movs	r3, #1
 8001292:	21ba      	movs	r1, #186	@ 0xba
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <LPS25HB_Write_Register+0x3c>)
 8001296:	f001 f97d 	bl	8002594 <HAL_I2C_Mem_Write>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <LPS25HB_Write_Register+0x34>
		Error_Handler();
 80012a0:	f000 fa09 	bl	80016b6 <Error_Handler>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200001f0 	.word	0x200001f0

080012b0 <LPS25HB_Init>:

HAL_StatusTypeDef LPS25HB_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af04      	add	r7, sp, #16
	if (LPS25HB_Read_Register(0x0F) != 0xBD)
 80012b6:	200f      	movs	r0, #15
 80012b8:	f7ff ffb8 	bl	800122c <LPS25HB_Read_Register>
 80012bc:	4603      	mov	r3, r0
 80012be:	2bbd      	cmp	r3, #189	@ 0xbd
 80012c0:	d001      	beq.n	80012c6 <LPS25HB_Init+0x16>
		return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e02e      	b.n	8001324 <LPS25HB_Init+0x74>

	LPS25HB_Write_Register(LPS25HB_CTRL_REG1, 0xC0);
 80012c6:	21c0      	movs	r1, #192	@ 0xc0
 80012c8:	2020      	movs	r0, #32
 80012ca:	f7ff ffd1 	bl	8001270 <LPS25HB_Write_Register>
	LPS25HB_Write_Register(LPS25HB_CTRL_REG2, 0x40);
 80012ce:	2140      	movs	r1, #64	@ 0x40
 80012d0:	2021      	movs	r0, #33	@ 0x21
 80012d2:	f7ff ffcd 	bl	8001270 <LPS25HB_Write_Register>
	LPS25HB_Write_Register(LPS25HB_FIFO_CTRL, 0xDF);
 80012d6:	21df      	movs	r1, #223	@ 0xdf
 80012d8:	202e      	movs	r0, #46	@ 0x2e
 80012da:	f7ff ffc9 	bl	8001270 <LPS25HB_Write_Register>

	uint8_t buffor[3];

	// Read pressure from sensor while initialization and write it as reference pressure
	if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, LPS25HB_PRESS_OUT_XL | 0x80, 1, buffor, 3, TIMEOUT) != HAL_OK)
 80012de:	2364      	movs	r3, #100	@ 0x64
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2303      	movs	r3, #3
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	1d3b      	adds	r3, r7, #4
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2301      	movs	r3, #1
 80012ec:	22a8      	movs	r2, #168	@ 0xa8
 80012ee:	21ba      	movs	r1, #186	@ 0xba
 80012f0:	480e      	ldr	r0, [pc, #56]	@ (800132c <LPS25HB_Init+0x7c>)
 80012f2:	f001 fa49 	bl	8002788 <HAL_I2C_Mem_Read>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <LPS25HB_Init+0x50>
		Error_Handler();
 80012fc:	f000 f9db 	bl	80016b6 <Error_Handler>
	if (HAL_I2C_Mem_Write(&hi2c1, LPS25HB_ADDR, LPS25HB_REF_P_XL | 0x80, 1, buffor, 3, TIMEOUT) != HAL_OK)
 8001300:	2364      	movs	r3, #100	@ 0x64
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	2303      	movs	r3, #3
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	2301      	movs	r3, #1
 800130e:	2288      	movs	r2, #136	@ 0x88
 8001310:	21ba      	movs	r1, #186	@ 0xba
 8001312:	4806      	ldr	r0, [pc, #24]	@ (800132c <LPS25HB_Init+0x7c>)
 8001314:	f001 f93e 	bl	8002594 <HAL_I2C_Mem_Write>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <LPS25HB_Init+0x72>
		Error_Handler();
 800131e:	f000 f9ca 	bl	80016b6 <Error_Handler>

	return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200001f0 	.word	0x200001f0

08001330 <LPS25HB_Read_Temp>:
	LPS25HB_Write_Register(LPS25HB_RPDS_L, value);
	LPS25HB_Write_Register(LPS25HB_RPDS_H, value >> 8);
}

float LPS25HB_Read_Temp(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af04      	add	r7, sp, #16
	int16_t temp = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	80fb      	strh	r3, [r7, #6]

	if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, LPS25HB_TEMP_OUT_L | 0x80, 1, (uint8_t*)&temp, sizeof(temp), TIMEOUT) != HAL_OK)
 800133a:	2364      	movs	r3, #100	@ 0x64
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	2302      	movs	r3, #2
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	1dbb      	adds	r3, r7, #6
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	2301      	movs	r3, #1
 8001348:	22ab      	movs	r2, #171	@ 0xab
 800134a:	21ba      	movs	r1, #186	@ 0xba
 800134c:	480d      	ldr	r0, [pc, #52]	@ (8001384 <LPS25HB_Read_Temp+0x54>)
 800134e:	f001 fa1b 	bl	8002788 <HAL_I2C_Mem_Read>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <LPS25HB_Read_Temp+0x2c>
		Error_Handler();
 8001358:	f000 f9ad 	bl	80016b6 <Error_Handler>

	return 42.5f + temp / 480.0f;
 800135c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fc9b 	bl	8000c9c <__aeabi_i2f>
 8001366:	4603      	mov	r3, r0
 8001368:	4907      	ldr	r1, [pc, #28]	@ (8001388 <LPS25HB_Read_Temp+0x58>)
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fd9e 	bl	8000eac <__aeabi_fdiv>
 8001370:	4603      	mov	r3, r0
 8001372:	4906      	ldr	r1, [pc, #24]	@ (800138c <LPS25HB_Read_Temp+0x5c>)
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fbdd 	bl	8000b34 <__addsf3>
 800137a:	4603      	mov	r3, r0
}
 800137c:	4618      	mov	r0, r3
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200001f0 	.word	0x200001f0
 8001388:	43f00000 	.word	0x43f00000
 800138c:	422a0000 	.word	0x422a0000

08001390 <LPS25HB_Read_Pressure_Difference>:

	return pressure / 4096.0f;
}

float LPS25HB_Read_Pressure_Difference(void)
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b087      	sub	sp, #28
 8001394:	af04      	add	r7, sp, #16
	int32_t ref_pressure = 0, pressure = 0;
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]

	// Read reference pressure
	if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, LPS25HB_REF_P_XL | 0x80, 1, (uint8_t*)&ref_pressure, 3, TIMEOUT) != HAL_OK)
 800139e:	2364      	movs	r3, #100	@ 0x64
 80013a0:	9302      	str	r3, [sp, #8]
 80013a2:	2303      	movs	r3, #3
 80013a4:	9301      	str	r3, [sp, #4]
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2301      	movs	r3, #1
 80013ac:	2288      	movs	r2, #136	@ 0x88
 80013ae:	21ba      	movs	r1, #186	@ 0xba
 80013b0:	481e      	ldr	r0, [pc, #120]	@ (800142c <LPS25HB_Read_Pressure_Difference+0x9c>)
 80013b2:	f001 f9e9 	bl	8002788 <HAL_I2C_Mem_Read>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <LPS25HB_Read_Pressure_Difference+0x30>
		Error_Handler();
 80013bc:	f000 f97b 	bl	80016b6 <Error_Handler>

	if (ref_pressure & 0x800000) // Check for negative values
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <LPS25HB_Read_Pressure_Difference+0x42>
		ref_pressure |= 0xFF000000;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80013d0:	607b      	str	r3, [r7, #4]

	// Read current pressure
	if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, LPS25HB_PRESS_OUT_XL | 0x80, 1, (uint8_t*)&pressure, 3, TIMEOUT) != HAL_OK)
 80013d2:	2364      	movs	r3, #100	@ 0x64
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	2303      	movs	r3, #3
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	463b      	mov	r3, r7
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2301      	movs	r3, #1
 80013e0:	22a8      	movs	r2, #168	@ 0xa8
 80013e2:	21ba      	movs	r1, #186	@ 0xba
 80013e4:	4811      	ldr	r0, [pc, #68]	@ (800142c <LPS25HB_Read_Pressure_Difference+0x9c>)
 80013e6:	f001 f9cf 	bl	8002788 <HAL_I2C_Mem_Read>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <LPS25HB_Read_Pressure_Difference+0x64>
		Error_Handler();
 80013f0:	f000 f961 	bl	80016b6 <Error_Handler>

	if (pressure & 0x800000)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <LPS25HB_Read_Pressure_Difference+0x76>
		pressure |= 0xFF000000;
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001404:	603b      	str	r3, [r7, #0]

	return (float)pressure / (float)ref_pressure;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fc47 	bl	8000c9c <__aeabi_i2f>
 800140e:	4604      	mov	r4, r0
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fc42 	bl	8000c9c <__aeabi_i2f>
 8001418:	4603      	mov	r3, r0
 800141a:	4619      	mov	r1, r3
 800141c:	4620      	mov	r0, r4
 800141e:	f7ff fd45 	bl	8000eac <__aeabi_fdiv>
 8001422:	4603      	mov	r3, r0
}
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	bd90      	pop	{r4, r7, pc}
 800142c:	200001f0 	.word	0x200001f0

08001430 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b0a      	cmp	r3, #10
 800143c:	d102      	bne.n	8001444 <__io_putchar+0x14>
		__io_putchar('\r');
 800143e:	200d      	movs	r0, #13
 8001440:	f7ff fff6 	bl	8001430 <__io_putchar>

	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001444:	1d39      	adds	r1, r7, #4
 8001446:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800144a:	2201      	movs	r2, #1
 800144c:	4803      	ldr	r0, [pc, #12]	@ (800145c <__io_putchar+0x2c>)
 800144e:	f003 fe05 	bl	800505c <HAL_UART_Transmit>
	return 1;
 8001452:	2301      	movs	r3, #1
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	200002a4 	.word	0x200002a4

08001460 <calc_diode_light>:

float calc_diode_light(float height)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	uint16_t indicator = height * 5;
 8001468:	490f      	ldr	r1, [pc, #60]	@ (80014a8 <calc_diode_light+0x48>)
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff fc6a 	bl	8000d44 <__aeabi_fmul>
 8001470:	4603      	mov	r3, r0
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fe2c 	bl	80010d0 <__aeabi_f2uiz>
 8001478:	4603      	mov	r3, r0
 800147a:	81fb      	strh	r3, [r7, #14]
	float diode_value = indicator * 40.0f + 40.0f;
 800147c:	89fb      	ldrh	r3, [r7, #14]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fc0c 	bl	8000c9c <__aeabi_i2f>
 8001484:	4603      	mov	r3, r0
 8001486:	4909      	ldr	r1, [pc, #36]	@ (80014ac <calc_diode_light+0x4c>)
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc5b 	bl	8000d44 <__aeabi_fmul>
 800148e:	4603      	mov	r3, r0
 8001490:	4906      	ldr	r1, [pc, #24]	@ (80014ac <calc_diode_light+0x4c>)
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fb4e 	bl	8000b34 <__addsf3>
 8001498:	4603      	mov	r3, r0
 800149a:	60bb      	str	r3, [r7, #8]
	return diode_value;
 800149c:	68bb      	ldr	r3, [r7, #8]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40a00000 	.word	0x40a00000
 80014ac:	42200000 	.word	0x42200000

080014b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b0:	b5b0      	push	{r4, r5, r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b6:	f000 fc11 	bl	8001cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ba:	f000 f8a9 	bl	8001610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014be:	f7ff fe27 	bl	8001110 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014c2:	f7ff fe47 	bl	8001154 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80014c6:	f000 fb6f 	bl	8001ba8 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80014ca:	f000 f8fb 	bl	80016c4 <MX_RTC_Init>
  MX_TIM3_Init();
 80014ce:	f000 fa69 	bl	80019a4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80014d2:	4849      	ldr	r0, [pc, #292]	@ (80015f8 <main+0x148>)
 80014d4:	f002 fe60 	bl	8004198 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80014d8:	2100      	movs	r1, #0
 80014da:	4847      	ldr	r0, [pc, #284]	@ (80015f8 <main+0x148>)
 80014dc:	f002 ff06 	bl	80042ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80014e0:	2104      	movs	r1, #4
 80014e2:	4845      	ldr	r0, [pc, #276]	@ (80015f8 <main+0x148>)
 80014e4:	f002 ff02 	bl	80042ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80014e8:	2108      	movs	r1, #8
 80014ea:	4843      	ldr	r0, [pc, #268]	@ (80015f8 <main+0x148>)
 80014ec:	f002 fefe 	bl	80042ec <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0.0f);
 80014f0:	4b41      	ldr	r3, [pc, #260]	@ (80015f8 <main+0x148>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2200      	movs	r2, #0
 80014f6:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Searching...\n");
 80014f8:	4840      	ldr	r0, [pc, #256]	@ (80015fc <main+0x14c>)
 80014fa:	f004 fd09 	bl	8005f10 <puts>
  if (LPS25HB_Init() != HAL_OK) {
 80014fe:	f7ff fed7 	bl	80012b0 <LPS25HB_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d005      	beq.n	8001514 <main+0x64>
	  printf("Error: LPS25HB not found!\n");
 8001508:	483d      	ldr	r0, [pc, #244]	@ (8001600 <main+0x150>)
 800150a:	f004 fd01 	bl	8005f10 <puts>
	  Error_Handler();
 800150e:	f000 f8d2 	bl	80016b6 <Error_Handler>
 8001512:	e002      	b.n	800151a <main+0x6a>
  } else {
	  printf("Found: LPS25HB\n");
 8001514:	483b      	ldr	r0, [pc, #236]	@ (8001604 <main+0x154>)
 8001516:	f004 fcfb 	bl	8005f10 <puts>
  }

  HAL_Delay(3 * SECOND);
 800151a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800151e:	f000 fc3f 	bl	8001da0 <HAL_Delay>

  while (1)
  {
	  float temp = LPS25HB_Read_Temp() + 273.15f;
 8001522:	f7ff ff05 	bl	8001330 <LPS25HB_Read_Temp>
 8001526:	4603      	mov	r3, r0
 8001528:	4937      	ldr	r1, [pc, #220]	@ (8001608 <main+0x158>)
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fb02 	bl	8000b34 <__addsf3>
 8001530:	4603      	mov	r3, r0
 8001532:	60fb      	str	r3, [r7, #12]
	  float fraction = LPS25HB_Read_Pressure_Difference();
 8001534:	f7ff ff2c 	bl	8001390 <LPS25HB_Read_Pressure_Difference>
 8001538:	60b8      	str	r0, [r7, #8]
	  float height = PRESSURE_SCALE * temp * log(fraction);
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f7fe ff74 	bl	8000428 <__aeabi_f2d>
 8001540:	a32b      	add	r3, pc, #172	@ (adr r3, 80015f0 <main+0x140>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	f7fe ffc7 	bl	80004d8 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4614      	mov	r4, r2
 8001550:	461d      	mov	r5, r3
 8001552:	68b8      	ldr	r0, [r7, #8]
 8001554:	f7fe ff68 	bl	8000428 <__aeabi_f2d>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4610      	mov	r0, r2
 800155e:	4619      	mov	r1, r3
 8001560:	f006 fc4e 	bl	8007e00 <log>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4620      	mov	r0, r4
 800156a:	4629      	mov	r1, r5
 800156c:	f7fe ffb4 	bl	80004d8 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f7ff fa86 	bl	8000a88 <__aeabi_d2f>
 800157c:	4603      	mov	r3, r0
 800157e:	607b      	str	r3, [r7, #4]

	  printf("H = %.4f m\n", height);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7fe ff51 	bl	8000428 <__aeabi_f2d>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4820      	ldr	r0, [pc, #128]	@ (800160c <main+0x15c>)
 800158c:	f004 fc58 	bl	8005e40 <iprintf>

	  if (height < 0) {
 8001590:	f04f 0100 	mov.w	r1, #0
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fd73 	bl	8001080 <__aeabi_fcmplt>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d012      	beq.n	80015c6 <main+0x116>
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, calc_diode_light(-1 * height));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ff5a 	bl	8001460 <calc_diode_light>
 80015ac:	4603      	mov	r3, r0
 80015ae:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <main+0x148>)
 80015b0:	6814      	ldr	r4, [r2, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fd8c 	bl	80010d0 <__aeabi_f2uiz>
 80015b8:	4603      	mov	r3, r0
 80015ba:	6363      	str	r3, [r4, #52]	@ 0x34
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80015bc:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <main+0x148>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2200      	movs	r2, #0
 80015c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015c4:	e00e      	b.n	80015e4 <main+0x134>
	  } else {
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80015c6:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <main+0x148>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2200      	movs	r2, #0
 80015cc:	635a      	str	r2, [r3, #52]	@ 0x34
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, calc_diode_light(height));
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ff46 	bl	8001460 <calc_diode_light>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4a08      	ldr	r2, [pc, #32]	@ (80015f8 <main+0x148>)
 80015d8:	6814      	ldr	r4, [r2, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff fd78 	bl	80010d0 <__aeabi_f2uiz>
 80015e0:	4603      	mov	r3, r0
 80015e2:	63e3      	str	r3, [r4, #60]	@ 0x3c
	  }

	  HAL_Delay(SECOND);
 80015e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015e8:	f000 fbda 	bl	8001da0 <HAL_Delay>
  {
 80015ec:	e799      	b.n	8001522 <main+0x72>
 80015ee:	bf00      	nop
 80015f0:	a737110e 	.word	0xa737110e
 80015f4:	c03d4592 	.word	0xc03d4592
 80015f8:	2000025c 	.word	0x2000025c
 80015fc:	080081f0 	.word	0x080081f0
 8001600:	08008200 	.word	0x08008200
 8001604:	0800821c 	.word	0x0800821c
 8001608:	43889333 	.word	0x43889333
 800160c:	0800822c 	.word	0x0800822c

08001610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b094      	sub	sp, #80	@ 0x50
 8001614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001616:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800161a:	2228      	movs	r2, #40	@ 0x28
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f004 fd56 	bl	80060d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001640:	230a      	movs	r3, #10
 8001642:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001644:	2301      	movs	r3, #1
 8001646:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001648:	2310      	movs	r3, #16
 800164a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800164c:	2301      	movs	r3, #1
 800164e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001650:	2300      	movs	r3, #0
 8001652:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001654:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001658:	4618      	mov	r0, r3
 800165a:	f001 fec9 	bl	80033f0 <HAL_RCC_OscConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001664:	f000 f827 	bl	80016b6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001668:	230f      	movs	r3, #15
 800166a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001674:	2300      	movs	r3, #0
 8001676:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001678:	2300      	movs	r3, #0
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f002 f936 	bl	80038f4 <HAL_RCC_ClockConfig>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800168e:	f000 f812 	bl	80016b6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001692:	2301      	movs	r3, #1
 8001694:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001696:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800169a:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	4618      	mov	r0, r3
 80016a0:	f002 fab6 	bl	8003c10 <HAL_RCCEx_PeriphCLKConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80016aa:	f000 f804 	bl	80016b6 <Error_Handler>
  }
}
 80016ae:	bf00      	nop
 80016b0:	3750      	adds	r7, #80	@ 0x50
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016ba:	b672      	cpsid	i
}
 80016bc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016be:	bf00      	nop
 80016c0:	e7fd      	b.n	80016be <Error_Handler+0x8>
	...

080016c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016c8:	4b0a      	ldr	r3, [pc, #40]	@ (80016f4 <MX_RTC_Init+0x30>)
 80016ca:	4a0b      	ldr	r2, [pc, #44]	@ (80016f8 <MX_RTC_Init+0x34>)
 80016cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <MX_RTC_Init+0x30>)
 80016d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016d4:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80016d6:	4b07      	ldr	r3, [pc, #28]	@ (80016f4 <MX_RTC_Init+0x30>)
 80016d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016dc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016de:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <MX_RTC_Init+0x30>)
 80016e0:	f002 fc02 	bl	8003ee8 <HAL_RTC_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 80016ea:	f7ff ffe4 	bl	80016b6 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000244 	.word	0x20000244
 80016f8:	40002800 	.word	0x40002800

080016fc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0b      	ldr	r2, [pc, #44]	@ (8001738 <HAL_RTC_MspInit+0x3c>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d110      	bne.n	8001730 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800170e:	f001 fe63 	bl	80033d8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001712:	4b0a      	ldr	r3, [pc, #40]	@ (800173c <HAL_RTC_MspInit+0x40>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	4a09      	ldr	r2, [pc, #36]	@ (800173c <HAL_RTC_MspInit+0x40>)
 8001718:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800171c:	61d3      	str	r3, [r2, #28]
 800171e:	4b07      	ldr	r3, [pc, #28]	@ (800173c <HAL_RTC_MspInit+0x40>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800172a:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <HAL_RTC_MspInit+0x44>)
 800172c:	2201      	movs	r2, #1
 800172e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001730:	bf00      	nop
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40002800 	.word	0x40002800
 800173c:	40021000 	.word	0x40021000
 8001740:	4242043c 	.word	0x4242043c

08001744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800174a:	4b15      	ldr	r3, [pc, #84]	@ (80017a0 <HAL_MspInit+0x5c>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6193      	str	r3, [r2, #24]
 8001756:	4b12      	ldr	r3, [pc, #72]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001762:	4b0f      	ldr	r3, [pc, #60]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4a0e      	ldr	r2, [pc, #56]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800176c:	61d3      	str	r3, [r2, #28]
 800176e:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800177a:	4b0a      	ldr	r3, [pc, #40]	@ (80017a4 <HAL_MspInit+0x60>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	4a04      	ldr	r2, [pc, #16]	@ (80017a4 <HAL_MspInit+0x60>)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001796:	bf00      	nop
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <NMI_Handler+0x4>

080017b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <HardFault_Handler+0x4>

080017b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <MemManage_Handler+0x4>

080017c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <BusFault_Handler+0x4>

080017c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <UsageFault_Handler+0x4>

080017d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr

080017e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017f8:	f000 fab6 	bl	8001d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}

08001800 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001804:	4802      	ldr	r0, [pc, #8]	@ (8001810 <TIM3_IRQHandler+0x10>)
 8001806:	f002 fe13 	bl	8004430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	2000025c 	.word	0x2000025c

08001814 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  return 1;
 8001818:	2301      	movs	r3, #1
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr

08001822 <_kill>:

int _kill(int pid, int sig)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
 800182a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800182c:	f004 fca2 	bl	8006174 <__errno>
 8001830:	4603      	mov	r3, r0
 8001832:	2216      	movs	r2, #22
 8001834:	601a      	str	r2, [r3, #0]
  return -1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <_exit>:

void _exit (int status)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800184a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffe7 	bl	8001822 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <_exit+0x12>

08001858 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	e00a      	b.n	8001880 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800186a:	f3af 8000 	nop.w
 800186e:	4601      	mov	r1, r0
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	1c5a      	adds	r2, r3, #1
 8001874:	60ba      	str	r2, [r7, #8]
 8001876:	b2ca      	uxtb	r2, r1
 8001878:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	3301      	adds	r3, #1
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	429a      	cmp	r2, r3
 8001886:	dbf0      	blt.n	800186a <_read+0x12>
  }

  return len;
 8001888:	687b      	ldr	r3, [r7, #4]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b086      	sub	sp, #24
 8001896:	af00      	add	r7, sp, #0
 8001898:	60f8      	str	r0, [r7, #12]
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	e009      	b.n	80018b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60ba      	str	r2, [r7, #8]
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff fdbf 	bl	8001430 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	3301      	adds	r3, #1
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	429a      	cmp	r2, r3
 80018be:	dbf1      	blt.n	80018a4 <_write+0x12>
  }
  return len;
 80018c0:	687b      	ldr	r3, [r7, #4]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3718      	adds	r7, #24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <_close>:

int _close(int file)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018f0:	605a      	str	r2, [r3, #4]
  return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <_isatty>:

int _isatty(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	bc80      	pop	{r7}
 8001910:	4770      	bx	lr

08001912 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001912:	b480      	push	{r7}
 8001914:	b085      	sub	sp, #20
 8001916:	af00      	add	r7, sp, #0
 8001918:	60f8      	str	r0, [r7, #12]
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
	...

0800192c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001934:	4a14      	ldr	r2, [pc, #80]	@ (8001988 <_sbrk+0x5c>)
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <_sbrk+0x60>)
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001940:	4b13      	ldr	r3, [pc, #76]	@ (8001990 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d102      	bne.n	800194e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001948:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <_sbrk+0x64>)
 800194a:	4a12      	ldr	r2, [pc, #72]	@ (8001994 <_sbrk+0x68>)
 800194c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	429a      	cmp	r2, r3
 800195a:	d207      	bcs.n	800196c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800195c:	f004 fc0a 	bl	8006174 <__errno>
 8001960:	4603      	mov	r3, r0
 8001962:	220c      	movs	r2, #12
 8001964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001966:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800196a:	e009      	b.n	8001980 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800196c:	4b08      	ldr	r3, [pc, #32]	@ (8001990 <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001972:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	4a05      	ldr	r2, [pc, #20]	@ (8001990 <_sbrk+0x64>)
 800197c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197e:	68fb      	ldr	r3, [r7, #12]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20005000 	.word	0x20005000
 800198c:	00000400 	.word	0x00000400
 8001990:	20000258 	.word	0x20000258
 8001994:	20000440 	.word	0x20000440

08001998 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08e      	sub	sp, #56	@ 0x38
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b8:	f107 0320 	add.w	r3, r7, #32
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
 80019d0:	615a      	str	r2, [r3, #20]
 80019d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019d4:	4b39      	ldr	r3, [pc, #228]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019d6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ac0 <MX_TIM3_Init+0x11c>)
 80019d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 80019da:	4b38      	ldr	r3, [pc, #224]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019dc:	2207      	movs	r2, #7
 80019de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e0:	4b36      	ldr	r3, [pc, #216]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80019e6:	4b35      	ldr	r3, [pc, #212]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019e8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ee:	4b33      	ldr	r3, [pc, #204]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f4:	4b31      	ldr	r3, [pc, #196]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019fa:	4830      	ldr	r0, [pc, #192]	@ (8001abc <MX_TIM3_Init+0x118>)
 80019fc:	f002 fb7d 	bl	80040fa <HAL_TIM_Base_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001a06:	f7ff fe56 	bl	80016b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a14:	4619      	mov	r1, r3
 8001a16:	4829      	ldr	r0, [pc, #164]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001a18:	f002 febc 	bl	8004794 <HAL_TIM_ConfigClockSource>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001a22:	f7ff fe48 	bl	80016b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a26:	4825      	ldr	r0, [pc, #148]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001a28:	f002 fc08 	bl	800423c <HAL_TIM_PWM_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001a32:	f7ff fe40 	bl	80016b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a3e:	f107 0320 	add.w	r3, r7, #32
 8001a42:	4619      	mov	r1, r3
 8001a44:	481d      	ldr	r0, [pc, #116]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001a46:	f003 fa49 	bl	8004edc <HAL_TIMEx_MasterConfigSynchronization>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001a50:	f7ff fe31 	bl	80016b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a54:	2360      	movs	r3, #96	@ 0x60
 8001a56:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5;
 8001a58:	2305      	movs	r3, #5
 8001a5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	2200      	movs	r2, #0
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4814      	ldr	r0, [pc, #80]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001a6c:	f002 fdd0 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001a76:	f7ff fe1e 	bl	80016b6 <Error_Handler>
  }
  sConfigOC.Pulse = 40;
 8001a7a:	2328      	movs	r3, #40	@ 0x28
 8001a7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2204      	movs	r2, #4
 8001a82:	4619      	mov	r1, r3
 8001a84:	480d      	ldr	r0, [pc, #52]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001a86:	f002 fdc3 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8001a90:	f7ff fe11 	bl	80016b6 <Error_Handler>
  }
  sConfigOC.Pulse = 200;
 8001a94:	23c8      	movs	r3, #200	@ 0xc8
 8001a96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	2208      	movs	r2, #8
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4807      	ldr	r0, [pc, #28]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001aa0:	f002 fdb6 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM3_Init+0x10a>
  {
    Error_Handler();
 8001aaa:	f7ff fe04 	bl	80016b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001aae:	4803      	ldr	r0, [pc, #12]	@ (8001abc <MX_TIM3_Init+0x118>)
 8001ab0:	f000 f82e 	bl	8001b10 <HAL_TIM_MspPostInit>

}
 8001ab4:	bf00      	nop
 8001ab6:	3738      	adds	r7, #56	@ 0x38
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2000025c 	.word	0x2000025c
 8001ac0:	40000400 	.word	0x40000400

08001ac4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b08 <HAL_TIM_Base_MspInit+0x44>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d113      	bne.n	8001afe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <HAL_TIM_Base_MspInit+0x48>)
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	4a0c      	ldr	r2, [pc, #48]	@ (8001b0c <HAL_TIM_Base_MspInit+0x48>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	61d3      	str	r3, [r2, #28]
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <HAL_TIM_Base_MspInit+0x48>)
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2106      	movs	r1, #6
 8001af2:	201d      	movs	r0, #29
 8001af4:	f000 fa4f 	bl	8001f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001af8:	201d      	movs	r0, #29
 8001afa:	f000 fa68 	bl	8001fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40000400 	.word	0x40000400
 8001b0c:	40021000 	.word	0x40021000

08001b10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001b98 <HAL_TIM_MspPostInit+0x88>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d12f      	bne.n	8001b90 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b30:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <HAL_TIM_MspPostInit+0x8c>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	4a19      	ldr	r2, [pc, #100]	@ (8001b9c <HAL_TIM_MspPostInit+0x8c>)
 8001b36:	f043 0304 	orr.w	r3, r3, #4
 8001b3a:	6193      	str	r3, [r2, #24]
 8001b3c:	4b17      	ldr	r3, [pc, #92]	@ (8001b9c <HAL_TIM_MspPostInit+0x8c>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	f003 0304 	and.w	r3, r3, #4
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b48:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <HAL_TIM_MspPostInit+0x8c>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	4a13      	ldr	r2, [pc, #76]	@ (8001b9c <HAL_TIM_MspPostInit+0x8c>)
 8001b4e:	f043 0308 	orr.w	r3, r3, #8
 8001b52:	6193      	str	r3, [r2, #24]
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <HAL_TIM_MspPostInit+0x8c>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f003 0308 	and.w	r3, r3, #8
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b60:	23c0      	movs	r3, #192	@ 0xc0
 8001b62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6c:	f107 0310 	add.w	r3, r7, #16
 8001b70:	4619      	mov	r1, r3
 8001b72:	480b      	ldr	r0, [pc, #44]	@ (8001ba0 <HAL_TIM_MspPostInit+0x90>)
 8001b74:	f000 fa46 	bl	8002004 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b80:	2302      	movs	r3, #2
 8001b82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b84:	f107 0310 	add.w	r3, r7, #16
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4806      	ldr	r0, [pc, #24]	@ (8001ba4 <HAL_TIM_MspPostInit+0x94>)
 8001b8c:	f000 fa3a 	bl	8002004 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b90:	bf00      	nop
 8001b92:	3720      	adds	r7, #32
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40000400 	.word	0x40000400
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010800 	.word	0x40010800
 8001ba4:	40010c00 	.word	0x40010c00

08001ba8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bac:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	@ (8001bf8 <MX_USART2_UART_Init+0x50>)
 8001bb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bb2:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bb4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bce:	220c      	movs	r2, #12
 8001bd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd2:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bde:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <MX_USART2_UART_Init+0x4c>)
 8001be0:	f003 f9ec 	bl	8004fbc <HAL_UART_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bea:	f7ff fd64 	bl	80016b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200002a4 	.word	0x200002a4
 8001bf8:	40004400 	.word	0x40004400

08001bfc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a1b      	ldr	r2, [pc, #108]	@ (8001c84 <HAL_UART_MspInit+0x88>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d12f      	bne.n	8001c7c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c1e:	69db      	ldr	r3, [r3, #28]
 8001c20:	4a19      	ldr	r2, [pc, #100]	@ (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c26:	61d3      	str	r3, [r2, #28]
 8001c28:	4b17      	ldr	r3, [pc, #92]	@ (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c2a:	69db      	ldr	r3, [r3, #28]
 8001c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	4a13      	ldr	r2, [pc, #76]	@ (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	6193      	str	r3, [r2, #24]
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	480b      	ldr	r0, [pc, #44]	@ (8001c8c <HAL_UART_MspInit+0x90>)
 8001c60:	f000 f9d0 	bl	8002004 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c64:	2308      	movs	r3, #8
 8001c66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c70:	f107 0310 	add.w	r3, r7, #16
 8001c74:	4619      	mov	r1, r3
 8001c76:	4805      	ldr	r0, [pc, #20]	@ (8001c8c <HAL_UART_MspInit+0x90>)
 8001c78:	f000 f9c4 	bl	8002004 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40004400 	.word	0x40004400
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010800 	.word	0x40010800

08001c90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c90:	f7ff fe82 	bl	8001998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c94:	480b      	ldr	r0, [pc, #44]	@ (8001cc4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c96:	490c      	ldr	r1, [pc, #48]	@ (8001cc8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c98:	4a0c      	ldr	r2, [pc, #48]	@ (8001ccc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c9c:	e002      	b.n	8001ca4 <LoopCopyDataInit>

08001c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ca2:	3304      	adds	r3, #4

08001ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca8:	d3f9      	bcc.n	8001c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001caa:	4a09      	ldr	r2, [pc, #36]	@ (8001cd0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001cac:	4c09      	ldr	r4, [pc, #36]	@ (8001cd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb0:	e001      	b.n	8001cb6 <LoopFillZerobss>

08001cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb4:	3204      	adds	r2, #4

08001cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb8:	d3fb      	bcc.n	8001cb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cba:	f004 fa61 	bl	8006180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cbe:	f7ff fbf7 	bl	80014b0 <main>
  bx lr
 8001cc2:	4770      	bx	lr
  ldr r0, =_sdata
 8001cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ccc:	080085f8 	.word	0x080085f8
  ldr r2, =_sbss
 8001cd0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cd4:	2000043c 	.word	0x2000043c

08001cd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cd8:	e7fe      	b.n	8001cd8 <ADC1_2_IRQHandler>
	...

08001cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ce0:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <HAL_Init+0x28>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a07      	ldr	r2, [pc, #28]	@ (8001d04 <HAL_Init+0x28>)
 8001ce6:	f043 0310 	orr.w	r3, r3, #16
 8001cea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cec:	2003      	movs	r0, #3
 8001cee:	f000 f947 	bl	8001f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cf2:	200f      	movs	r0, #15
 8001cf4:	f000 f808 	bl	8001d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cf8:	f7ff fd24 	bl	8001744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40022000 	.word	0x40022000

08001d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d10:	4b12      	ldr	r3, [pc, #72]	@ (8001d5c <HAL_InitTick+0x54>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <HAL_InitTick+0x58>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d26:	4618      	mov	r0, r3
 8001d28:	f000 f95f 	bl	8001fea <HAL_SYSTICK_Config>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e00e      	b.n	8001d54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b0f      	cmp	r3, #15
 8001d3a:	d80a      	bhi.n	8001d52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d44:	f000 f927 	bl	8001f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d48:	4a06      	ldr	r2, [pc, #24]	@ (8001d64 <HAL_InitTick+0x5c>)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e000      	b.n	8001d54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000000 	.word	0x20000000
 8001d60:	20000008 	.word	0x20000008
 8001d64:	20000004 	.word	0x20000004

08001d68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d6c:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <HAL_IncTick+0x1c>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	461a      	mov	r2, r3
 8001d72:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_IncTick+0x20>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4413      	add	r3, r2
 8001d78:	4a03      	ldr	r2, [pc, #12]	@ (8001d88 <HAL_IncTick+0x20>)
 8001d7a:	6013      	str	r3, [r2, #0]
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr
 8001d84:	20000008 	.word	0x20000008
 8001d88:	200002ec 	.word	0x200002ec

08001d8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d90:	4b02      	ldr	r3, [pc, #8]	@ (8001d9c <HAL_GetTick+0x10>)
 8001d92:	681b      	ldr	r3, [r3, #0]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr
 8001d9c:	200002ec 	.word	0x200002ec

08001da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001da8:	f7ff fff0 	bl	8001d8c <HAL_GetTick>
 8001dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001db8:	d005      	beq.n	8001dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <HAL_Delay+0x44>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dc6:	bf00      	nop
 8001dc8:	f7ff ffe0 	bl	8001d8c <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d8f7      	bhi.n	8001dc8 <HAL_Delay+0x28>
  {
  }
}
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000008 	.word	0x20000008

08001de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e04:	4013      	ands	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1a:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	60d3      	str	r3, [r2, #12]
}
 8001e20:	bf00      	nop
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e34:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <__NVIC_GetPriorityGrouping+0x18>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	0a1b      	lsrs	r3, r3, #8
 8001e3a:	f003 0307 	and.w	r3, r3, #7
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	db0b      	blt.n	8001e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	f003 021f 	and.w	r2, r3, #31
 8001e64:	4906      	ldr	r1, [pc, #24]	@ (8001e80 <__NVIC_EnableIRQ+0x34>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	095b      	lsrs	r3, r3, #5
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	e000e100 	.word	0xe000e100

08001e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	6039      	str	r1, [r7, #0]
 8001e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	db0a      	blt.n	8001eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	490c      	ldr	r1, [pc, #48]	@ (8001ed0 <__NVIC_SetPriority+0x4c>)
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	0112      	lsls	r2, r2, #4
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eac:	e00a      	b.n	8001ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4908      	ldr	r1, [pc, #32]	@ (8001ed4 <__NVIC_SetPriority+0x50>)
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	3b04      	subs	r3, #4
 8001ebc:	0112      	lsls	r2, r2, #4
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	761a      	strb	r2, [r3, #24]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000e100 	.word	0xe000e100
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b089      	sub	sp, #36	@ 0x24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	f1c3 0307 	rsb	r3, r3, #7
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	bf28      	it	cs
 8001ef6:	2304      	movcs	r3, #4
 8001ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3304      	adds	r3, #4
 8001efe:	2b06      	cmp	r3, #6
 8001f00:	d902      	bls.n	8001f08 <NVIC_EncodePriority+0x30>
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	3b03      	subs	r3, #3
 8001f06:	e000      	b.n	8001f0a <NVIC_EncodePriority+0x32>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43da      	mvns	r2, r3
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2a:	43d9      	mvns	r1, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f30:	4313      	orrs	r3, r2
         );
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3724      	adds	r7, #36	@ 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f4c:	d301      	bcc.n	8001f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00f      	b.n	8001f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f52:	4a0a      	ldr	r2, [pc, #40]	@ (8001f7c <SysTick_Config+0x40>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f5a:	210f      	movs	r1, #15
 8001f5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f60:	f7ff ff90 	bl	8001e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f64:	4b05      	ldr	r3, [pc, #20]	@ (8001f7c <SysTick_Config+0x40>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f6a:	4b04      	ldr	r3, [pc, #16]	@ (8001f7c <SysTick_Config+0x40>)
 8001f6c:	2207      	movs	r2, #7
 8001f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	e000e010 	.word	0xe000e010

08001f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ff2d 	bl	8001de8 <__NVIC_SetPriorityGrouping>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b086      	sub	sp, #24
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
 8001fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fa8:	f7ff ff42 	bl	8001e30 <__NVIC_GetPriorityGrouping>
 8001fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	6978      	ldr	r0, [r7, #20]
 8001fb4:	f7ff ff90 	bl	8001ed8 <NVIC_EncodePriority>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff5f 	bl	8001e84 <__NVIC_SetPriority>
}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff35 	bl	8001e4c <__NVIC_EnableIRQ>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ffa2 	bl	8001f3c <SysTick_Config>
 8001ff8:	4603      	mov	r3, r0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
	...

08002004 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002004:	b480      	push	{r7}
 8002006:	b08b      	sub	sp, #44	@ 0x2c
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002016:	e169      	b.n	80022ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002018:	2201      	movs	r2, #1
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	4013      	ands	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	429a      	cmp	r2, r3
 8002032:	f040 8158 	bne.w	80022e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4a9a      	ldr	r2, [pc, #616]	@ (80022a4 <HAL_GPIO_Init+0x2a0>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d05e      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002040:	4a98      	ldr	r2, [pc, #608]	@ (80022a4 <HAL_GPIO_Init+0x2a0>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d875      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 8002046:	4a98      	ldr	r2, [pc, #608]	@ (80022a8 <HAL_GPIO_Init+0x2a4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d058      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 800204c:	4a96      	ldr	r2, [pc, #600]	@ (80022a8 <HAL_GPIO_Init+0x2a4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d86f      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 8002052:	4a96      	ldr	r2, [pc, #600]	@ (80022ac <HAL_GPIO_Init+0x2a8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d052      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002058:	4a94      	ldr	r2, [pc, #592]	@ (80022ac <HAL_GPIO_Init+0x2a8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d869      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 800205e:	4a94      	ldr	r2, [pc, #592]	@ (80022b0 <HAL_GPIO_Init+0x2ac>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d04c      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002064:	4a92      	ldr	r2, [pc, #584]	@ (80022b0 <HAL_GPIO_Init+0x2ac>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d863      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 800206a:	4a92      	ldr	r2, [pc, #584]	@ (80022b4 <HAL_GPIO_Init+0x2b0>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d046      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
 8002070:	4a90      	ldr	r2, [pc, #576]	@ (80022b4 <HAL_GPIO_Init+0x2b0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d85d      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 8002076:	2b12      	cmp	r3, #18
 8002078:	d82a      	bhi.n	80020d0 <HAL_GPIO_Init+0xcc>
 800207a:	2b12      	cmp	r3, #18
 800207c:	d859      	bhi.n	8002132 <HAL_GPIO_Init+0x12e>
 800207e:	a201      	add	r2, pc, #4	@ (adr r2, 8002084 <HAL_GPIO_Init+0x80>)
 8002080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002084:	080020ff 	.word	0x080020ff
 8002088:	080020d9 	.word	0x080020d9
 800208c:	080020eb 	.word	0x080020eb
 8002090:	0800212d 	.word	0x0800212d
 8002094:	08002133 	.word	0x08002133
 8002098:	08002133 	.word	0x08002133
 800209c:	08002133 	.word	0x08002133
 80020a0:	08002133 	.word	0x08002133
 80020a4:	08002133 	.word	0x08002133
 80020a8:	08002133 	.word	0x08002133
 80020ac:	08002133 	.word	0x08002133
 80020b0:	08002133 	.word	0x08002133
 80020b4:	08002133 	.word	0x08002133
 80020b8:	08002133 	.word	0x08002133
 80020bc:	08002133 	.word	0x08002133
 80020c0:	08002133 	.word	0x08002133
 80020c4:	08002133 	.word	0x08002133
 80020c8:	080020e1 	.word	0x080020e1
 80020cc:	080020f5 	.word	0x080020f5
 80020d0:	4a79      	ldr	r2, [pc, #484]	@ (80022b8 <HAL_GPIO_Init+0x2b4>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d013      	beq.n	80020fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020d6:	e02c      	b.n	8002132 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	623b      	str	r3, [r7, #32]
          break;
 80020de:	e029      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	3304      	adds	r3, #4
 80020e6:	623b      	str	r3, [r7, #32]
          break;
 80020e8:	e024      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	3308      	adds	r3, #8
 80020f0:	623b      	str	r3, [r7, #32]
          break;
 80020f2:	e01f      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	330c      	adds	r3, #12
 80020fa:	623b      	str	r3, [r7, #32]
          break;
 80020fc:	e01a      	b.n	8002134 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002106:	2304      	movs	r3, #4
 8002108:	623b      	str	r3, [r7, #32]
          break;
 800210a:	e013      	b.n	8002134 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d105      	bne.n	8002120 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002114:	2308      	movs	r3, #8
 8002116:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	611a      	str	r2, [r3, #16]
          break;
 800211e:	e009      	b.n	8002134 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002120:	2308      	movs	r3, #8
 8002122:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69fa      	ldr	r2, [r7, #28]
 8002128:	615a      	str	r2, [r3, #20]
          break;
 800212a:	e003      	b.n	8002134 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800212c:	2300      	movs	r3, #0
 800212e:	623b      	str	r3, [r7, #32]
          break;
 8002130:	e000      	b.n	8002134 <HAL_GPIO_Init+0x130>
          break;
 8002132:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	2bff      	cmp	r3, #255	@ 0xff
 8002138:	d801      	bhi.n	800213e <HAL_GPIO_Init+0x13a>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	e001      	b.n	8002142 <HAL_GPIO_Init+0x13e>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3304      	adds	r3, #4
 8002142:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	2bff      	cmp	r3, #255	@ 0xff
 8002148:	d802      	bhi.n	8002150 <HAL_GPIO_Init+0x14c>
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	e002      	b.n	8002156 <HAL_GPIO_Init+0x152>
 8002150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002152:	3b08      	subs	r3, #8
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	210f      	movs	r1, #15
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	fa01 f303 	lsl.w	r3, r1, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	401a      	ands	r2, r3
 8002168:	6a39      	ldr	r1, [r7, #32]
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	431a      	orrs	r2, r3
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 80b1 	beq.w	80022e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002184:	4b4d      	ldr	r3, [pc, #308]	@ (80022bc <HAL_GPIO_Init+0x2b8>)
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	4a4c      	ldr	r2, [pc, #304]	@ (80022bc <HAL_GPIO_Init+0x2b8>)
 800218a:	f043 0301 	orr.w	r3, r3, #1
 800218e:	6193      	str	r3, [r2, #24]
 8002190:	4b4a      	ldr	r3, [pc, #296]	@ (80022bc <HAL_GPIO_Init+0x2b8>)
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	60bb      	str	r3, [r7, #8]
 800219a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800219c:	4a48      	ldr	r2, [pc, #288]	@ (80022c0 <HAL_GPIO_Init+0x2bc>)
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	089b      	lsrs	r3, r3, #2
 80021a2:	3302      	adds	r3, #2
 80021a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	220f      	movs	r2, #15
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4013      	ands	r3, r2
 80021be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a40      	ldr	r2, [pc, #256]	@ (80022c4 <HAL_GPIO_Init+0x2c0>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d013      	beq.n	80021f0 <HAL_GPIO_Init+0x1ec>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a3f      	ldr	r2, [pc, #252]	@ (80022c8 <HAL_GPIO_Init+0x2c4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d00d      	beq.n	80021ec <HAL_GPIO_Init+0x1e8>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a3e      	ldr	r2, [pc, #248]	@ (80022cc <HAL_GPIO_Init+0x2c8>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d007      	beq.n	80021e8 <HAL_GPIO_Init+0x1e4>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a3d      	ldr	r2, [pc, #244]	@ (80022d0 <HAL_GPIO_Init+0x2cc>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d101      	bne.n	80021e4 <HAL_GPIO_Init+0x1e0>
 80021e0:	2303      	movs	r3, #3
 80021e2:	e006      	b.n	80021f2 <HAL_GPIO_Init+0x1ee>
 80021e4:	2304      	movs	r3, #4
 80021e6:	e004      	b.n	80021f2 <HAL_GPIO_Init+0x1ee>
 80021e8:	2302      	movs	r3, #2
 80021ea:	e002      	b.n	80021f2 <HAL_GPIO_Init+0x1ee>
 80021ec:	2301      	movs	r3, #1
 80021ee:	e000      	b.n	80021f2 <HAL_GPIO_Init+0x1ee>
 80021f0:	2300      	movs	r3, #0
 80021f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f4:	f002 0203 	and.w	r2, r2, #3
 80021f8:	0092      	lsls	r2, r2, #2
 80021fa:	4093      	lsls	r3, r2
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002202:	492f      	ldr	r1, [pc, #188]	@ (80022c0 <HAL_GPIO_Init+0x2bc>)
 8002204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002206:	089b      	lsrs	r3, r3, #2
 8002208:	3302      	adds	r3, #2
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d006      	beq.n	800222a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800221c:	4b2d      	ldr	r3, [pc, #180]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	492c      	ldr	r1, [pc, #176]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	608b      	str	r3, [r1, #8]
 8002228:	e006      	b.n	8002238 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800222a:	4b2a      	ldr	r3, [pc, #168]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	43db      	mvns	r3, r3
 8002232:	4928      	ldr	r1, [pc, #160]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002234:	4013      	ands	r3, r2
 8002236:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d006      	beq.n	8002252 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002244:	4b23      	ldr	r3, [pc, #140]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	4922      	ldr	r1, [pc, #136]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	60cb      	str	r3, [r1, #12]
 8002250:	e006      	b.n	8002260 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002252:	4b20      	ldr	r3, [pc, #128]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	43db      	mvns	r3, r3
 800225a:	491e      	ldr	r1, [pc, #120]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800225c:	4013      	ands	r3, r2
 800225e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d006      	beq.n	800227a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800226c:	4b19      	ldr	r3, [pc, #100]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	4918      	ldr	r1, [pc, #96]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
 8002278:	e006      	b.n	8002288 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800227a:	4b16      	ldr	r3, [pc, #88]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800227c:	685a      	ldr	r2, [r3, #4]
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	43db      	mvns	r3, r3
 8002282:	4914      	ldr	r1, [pc, #80]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002284:	4013      	ands	r3, r2
 8002286:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d021      	beq.n	80022d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002294:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	490e      	ldr	r1, [pc, #56]	@ (80022d4 <HAL_GPIO_Init+0x2d0>)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	4313      	orrs	r3, r2
 800229e:	600b      	str	r3, [r1, #0]
 80022a0:	e021      	b.n	80022e6 <HAL_GPIO_Init+0x2e2>
 80022a2:	bf00      	nop
 80022a4:	10320000 	.word	0x10320000
 80022a8:	10310000 	.word	0x10310000
 80022ac:	10220000 	.word	0x10220000
 80022b0:	10210000 	.word	0x10210000
 80022b4:	10120000 	.word	0x10120000
 80022b8:	10110000 	.word	0x10110000
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40010000 	.word	0x40010000
 80022c4:	40010800 	.word	0x40010800
 80022c8:	40010c00 	.word	0x40010c00
 80022cc:	40011000 	.word	0x40011000
 80022d0:	40011400 	.word	0x40011400
 80022d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002308 <HAL_GPIO_Init+0x304>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	43db      	mvns	r3, r3
 80022e0:	4909      	ldr	r1, [pc, #36]	@ (8002308 <HAL_GPIO_Init+0x304>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e8:	3301      	adds	r3, #1
 80022ea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f2:	fa22 f303 	lsr.w	r3, r2, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f47f ae8e 	bne.w	8002018 <HAL_GPIO_Init+0x14>
  }
}
 80022fc:	bf00      	nop
 80022fe:	bf00      	nop
 8002300:	372c      	adds	r7, #44	@ 0x2c
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr
 8002308:	40010400 	.word	0x40010400

0800230c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e12b      	b.n	8002576 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d106      	bne.n	8002338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7fe ff3c 	bl	80011b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2224      	movs	r2, #36	@ 0x24
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0201 	bic.w	r2, r2, #1
 800234e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800235e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800236e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002370:	f001 fc08 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 8002374:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4a81      	ldr	r2, [pc, #516]	@ (8002580 <HAL_I2C_Init+0x274>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d807      	bhi.n	8002390 <HAL_I2C_Init+0x84>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4a80      	ldr	r2, [pc, #512]	@ (8002584 <HAL_I2C_Init+0x278>)
 8002384:	4293      	cmp	r3, r2
 8002386:	bf94      	ite	ls
 8002388:	2301      	movls	r3, #1
 800238a:	2300      	movhi	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	e006      	b.n	800239e <HAL_I2C_Init+0x92>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	4a7d      	ldr	r2, [pc, #500]	@ (8002588 <HAL_I2C_Init+0x27c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	bf94      	ite	ls
 8002398:	2301      	movls	r3, #1
 800239a:	2300      	movhi	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e0e7      	b.n	8002576 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	4a78      	ldr	r2, [pc, #480]	@ (800258c <HAL_I2C_Init+0x280>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	0c9b      	lsrs	r3, r3, #18
 80023b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4a6a      	ldr	r2, [pc, #424]	@ (8002580 <HAL_I2C_Init+0x274>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d802      	bhi.n	80023e0 <HAL_I2C_Init+0xd4>
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	3301      	adds	r3, #1
 80023de:	e009      	b.n	80023f4 <HAL_I2C_Init+0xe8>
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	4a69      	ldr	r2, [pc, #420]	@ (8002590 <HAL_I2C_Init+0x284>)
 80023ec:	fba2 2303 	umull	r2, r3, r2, r3
 80023f0:	099b      	lsrs	r3, r3, #6
 80023f2:	3301      	adds	r3, #1
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	6812      	ldr	r2, [r2, #0]
 80023f8:	430b      	orrs	r3, r1
 80023fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002406:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	495c      	ldr	r1, [pc, #368]	@ (8002580 <HAL_I2C_Init+0x274>)
 8002410:	428b      	cmp	r3, r1
 8002412:	d819      	bhi.n	8002448 <HAL_I2C_Init+0x13c>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	1e59      	subs	r1, r3, #1
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002422:	1c59      	adds	r1, r3, #1
 8002424:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002428:	400b      	ands	r3, r1
 800242a:	2b00      	cmp	r3, #0
 800242c:	d00a      	beq.n	8002444 <HAL_I2C_Init+0x138>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	1e59      	subs	r1, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	fbb1 f3f3 	udiv	r3, r1, r3
 800243c:	3301      	adds	r3, #1
 800243e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002442:	e051      	b.n	80024e8 <HAL_I2C_Init+0x1dc>
 8002444:	2304      	movs	r3, #4
 8002446:	e04f      	b.n	80024e8 <HAL_I2C_Init+0x1dc>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d111      	bne.n	8002474 <HAL_I2C_Init+0x168>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1e58      	subs	r0, r3, #1
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6859      	ldr	r1, [r3, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	440b      	add	r3, r1
 800245e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002462:	3301      	adds	r3, #1
 8002464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002468:	2b00      	cmp	r3, #0
 800246a:	bf0c      	ite	eq
 800246c:	2301      	moveq	r3, #1
 800246e:	2300      	movne	r3, #0
 8002470:	b2db      	uxtb	r3, r3
 8002472:	e012      	b.n	800249a <HAL_I2C_Init+0x18e>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1e58      	subs	r0, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	0099      	lsls	r1, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	fbb0 f3f3 	udiv	r3, r0, r3
 800248a:	3301      	adds	r3, #1
 800248c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002490:	2b00      	cmp	r3, #0
 8002492:	bf0c      	ite	eq
 8002494:	2301      	moveq	r3, #1
 8002496:	2300      	movne	r3, #0
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_I2C_Init+0x196>
 800249e:	2301      	movs	r3, #1
 80024a0:	e022      	b.n	80024e8 <HAL_I2C_Init+0x1dc>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10e      	bne.n	80024c8 <HAL_I2C_Init+0x1bc>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1e58      	subs	r0, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6859      	ldr	r1, [r3, #4]
 80024b2:	460b      	mov	r3, r1
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	440b      	add	r3, r1
 80024b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80024bc:	3301      	adds	r3, #1
 80024be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024c6:	e00f      	b.n	80024e8 <HAL_I2C_Init+0x1dc>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	1e58      	subs	r0, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6859      	ldr	r1, [r3, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	0099      	lsls	r1, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	fbb0 f3f3 	udiv	r3, r0, r3
 80024de:	3301      	adds	r3, #1
 80024e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	6809      	ldr	r1, [r1, #0]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69da      	ldr	r2, [r3, #28]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	431a      	orrs	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002516:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6911      	ldr	r1, [r2, #16]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68d2      	ldr	r2, [r2, #12]
 8002522:	4311      	orrs	r1, r2
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6812      	ldr	r2, [r2, #0]
 8002528:	430b      	orrs	r3, r1
 800252a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695a      	ldr	r2, [r3, #20]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f042 0201 	orr.w	r2, r2, #1
 8002556:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2220      	movs	r2, #32
 8002562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	000186a0 	.word	0x000186a0
 8002584:	001e847f 	.word	0x001e847f
 8002588:	003d08ff 	.word	0x003d08ff
 800258c:	431bde83 	.word	0x431bde83
 8002590:	10624dd3 	.word	0x10624dd3

08002594 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af02      	add	r7, sp, #8
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	4608      	mov	r0, r1
 800259e:	4611      	mov	r1, r2
 80025a0:	461a      	mov	r2, r3
 80025a2:	4603      	mov	r3, r0
 80025a4:	817b      	strh	r3, [r7, #10]
 80025a6:	460b      	mov	r3, r1
 80025a8:	813b      	strh	r3, [r7, #8]
 80025aa:	4613      	mov	r3, r2
 80025ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025ae:	f7ff fbed 	bl	8001d8c <HAL_GetTick>
 80025b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b20      	cmp	r3, #32
 80025be:	f040 80d9 	bne.w	8002774 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	2319      	movs	r3, #25
 80025c8:	2201      	movs	r2, #1
 80025ca:	496d      	ldr	r1, [pc, #436]	@ (8002780 <HAL_I2C_Mem_Write+0x1ec>)
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 fccd 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80025d8:	2302      	movs	r3, #2
 80025da:	e0cc      	b.n	8002776 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d101      	bne.n	80025ea <HAL_I2C_Mem_Write+0x56>
 80025e6:	2302      	movs	r3, #2
 80025e8:	e0c5      	b.n	8002776 <HAL_I2C_Mem_Write+0x1e2>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d007      	beq.n	8002610 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f042 0201 	orr.w	r2, r2, #1
 800260e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800261e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2221      	movs	r2, #33	@ 0x21
 8002624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2240      	movs	r2, #64	@ 0x40
 800262c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6a3a      	ldr	r2, [r7, #32]
 800263a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002640:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4a4d      	ldr	r2, [pc, #308]	@ (8002784 <HAL_I2C_Mem_Write+0x1f0>)
 8002650:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002652:	88f8      	ldrh	r0, [r7, #6]
 8002654:	893a      	ldrh	r2, [r7, #8]
 8002656:	8979      	ldrh	r1, [r7, #10]
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	9301      	str	r3, [sp, #4]
 800265c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	4603      	mov	r3, r0
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 fb04 	bl	8002c70 <I2C_RequestMemoryWrite>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d052      	beq.n	8002714 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e081      	b.n	8002776 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 fd92 	bl	80031a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00d      	beq.n	800269e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	2b04      	cmp	r3, #4
 8002688:	d107      	bne.n	800269a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002698:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e06b      	b.n	8002776 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a2:	781a      	ldrb	r2, [r3, #0]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	1c5a      	adds	r2, r3, #1
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b8:	3b01      	subs	r3, #1
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d11b      	bne.n	8002714 <HAL_I2C_Mem_Write+0x180>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d017      	beq.n	8002714 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270a:	b29b      	uxth	r3, r3
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1aa      	bne.n	8002672 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f000 fd85 	bl	8003230 <I2C_WaitOnBTFFlagUntilTimeout>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00d      	beq.n	8002748 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002730:	2b04      	cmp	r3, #4
 8002732:	d107      	bne.n	8002744 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002742:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e016      	b.n	8002776 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002756:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002770:	2300      	movs	r3, #0
 8002772:	e000      	b.n	8002776 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002774:	2302      	movs	r3, #2
  }
}
 8002776:	4618      	mov	r0, r3
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	00100002 	.word	0x00100002
 8002784:	ffff0000 	.word	0xffff0000

08002788 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08c      	sub	sp, #48	@ 0x30
 800278c:	af02      	add	r7, sp, #8
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	4608      	mov	r0, r1
 8002792:	4611      	mov	r1, r2
 8002794:	461a      	mov	r2, r3
 8002796:	4603      	mov	r3, r0
 8002798:	817b      	strh	r3, [r7, #10]
 800279a:	460b      	mov	r3, r1
 800279c:	813b      	strh	r3, [r7, #8]
 800279e:	4613      	mov	r3, r2
 80027a0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027a6:	f7ff faf1 	bl	8001d8c <HAL_GetTick>
 80027aa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	2b20      	cmp	r3, #32
 80027b6:	f040 8250 	bne.w	8002c5a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2319      	movs	r3, #25
 80027c0:	2201      	movs	r2, #1
 80027c2:	4982      	ldr	r1, [pc, #520]	@ (80029cc <HAL_I2C_Mem_Read+0x244>)
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 fbd1 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80027d0:	2302      	movs	r3, #2
 80027d2:	e243      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_I2C_Mem_Read+0x5a>
 80027de:	2302      	movs	r3, #2
 80027e0:	e23c      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d007      	beq.n	8002808 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0201 	orr.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002816:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2222      	movs	r2, #34	@ 0x22
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2240      	movs	r2, #64	@ 0x40
 8002824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002832:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002838:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4a62      	ldr	r2, [pc, #392]	@ (80029d0 <HAL_I2C_Mem_Read+0x248>)
 8002848:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800284a:	88f8      	ldrh	r0, [r7, #6]
 800284c:	893a      	ldrh	r2, [r7, #8]
 800284e:	8979      	ldrh	r1, [r7, #10]
 8002850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002852:	9301      	str	r3, [sp, #4]
 8002854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	4603      	mov	r3, r0
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fa9e 	bl	8002d9c <I2C_RequestMemoryRead>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e1f8      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800286e:	2b00      	cmp	r3, #0
 8002870:	d113      	bne.n	800289a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	61fb      	str	r3, [r7, #28]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	61fb      	str	r3, [r7, #28]
 8002886:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	e1cc      	b.n	8002c34 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d11e      	bne.n	80028e0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80028b2:	b672      	cpsid	i
}
 80028b4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	61bb      	str	r3, [r7, #24]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	61bb      	str	r3, [r7, #24]
 80028ca:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028da:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80028dc:	b662      	cpsie	i
}
 80028de:	e035      	b.n	800294c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d11e      	bne.n	8002926 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80028f8:	b672      	cpsid	i
}
 80028fa:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	617b      	str	r3, [r7, #20]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002920:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002922:	b662      	cpsie	i
}
 8002924:	e012      	b.n	800294c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002934:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	613b      	str	r3, [r7, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800294c:	e172      	b.n	8002c34 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002952:	2b03      	cmp	r3, #3
 8002954:	f200 811f 	bhi.w	8002b96 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295c:	2b01      	cmp	r3, #1
 800295e:	d123      	bne.n	80029a8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002962:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f000 fcab 	bl	80032c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e173      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	691a      	ldr	r2, [r3, #16]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002990:	3b01      	subs	r3, #1
 8002992:	b29a      	uxth	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299c:	b29b      	uxth	r3, r3
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029a6:	e145      	b.n	8002c34 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d152      	bne.n	8002a56 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b6:	2200      	movs	r2, #0
 80029b8:	4906      	ldr	r1, [pc, #24]	@ (80029d4 <HAL_I2C_Mem_Read+0x24c>)
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 fad6 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d008      	beq.n	80029d8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e148      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
 80029ca:	bf00      	nop
 80029cc:	00100002 	.word	0x00100002
 80029d0:	ffff0000 	.word	0xffff0000
 80029d4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80029d8:	b672      	cpsid	i
}
 80029da:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	691a      	ldr	r2, [r3, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a1e:	b662      	cpsie	i
}
 8002a20:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	691a      	ldr	r2, [r3, #16]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a54:	e0ee      	b.n	8002c34 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	4981      	ldr	r1, [pc, #516]	@ (8002c64 <HAL_I2C_Mem_Read+0x4dc>)
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 fa83 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e0f5      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a7e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a80:	b672      	cpsid	i
}
 8002a82:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002ab6:	4b6c      	ldr	r3, [pc, #432]	@ (8002c68 <HAL_I2C_Mem_Read+0x4e0>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	08db      	lsrs	r3, r3, #3
 8002abc:	4a6b      	ldr	r2, [pc, #428]	@ (8002c6c <HAL_I2C_Mem_Read+0x4e4>)
 8002abe:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac2:	0a1a      	lsrs	r2, r3, #8
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	00da      	lsls	r2, r3, #3
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d118      	bne.n	8002b0e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af6:	f043 0220 	orr.w	r2, r3, #32
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002afe:	b662      	cpsie	i
}
 8002b00:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e0a6      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d1d9      	bne.n	8002ad0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	691a      	ldr	r2, [r3, #16]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	3b01      	subs	r3, #1
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002b5e:	b662      	cpsie	i
}
 8002b60:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	691a      	ldr	r2, [r3, #16]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b94:	e04e      	b.n	8002c34 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b98:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 fb90 	bl	80032c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e058      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d124      	bne.n	8002c34 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	d107      	bne.n	8002c02 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c00:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	691a      	ldr	r2, [r3, #16]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0c:	b2d2      	uxtb	r2, r2
 8002c0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f47f ae88 	bne.w	800294e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2220      	movs	r2, #32
 8002c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	e000      	b.n	8002c5c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002c5a:	2302      	movs	r3, #2
  }
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3728      	adds	r7, #40	@ 0x28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	00010004 	.word	0x00010004
 8002c68:	20000000 	.word	0x20000000
 8002c6c:	14f8b589 	.word	0x14f8b589

08002c70 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b088      	sub	sp, #32
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	4608      	mov	r0, r1
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4603      	mov	r3, r0
 8002c80:	817b      	strh	r3, [r7, #10]
 8002c82:	460b      	mov	r3, r1
 8002c84:	813b      	strh	r3, [r7, #8]
 8002c86:	4613      	mov	r3, r2
 8002c88:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	6a3b      	ldr	r3, [r7, #32]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f960 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00d      	beq.n	8002cce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cc0:	d103      	bne.n	8002cca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e05f      	b.n	8002d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cce:	897b      	ldrh	r3, [r7, #10]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002cdc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	6a3a      	ldr	r2, [r7, #32]
 8002ce2:	492d      	ldr	r1, [pc, #180]	@ (8002d98 <I2C_RequestMemoryWrite+0x128>)
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f000 f9bb 	bl	8003060 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e04c      	b.n	8002d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	617b      	str	r3, [r7, #20]
 8002d08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d0c:	6a39      	ldr	r1, [r7, #32]
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 fa46 	bl	80031a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00d      	beq.n	8002d36 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d107      	bne.n	8002d32 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e02b      	b.n	8002d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d105      	bne.n	8002d48 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d3c:	893b      	ldrh	r3, [r7, #8]
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	611a      	str	r2, [r3, #16]
 8002d46:	e021      	b.n	8002d8c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d48:	893b      	ldrh	r3, [r7, #8]
 8002d4a:	0a1b      	lsrs	r3, r3, #8
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	b2da      	uxtb	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d58:	6a39      	ldr	r1, [r7, #32]
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 fa20 	bl	80031a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00d      	beq.n	8002d82 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d107      	bne.n	8002d7e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e005      	b.n	8002d8e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d82:	893b      	ldrh	r3, [r7, #8]
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	00010002 	.word	0x00010002

08002d9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b088      	sub	sp, #32
 8002da0:	af02      	add	r7, sp, #8
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	4608      	mov	r0, r1
 8002da6:	4611      	mov	r1, r2
 8002da8:	461a      	mov	r2, r3
 8002daa:	4603      	mov	r3, r0
 8002dac:	817b      	strh	r3, [r7, #10]
 8002dae:	460b      	mov	r3, r1
 8002db0:	813b      	strh	r3, [r7, #8]
 8002db2:	4613      	mov	r3, r2
 8002db4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002dc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002de2:	68f8      	ldr	r0, [r7, #12]
 8002de4:	f000 f8c2 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00d      	beq.n	8002e0a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002df8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dfc:	d103      	bne.n	8002e06 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e04:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e0aa      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e0a:	897b      	ldrh	r3, [r7, #10]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	461a      	mov	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e18:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1c:	6a3a      	ldr	r2, [r7, #32]
 8002e1e:	4952      	ldr	r1, [pc, #328]	@ (8002f68 <I2C_RequestMemoryRead+0x1cc>)
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f000 f91d 	bl	8003060 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e097      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e48:	6a39      	ldr	r1, [r7, #32]
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 f9a8 	bl	80031a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00d      	beq.n	8002e72 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d107      	bne.n	8002e6e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e6c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e076      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e72:	88fb      	ldrh	r3, [r7, #6]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d105      	bne.n	8002e84 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e78:	893b      	ldrh	r3, [r7, #8]
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	611a      	str	r2, [r3, #16]
 8002e82:	e021      	b.n	8002ec8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e84:	893b      	ldrh	r3, [r7, #8]
 8002e86:	0a1b      	lsrs	r3, r3, #8
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e94:	6a39      	ldr	r1, [r7, #32]
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 f982 	bl	80031a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00d      	beq.n	8002ebe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d107      	bne.n	8002eba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e050      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ebe:	893b      	ldrh	r3, [r7, #8]
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eca:	6a39      	ldr	r1, [r7, #32]
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f967 	bl	80031a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00d      	beq.n	8002ef4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	2b04      	cmp	r3, #4
 8002ede:	d107      	bne.n	8002ef0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e035      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f02:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 f82b 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00d      	beq.n	8002f38 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f2a:	d103      	bne.n	8002f34 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e013      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f38:	897b      	ldrh	r3, [r7, #10]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4a:	6a3a      	ldr	r2, [r7, #32]
 8002f4c:	4906      	ldr	r1, [pc, #24]	@ (8002f68 <I2C_RequestMemoryRead+0x1cc>)
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 f886 	bl	8003060 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e000      	b.n	8002f60 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	00010002 	.word	0x00010002

08002f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f7c:	e048      	b.n	8003010 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f84:	d044      	beq.n	8003010 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f86:	f7fe ff01 	bl	8001d8c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d302      	bcc.n	8002f9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d139      	bne.n	8003010 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	0c1b      	lsrs	r3, r3, #16
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d10d      	bne.n	8002fc2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	43da      	mvns	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	e00c      	b.n	8002fdc <I2C_WaitOnFlagUntilTimeout+0x70>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	43da      	mvns	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	bf0c      	ite	eq
 8002fd4:	2301      	moveq	r3, #1
 8002fd6:	2300      	movne	r3, #0
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	461a      	mov	r2, r3
 8002fdc:	79fb      	ldrb	r3, [r7, #7]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d116      	bne.n	8003010 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	f043 0220 	orr.w	r2, r3, #32
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e023      	b.n	8003058 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	0c1b      	lsrs	r3, r3, #16
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b01      	cmp	r3, #1
 8003018:	d10d      	bne.n	8003036 <I2C_WaitOnFlagUntilTimeout+0xca>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	43da      	mvns	r2, r3
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	4013      	ands	r3, r2
 8003026:	b29b      	uxth	r3, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	bf0c      	ite	eq
 800302c:	2301      	moveq	r3, #1
 800302e:	2300      	movne	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	461a      	mov	r2, r3
 8003034:	e00c      	b.n	8003050 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	43da      	mvns	r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	4013      	ands	r3, r2
 8003042:	b29b      	uxth	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	461a      	mov	r2, r3
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	429a      	cmp	r2, r3
 8003054:	d093      	beq.n	8002f7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800306e:	e071      	b.n	8003154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800307a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800307e:	d123      	bne.n	80030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800308e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003098:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b4:	f043 0204 	orr.w	r2, r3, #4
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e067      	b.n	8003198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030ce:	d041      	beq.n	8003154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d0:	f7fe fe5c 	bl	8001d8c <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d302      	bcc.n	80030e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d136      	bne.n	8003154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	0c1b      	lsrs	r3, r3, #16
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d10c      	bne.n	800310a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	43da      	mvns	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	4013      	ands	r3, r2
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	bf14      	ite	ne
 8003102:	2301      	movne	r3, #1
 8003104:	2300      	moveq	r3, #0
 8003106:	b2db      	uxtb	r3, r3
 8003108:	e00b      	b.n	8003122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	43da      	mvns	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	4013      	ands	r3, r2
 8003116:	b29b      	uxth	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf14      	ite	ne
 800311c:	2301      	movne	r3, #1
 800311e:	2300      	moveq	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d016      	beq.n	8003154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	f043 0220 	orr.w	r2, r3, #32
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e021      	b.n	8003198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	0c1b      	lsrs	r3, r3, #16
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b01      	cmp	r3, #1
 800315c:	d10c      	bne.n	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	43da      	mvns	r2, r3
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	4013      	ands	r3, r2
 800316a:	b29b      	uxth	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	bf14      	ite	ne
 8003170:	2301      	movne	r3, #1
 8003172:	2300      	moveq	r3, #0
 8003174:	b2db      	uxtb	r3, r3
 8003176:	e00b      	b.n	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	43da      	mvns	r2, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	4013      	ands	r3, r2
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	bf14      	ite	ne
 800318a:	2301      	movne	r3, #1
 800318c:	2300      	moveq	r3, #0
 800318e:	b2db      	uxtb	r3, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	f47f af6d 	bne.w	8003070 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031ac:	e034      	b.n	8003218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f000 f8e3 	bl	800337a <I2C_IsAcknowledgeFailed>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e034      	b.n	8003228 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c4:	d028      	beq.n	8003218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c6:	f7fe fde1 	bl	8001d8c <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d302      	bcc.n	80031dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d11d      	bne.n	8003218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031e6:	2b80      	cmp	r3, #128	@ 0x80
 80031e8:	d016      	beq.n	8003218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2220      	movs	r2, #32
 80031f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003204:	f043 0220 	orr.w	r2, r3, #32
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e007      	b.n	8003228 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003222:	2b80      	cmp	r3, #128	@ 0x80
 8003224:	d1c3      	bne.n	80031ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800323c:	e034      	b.n	80032a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f89b 	bl	800337a <I2C_IsAcknowledgeFailed>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e034      	b.n	80032b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003254:	d028      	beq.n	80032a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003256:	f7fe fd99 	bl	8001d8c <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	429a      	cmp	r2, r3
 8003264:	d302      	bcc.n	800326c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d11d      	bne.n	80032a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	2b04      	cmp	r3, #4
 8003278:	d016      	beq.n	80032a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	f043 0220 	orr.w	r2, r3, #32
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e007      	b.n	80032b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d1c3      	bne.n	800323e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032cc:	e049      	b.n	8003362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	f003 0310 	and.w	r3, r3, #16
 80032d8:	2b10      	cmp	r3, #16
 80032da:	d119      	bne.n	8003310 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f06f 0210 	mvn.w	r2, #16
 80032e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e030      	b.n	8003372 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003310:	f7fe fd3c 	bl	8001d8c <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	429a      	cmp	r2, r3
 800331e:	d302      	bcc.n	8003326 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d11d      	bne.n	8003362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003330:	2b40      	cmp	r3, #64	@ 0x40
 8003332:	d016      	beq.n	8003362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2220      	movs	r2, #32
 800333e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	f043 0220 	orr.w	r2, r3, #32
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e007      	b.n	8003372 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800336c:	2b40      	cmp	r3, #64	@ 0x40
 800336e:	d1ae      	bne.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800337a:	b480      	push	{r7}
 800337c:	b083      	sub	sp, #12
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003390:	d11b      	bne.n	80033ca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800339a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	f043 0204 	orr.w	r2, r3, #4
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bc80      	pop	{r7}
 80033d4:	4770      	bx	lr
	...

080033d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80033dc:	4b03      	ldr	r3, [pc, #12]	@ (80033ec <HAL_PWR_EnableBkUpAccess+0x14>)
 80033de:	2201      	movs	r2, #1
 80033e0:	601a      	str	r2, [r3, #0]
}
 80033e2:	bf00      	nop
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	420e0020 	.word	0x420e0020

080033f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e272      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 8087 	beq.w	800351e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003410:	4b92      	ldr	r3, [pc, #584]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f003 030c 	and.w	r3, r3, #12
 8003418:	2b04      	cmp	r3, #4
 800341a:	d00c      	beq.n	8003436 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800341c:	4b8f      	ldr	r3, [pc, #572]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b08      	cmp	r3, #8
 8003426:	d112      	bne.n	800344e <HAL_RCC_OscConfig+0x5e>
 8003428:	4b8c      	ldr	r3, [pc, #560]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003434:	d10b      	bne.n	800344e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003436:	4b89      	ldr	r3, [pc, #548]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d06c      	beq.n	800351c <HAL_RCC_OscConfig+0x12c>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d168      	bne.n	800351c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e24c      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003456:	d106      	bne.n	8003466 <HAL_RCC_OscConfig+0x76>
 8003458:	4b80      	ldr	r3, [pc, #512]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a7f      	ldr	r2, [pc, #508]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 800345e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003462:	6013      	str	r3, [r2, #0]
 8003464:	e02e      	b.n	80034c4 <HAL_RCC_OscConfig+0xd4>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10c      	bne.n	8003488 <HAL_RCC_OscConfig+0x98>
 800346e:	4b7b      	ldr	r3, [pc, #492]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a7a      	ldr	r2, [pc, #488]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	4b78      	ldr	r3, [pc, #480]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a77      	ldr	r2, [pc, #476]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003480:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	e01d      	b.n	80034c4 <HAL_RCC_OscConfig+0xd4>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003490:	d10c      	bne.n	80034ac <HAL_RCC_OscConfig+0xbc>
 8003492:	4b72      	ldr	r3, [pc, #456]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a71      	ldr	r2, [pc, #452]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	4b6f      	ldr	r3, [pc, #444]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a6e      	ldr	r2, [pc, #440]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	e00b      	b.n	80034c4 <HAL_RCC_OscConfig+0xd4>
 80034ac:	4b6b      	ldr	r3, [pc, #428]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a6a      	ldr	r2, [pc, #424]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	4b68      	ldr	r3, [pc, #416]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a67      	ldr	r2, [pc, #412]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d013      	beq.n	80034f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034cc:	f7fe fc5e 	bl	8001d8c <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d4:	f7fe fc5a 	bl	8001d8c <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b64      	cmp	r3, #100	@ 0x64
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e200      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034e6:	4b5d      	ldr	r3, [pc, #372]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0f0      	beq.n	80034d4 <HAL_RCC_OscConfig+0xe4>
 80034f2:	e014      	b.n	800351e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7fe fc4a 	bl	8001d8c <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034fc:	f7fe fc46 	bl	8001d8c <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b64      	cmp	r3, #100	@ 0x64
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e1ec      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800350e:	4b53      	ldr	r3, [pc, #332]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f0      	bne.n	80034fc <HAL_RCC_OscConfig+0x10c>
 800351a:	e000      	b.n	800351e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800351c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d063      	beq.n	80035f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800352a:	4b4c      	ldr	r3, [pc, #304]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f003 030c 	and.w	r3, r3, #12
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00b      	beq.n	800354e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003536:	4b49      	ldr	r3, [pc, #292]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f003 030c 	and.w	r3, r3, #12
 800353e:	2b08      	cmp	r3, #8
 8003540:	d11c      	bne.n	800357c <HAL_RCC_OscConfig+0x18c>
 8003542:	4b46      	ldr	r3, [pc, #280]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d116      	bne.n	800357c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800354e:	4b43      	ldr	r3, [pc, #268]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d005      	beq.n	8003566 <HAL_RCC_OscConfig+0x176>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d001      	beq.n	8003566 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e1c0      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003566:	4b3d      	ldr	r3, [pc, #244]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	4939      	ldr	r1, [pc, #228]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003576:	4313      	orrs	r3, r2
 8003578:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357a:	e03a      	b.n	80035f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d020      	beq.n	80035c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003584:	4b36      	ldr	r3, [pc, #216]	@ (8003660 <HAL_RCC_OscConfig+0x270>)
 8003586:	2201      	movs	r2, #1
 8003588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358a:	f7fe fbff 	bl	8001d8c <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003592:	f7fe fbfb 	bl	8001d8c <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e1a1      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035a4:	4b2d      	ldr	r3, [pc, #180]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0f0      	beq.n	8003592 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b0:	4b2a      	ldr	r3, [pc, #168]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	4927      	ldr	r1, [pc, #156]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	600b      	str	r3, [r1, #0]
 80035c4:	e015      	b.n	80035f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035c6:	4b26      	ldr	r3, [pc, #152]	@ (8003660 <HAL_RCC_OscConfig+0x270>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035cc:	f7fe fbde 	bl	8001d8c <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d4:	f7fe fbda 	bl	8001d8c <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e180      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035e6:	4b1d      	ldr	r3, [pc, #116]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d03a      	beq.n	8003674 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d019      	beq.n	800363a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003606:	4b17      	ldr	r3, [pc, #92]	@ (8003664 <HAL_RCC_OscConfig+0x274>)
 8003608:	2201      	movs	r2, #1
 800360a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800360c:	f7fe fbbe 	bl	8001d8c <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003614:	f7fe fbba 	bl	8001d8c <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e160      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <HAL_RCC_OscConfig+0x26c>)
 8003628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0f0      	beq.n	8003614 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003632:	2001      	movs	r0, #1
 8003634:	f000 face 	bl	8003bd4 <RCC_Delay>
 8003638:	e01c      	b.n	8003674 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800363a:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <HAL_RCC_OscConfig+0x274>)
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003640:	f7fe fba4 	bl	8001d8c <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003646:	e00f      	b.n	8003668 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003648:	f7fe fba0 	bl	8001d8c <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d908      	bls.n	8003668 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e146      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
 800365a:	bf00      	nop
 800365c:	40021000 	.word	0x40021000
 8003660:	42420000 	.word	0x42420000
 8003664:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003668:	4b92      	ldr	r3, [pc, #584]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e9      	bne.n	8003648 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	f000 80a6 	beq.w	80037ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003682:	2300      	movs	r3, #0
 8003684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003686:	4b8b      	ldr	r3, [pc, #556]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10d      	bne.n	80036ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003692:	4b88      	ldr	r3, [pc, #544]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	4a87      	ldr	r2, [pc, #540]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800369c:	61d3      	str	r3, [r2, #28]
 800369e:	4b85      	ldr	r3, [pc, #532]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a6:	60bb      	str	r3, [r7, #8]
 80036a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036aa:	2301      	movs	r3, #1
 80036ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ae:	4b82      	ldr	r3, [pc, #520]	@ (80038b8 <HAL_RCC_OscConfig+0x4c8>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d118      	bne.n	80036ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ba:	4b7f      	ldr	r3, [pc, #508]	@ (80038b8 <HAL_RCC_OscConfig+0x4c8>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a7e      	ldr	r2, [pc, #504]	@ (80038b8 <HAL_RCC_OscConfig+0x4c8>)
 80036c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036c6:	f7fe fb61 	bl	8001d8c <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ce:	f7fe fb5d 	bl	8001d8c <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b64      	cmp	r3, #100	@ 0x64
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e103      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e0:	4b75      	ldr	r3, [pc, #468]	@ (80038b8 <HAL_RCC_OscConfig+0x4c8>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0f0      	beq.n	80036ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d106      	bne.n	8003702 <HAL_RCC_OscConfig+0x312>
 80036f4:	4b6f      	ldr	r3, [pc, #444]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a6e      	ldr	r2, [pc, #440]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80036fa:	f043 0301 	orr.w	r3, r3, #1
 80036fe:	6213      	str	r3, [r2, #32]
 8003700:	e02d      	b.n	800375e <HAL_RCC_OscConfig+0x36e>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10c      	bne.n	8003724 <HAL_RCC_OscConfig+0x334>
 800370a:	4b6a      	ldr	r3, [pc, #424]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	4a69      	ldr	r2, [pc, #420]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003710:	f023 0301 	bic.w	r3, r3, #1
 8003714:	6213      	str	r3, [r2, #32]
 8003716:	4b67      	ldr	r3, [pc, #412]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	4a66      	ldr	r2, [pc, #408]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800371c:	f023 0304 	bic.w	r3, r3, #4
 8003720:	6213      	str	r3, [r2, #32]
 8003722:	e01c      	b.n	800375e <HAL_RCC_OscConfig+0x36e>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	2b05      	cmp	r3, #5
 800372a:	d10c      	bne.n	8003746 <HAL_RCC_OscConfig+0x356>
 800372c:	4b61      	ldr	r3, [pc, #388]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	4a60      	ldr	r2, [pc, #384]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003732:	f043 0304 	orr.w	r3, r3, #4
 8003736:	6213      	str	r3, [r2, #32]
 8003738:	4b5e      	ldr	r3, [pc, #376]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	4a5d      	ldr	r2, [pc, #372]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800373e:	f043 0301 	orr.w	r3, r3, #1
 8003742:	6213      	str	r3, [r2, #32]
 8003744:	e00b      	b.n	800375e <HAL_RCC_OscConfig+0x36e>
 8003746:	4b5b      	ldr	r3, [pc, #364]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a5a      	ldr	r2, [pc, #360]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	f023 0301 	bic.w	r3, r3, #1
 8003750:	6213      	str	r3, [r2, #32]
 8003752:	4b58      	ldr	r3, [pc, #352]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	4a57      	ldr	r2, [pc, #348]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	f023 0304 	bic.w	r3, r3, #4
 800375c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d015      	beq.n	8003792 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003766:	f7fe fb11 	bl	8001d8c <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800376c:	e00a      	b.n	8003784 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376e:	f7fe fb0d 	bl	8001d8c <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f241 3288 	movw	r2, #5000	@ 0x1388
 800377c:	4293      	cmp	r3, r2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e0b1      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003784:	4b4b      	ldr	r3, [pc, #300]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d0ee      	beq.n	800376e <HAL_RCC_OscConfig+0x37e>
 8003790:	e014      	b.n	80037bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003792:	f7fe fafb 	bl	8001d8c <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003798:	e00a      	b.n	80037b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800379a:	f7fe faf7 	bl	8001d8c <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e09b      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037b0:	4b40      	ldr	r3, [pc, #256]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1ee      	bne.n	800379a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d105      	bne.n	80037ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037c2:	4b3c      	ldr	r3, [pc, #240]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	4a3b      	ldr	r2, [pc, #236]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80037c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f000 8087 	beq.w	80038e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037d8:	4b36      	ldr	r3, [pc, #216]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d061      	beq.n	80038a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69db      	ldr	r3, [r3, #28]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d146      	bne.n	800387a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ec:	4b33      	ldr	r3, [pc, #204]	@ (80038bc <HAL_RCC_OscConfig+0x4cc>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f2:	f7fe facb 	bl	8001d8c <HAL_GetTick>
 80037f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037f8:	e008      	b.n	800380c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fa:	f7fe fac7 	bl	8001d8c <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e06d      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800380c:	4b29      	ldr	r3, [pc, #164]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1f0      	bne.n	80037fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003820:	d108      	bne.n	8003834 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003822:	4b24      	ldr	r3, [pc, #144]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	4921      	ldr	r1, [pc, #132]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003830:	4313      	orrs	r3, r2
 8003832:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003834:	4b1f      	ldr	r3, [pc, #124]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a19      	ldr	r1, [r3, #32]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	430b      	orrs	r3, r1
 8003846:	491b      	ldr	r1, [pc, #108]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 8003848:	4313      	orrs	r3, r2
 800384a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800384c:	4b1b      	ldr	r3, [pc, #108]	@ (80038bc <HAL_RCC_OscConfig+0x4cc>)
 800384e:	2201      	movs	r2, #1
 8003850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003852:	f7fe fa9b 	bl	8001d8c <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003858:	e008      	b.n	800386c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385a:	f7fe fa97 	bl	8001d8c <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e03d      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800386c:	4b11      	ldr	r3, [pc, #68]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d0f0      	beq.n	800385a <HAL_RCC_OscConfig+0x46a>
 8003878:	e035      	b.n	80038e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800387a:	4b10      	ldr	r3, [pc, #64]	@ (80038bc <HAL_RCC_OscConfig+0x4cc>)
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003880:	f7fe fa84 	bl	8001d8c <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003888:	f7fe fa80 	bl	8001d8c <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e026      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800389a:	4b06      	ldr	r3, [pc, #24]	@ (80038b4 <HAL_RCC_OscConfig+0x4c4>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x498>
 80038a6:	e01e      	b.n	80038e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d107      	bne.n	80038c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e019      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
 80038b4:	40021000 	.word	0x40021000
 80038b8:	40007000 	.word	0x40007000
 80038bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038c0:	4b0b      	ldr	r3, [pc, #44]	@ (80038f0 <HAL_RCC_OscConfig+0x500>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d106      	bne.n	80038e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038de:	429a      	cmp	r2, r3
 80038e0:	d001      	beq.n	80038e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40021000 	.word	0x40021000

080038f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0d0      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003908:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	429a      	cmp	r2, r3
 8003914:	d910      	bls.n	8003938 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003916:	4b67      	ldr	r3, [pc, #412]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f023 0207 	bic.w	r2, r3, #7
 800391e:	4965      	ldr	r1, [pc, #404]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	4313      	orrs	r3, r2
 8003924:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003926:	4b63      	ldr	r3, [pc, #396]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d001      	beq.n	8003938 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0b8      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d020      	beq.n	8003986 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	d005      	beq.n	800395c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003950:	4b59      	ldr	r3, [pc, #356]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	4a58      	ldr	r2, [pc, #352]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003956:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800395a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d005      	beq.n	8003974 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003968:	4b53      	ldr	r3, [pc, #332]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	4a52      	ldr	r2, [pc, #328]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 800396e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003972:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003974:	4b50      	ldr	r3, [pc, #320]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	494d      	ldr	r1, [pc, #308]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003982:	4313      	orrs	r3, r2
 8003984:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d040      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d107      	bne.n	80039aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399a:	4b47      	ldr	r3, [pc, #284]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d115      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e07f      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d107      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039b2:	4b41      	ldr	r3, [pc, #260]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d109      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e073      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e06b      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039d2:	4b39      	ldr	r3, [pc, #228]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f023 0203 	bic.w	r2, r3, #3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	4936      	ldr	r1, [pc, #216]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039e4:	f7fe f9d2 	bl	8001d8c <HAL_GetTick>
 80039e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ea:	e00a      	b.n	8003a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039ec:	f7fe f9ce 	bl	8001d8c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e053      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a02:	4b2d      	ldr	r3, [pc, #180]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f003 020c 	and.w	r2, r3, #12
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d1eb      	bne.n	80039ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a14:	4b27      	ldr	r3, [pc, #156]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d210      	bcs.n	8003a44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a22:	4b24      	ldr	r3, [pc, #144]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f023 0207 	bic.w	r2, r3, #7
 8003a2a:	4922      	ldr	r1, [pc, #136]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a32:	4b20      	ldr	r3, [pc, #128]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e032      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0304 	and.w	r3, r3, #4
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a50:	4b19      	ldr	r3, [pc, #100]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4916      	ldr	r1, [pc, #88]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d009      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a6e:	4b12      	ldr	r3, [pc, #72]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	490e      	ldr	r1, [pc, #56]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a82:	f000 f821 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8003a86:	4602      	mov	r2, r0
 8003a88:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	490a      	ldr	r1, [pc, #40]	@ (8003abc <HAL_RCC_ClockConfig+0x1c8>)
 8003a94:	5ccb      	ldrb	r3, [r1, r3]
 8003a96:	fa22 f303 	lsr.w	r3, r2, r3
 8003a9a:	4a09      	ldr	r2, [pc, #36]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1cc>)
 8003a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a9e:	4b09      	ldr	r3, [pc, #36]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1d0>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fe f930 	bl	8001d08 <HAL_InitTick>

  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40022000 	.word	0x40022000
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	08008238 	.word	0x08008238
 8003ac0:	20000000 	.word	0x20000000
 8003ac4:	20000004 	.word	0x20000004

08003ac8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b087      	sub	sp, #28
 8003acc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]
 8003ada:	2300      	movs	r3, #0
 8003adc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f003 030c 	and.w	r3, r3, #12
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d002      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0x30>
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d003      	beq.n	8003afe <HAL_RCC_GetSysClockFreq+0x36>
 8003af6:	e027      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003af8:	4b19      	ldr	r3, [pc, #100]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003afa:	613b      	str	r3, [r7, #16]
      break;
 8003afc:	e027      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	0c9b      	lsrs	r3, r3, #18
 8003b02:	f003 030f 	and.w	r3, r3, #15
 8003b06:	4a17      	ldr	r2, [pc, #92]	@ (8003b64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b08:	5cd3      	ldrb	r3, [r2, r3]
 8003b0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d010      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b16:	4b11      	ldr	r3, [pc, #68]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x94>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	0c5b      	lsrs	r3, r3, #17
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	4a11      	ldr	r2, [pc, #68]	@ (8003b68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b22:	5cd3      	ldrb	r3, [r2, r3]
 8003b24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a0d      	ldr	r2, [pc, #52]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b2a:	fb03 f202 	mul.w	r2, r3, r2
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b34:	617b      	str	r3, [r7, #20]
 8003b36:	e004      	b.n	8003b42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b3c:	fb02 f303 	mul.w	r3, r2, r3
 8003b40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	613b      	str	r3, [r7, #16]
      break;
 8003b46:	e002      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b48:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b4a:	613b      	str	r3, [r7, #16]
      break;
 8003b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b4e:	693b      	ldr	r3, [r7, #16]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	007a1200 	.word	0x007a1200
 8003b64:	08008250 	.word	0x08008250
 8003b68:	08008260 	.word	0x08008260
 8003b6c:	003d0900 	.word	0x003d0900

08003b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b74:	4b02      	ldr	r3, [pc, #8]	@ (8003b80 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b76:	681b      	ldr	r3, [r3, #0]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr
 8003b80:	20000000 	.word	0x20000000

08003b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b88:	f7ff fff2 	bl	8003b70 <HAL_RCC_GetHCLKFreq>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	0a1b      	lsrs	r3, r3, #8
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	4903      	ldr	r1, [pc, #12]	@ (8003ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b9a:	5ccb      	ldrb	r3, [r1, r3]
 8003b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	08008248 	.word	0x08008248

08003bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bb0:	f7ff ffde 	bl	8003b70 <HAL_RCC_GetHCLKFreq>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	0adb      	lsrs	r3, r3, #11
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	4903      	ldr	r1, [pc, #12]	@ (8003bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bc2:	5ccb      	ldrb	r3, [r1, r3]
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	08008248 	.word	0x08008248

08003bd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003c08 <RCC_Delay+0x34>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0a      	ldr	r2, [pc, #40]	@ (8003c0c <RCC_Delay+0x38>)
 8003be2:	fba2 2303 	umull	r2, r3, r2, r3
 8003be6:	0a5b      	lsrs	r3, r3, #9
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bf0:	bf00      	nop
  }
  while (Delay --);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	1e5a      	subs	r2, r3, #1
 8003bf6:	60fa      	str	r2, [r7, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f9      	bne.n	8003bf0 <RCC_Delay+0x1c>
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr
 8003c08:	20000000 	.word	0x20000000
 8003c0c:	10624dd3 	.word	0x10624dd3

08003c10 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	613b      	str	r3, [r7, #16]
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d07d      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c30:	4b4f      	ldr	r3, [pc, #316]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10d      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	4a4b      	ldr	r2, [pc, #300]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c46:	61d3      	str	r3, [r2, #28]
 8003c48:	4b49      	ldr	r3, [pc, #292]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c50:	60bb      	str	r3, [r7, #8]
 8003c52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c54:	2301      	movs	r3, #1
 8003c56:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c58:	4b46      	ldr	r3, [pc, #280]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d118      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c64:	4b43      	ldr	r3, [pc, #268]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a42      	ldr	r2, [pc, #264]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c70:	f7fe f88c 	bl	8001d8c <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c76:	e008      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c78:	f7fe f888 	bl	8001d8c <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b64      	cmp	r3, #100	@ 0x64
 8003c84:	d901      	bls.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e06d      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0f0      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c96:	4b36      	ldr	r3, [pc, #216]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d02e      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d027      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cbc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003cca:	4a29      	ldr	r2, [pc, #164]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d014      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cda:	f7fe f857 	bl	8001d8c <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce0:	e00a      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce2:	f7fe f853 	bl	8001d8c <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e036      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0ee      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d04:	4b1a      	ldr	r3, [pc, #104]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	4917      	ldr	r1, [pc, #92]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d16:	7dfb      	ldrb	r3, [r7, #23]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d105      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d1c:	4b14      	ldr	r3, [pc, #80]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	4a13      	ldr	r2, [pc, #76]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d34:	4b0e      	ldr	r3, [pc, #56]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	490b      	ldr	r1, [pc, #44]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0310 	and.w	r3, r3, #16
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d008      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d52:	4b07      	ldr	r3, [pc, #28]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	4904      	ldr	r1, [pc, #16]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40021000 	.word	0x40021000
 8003d74:	40007000 	.word	0x40007000
 8003d78:	42420440 	.word	0x42420440

08003d7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b088      	sub	sp, #32
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61fb      	str	r3, [r7, #28]
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	2300      	movs	r3, #0
 8003d96:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b10      	cmp	r3, #16
 8003d9c:	d00a      	beq.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2b10      	cmp	r3, #16
 8003da2:	f200 808a 	bhi.w	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d045      	beq.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d075      	beq.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003db2:	e082      	b.n	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003db4:	4b46      	ldr	r3, [pc, #280]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003dba:	4b45      	ldr	r3, [pc, #276]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d07b      	beq.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	0c9b      	lsrs	r3, r3, #18
 8003dca:	f003 030f 	and.w	r3, r3, #15
 8003dce:	4a41      	ldr	r2, [pc, #260]	@ (8003ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003dd0:	5cd3      	ldrb	r3, [r2, r3]
 8003dd2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d015      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dde:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	0c5b      	lsrs	r3, r3, #17
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003dea:	5cd3      	ldrb	r3, [r2, r3]
 8003dec:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00d      	beq.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003df8:	4a38      	ldr	r2, [pc, #224]	@ (8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	fb02 f303 	mul.w	r3, r2, r3
 8003e06:	61fb      	str	r3, [r7, #28]
 8003e08:	e004      	b.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	4a34      	ldr	r2, [pc, #208]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003e0e:	fb02 f303 	mul.w	r3, r2, r3
 8003e12:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003e14:	4b2e      	ldr	r3, [pc, #184]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e20:	d102      	bne.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	61bb      	str	r3, [r7, #24]
      break;
 8003e26:	e04a      	b.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	4a2d      	ldr	r2, [pc, #180]	@ (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e32:	085b      	lsrs	r3, r3, #1
 8003e34:	61bb      	str	r3, [r7, #24]
      break;
 8003e36:	e042      	b.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003e38:	4b25      	ldr	r3, [pc, #148]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e48:	d108      	bne.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003e54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	e01f      	b.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e66:	d109      	bne.n	8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003e68:	4b19      	ldr	r3, [pc, #100]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003e74:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003e78:	61bb      	str	r3, [r7, #24]
 8003e7a:	e00f      	b.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e86:	d11c      	bne.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003e88:	4b11      	ldr	r3, [pc, #68]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d016      	beq.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003e94:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003e98:	61bb      	str	r3, [r7, #24]
      break;
 8003e9a:	e012      	b.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003e9c:	e011      	b.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003e9e:	f7ff fe85 	bl	8003bac <HAL_RCC_GetPCLK2Freq>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	0b9b      	lsrs	r3, r3, #14
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb6:	61bb      	str	r3, [r7, #24]
      break;
 8003eb8:	e004      	b.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003eba:	bf00      	nop
 8003ebc:	e002      	b.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003ebe:	bf00      	nop
 8003ec0:	e000      	b.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003ec2:	bf00      	nop
    }
  }
  return (frequency);
 8003ec4:	69bb      	ldr	r3, [r7, #24]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3720      	adds	r7, #32
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	08008264 	.word	0x08008264
 8003ed8:	08008274 	.word	0x08008274
 8003edc:	007a1200 	.word	0x007a1200
 8003ee0:	003d0900 	.word	0x003d0900
 8003ee4:	aaaaaaab 	.word	0xaaaaaaab

08003ee8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e07a      	b.n	8003ff4 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	7c5b      	ldrb	r3, [r3, #17]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d105      	bne.n	8003f14 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7fd fbf4 	bl	80016fc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f870 	bl	8004000 <HAL_RTC_WaitForSynchro>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d004      	beq.n	8003f30 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2204      	movs	r2, #4
 8003f2a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e061      	b.n	8003ff4 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 f892 	bl	800405a <RTC_EnterInitMode>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d004      	beq.n	8003f46 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2204      	movs	r2, #4
 8003f40:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e056      	b.n	8003ff4 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0207 	bic.w	r2, r2, #7
 8003f54:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d005      	beq.n	8003f6a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003f5e:	4b27      	ldr	r3, [pc, #156]	@ (8003ffc <HAL_RTC_Init+0x114>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f62:	4a26      	ldr	r2, [pc, #152]	@ (8003ffc <HAL_RTC_Init+0x114>)
 8003f64:	f023 0301 	bic.w	r3, r3, #1
 8003f68:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003f6a:	4b24      	ldr	r3, [pc, #144]	@ (8003ffc <HAL_RTC_Init+0x114>)
 8003f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	4921      	ldr	r1, [pc, #132]	@ (8003ffc <HAL_RTC_Init+0x114>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f84:	d003      	beq.n	8003f8e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	e00e      	b.n	8003fac <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003f8e:	2001      	movs	r0, #1
 8003f90:	f7ff fef4 	bl	8003d7c <HAL_RCCEx_GetPeriphCLKFreq>
 8003f94:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d104      	bne.n	8003fa6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e026      	b.n	8003ff4 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	0c1a      	lsrs	r2, r3, #16
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f002 020f 	and.w	r2, r2, #15
 8003fb8:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	b292      	uxth	r2, r2
 8003fc2:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f870 	bl	80040aa <RTC_ExitInitMode>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d004      	beq.n	8003fda <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e00c      	b.n	8003ff4 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
  }
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40006c00 	.word	0x40006c00

08004000 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e01d      	b.n	8004052 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0208 	bic.w	r2, r2, #8
 8004024:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004026:	f7fd feb1 	bl	8001d8c <HAL_GetTick>
 800402a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800402c:	e009      	b.n	8004042 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800402e:	f7fd fead 	bl	8001d8c <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800403c:	d901      	bls.n	8004042 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e007      	b.n	8004052 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d0ee      	beq.n	800402e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b084      	sub	sp, #16
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004066:	f7fd fe91 	bl	8001d8c <HAL_GetTick>
 800406a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800406c:	e009      	b.n	8004082 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800406e:	f7fd fe8d 	bl	8001d8c <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800407c:	d901      	bls.n	8004082 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e00f      	b.n	80040a2 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f003 0320 	and.w	r3, r3, #32
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ee      	beq.n	800406e <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0210 	orr.w	r2, r2, #16
 800409e:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0210 	bic.w	r2, r2, #16
 80040c4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80040c6:	f7fd fe61 	bl	8001d8c <HAL_GetTick>
 80040ca:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040cc:	e009      	b.n	80040e2 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80040ce:	f7fd fe5d 	bl	8001d8c <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040dc:	d901      	bls.n	80040e2 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e007      	b.n	80040f2 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0ee      	beq.n	80040ce <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b082      	sub	sp, #8
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e041      	b.n	8004190 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d106      	bne.n	8004126 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7fd fccf 	bl	8001ac4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2202      	movs	r2, #2
 800412a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	3304      	adds	r3, #4
 8004136:	4619      	mov	r1, r3
 8004138:	4610      	mov	r0, r2
 800413a:	f000 fc1f 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d001      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e03a      	b.n	8004226 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0201 	orr.w	r2, r2, #1
 80041c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a18      	ldr	r2, [pc, #96]	@ (8004230 <HAL_TIM_Base_Start_IT+0x98>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00e      	beq.n	80041f0 <HAL_TIM_Base_Start_IT+0x58>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041da:	d009      	beq.n	80041f0 <HAL_TIM_Base_Start_IT+0x58>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a14      	ldr	r2, [pc, #80]	@ (8004234 <HAL_TIM_Base_Start_IT+0x9c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d004      	beq.n	80041f0 <HAL_TIM_Base_Start_IT+0x58>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a13      	ldr	r2, [pc, #76]	@ (8004238 <HAL_TIM_Base_Start_IT+0xa0>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d111      	bne.n	8004214 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b06      	cmp	r3, #6
 8004200:	d010      	beq.n	8004224 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f042 0201 	orr.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004212:	e007      	b.n	8004224 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0201 	orr.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr
 8004230:	40012c00 	.word	0x40012c00
 8004234:	40000400 	.word	0x40000400
 8004238:	40000800 	.word	0x40000800

0800423c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e041      	b.n	80042d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d106      	bne.n	8004268 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 f839 	bl	80042da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3304      	adds	r3, #4
 8004278:	4619      	mov	r1, r3
 800427a:	4610      	mov	r0, r2
 800427c:	f000 fb7e 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042da:	b480      	push	{r7}
 80042dc:	b083      	sub	sp, #12
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr

080042ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d109      	bne.n	8004310 <HAL_TIM_PWM_Start+0x24>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b01      	cmp	r3, #1
 8004306:	bf14      	ite	ne
 8004308:	2301      	movne	r3, #1
 800430a:	2300      	moveq	r3, #0
 800430c:	b2db      	uxtb	r3, r3
 800430e:	e022      	b.n	8004356 <HAL_TIM_PWM_Start+0x6a>
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	2b04      	cmp	r3, #4
 8004314:	d109      	bne.n	800432a <HAL_TIM_PWM_Start+0x3e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b01      	cmp	r3, #1
 8004320:	bf14      	ite	ne
 8004322:	2301      	movne	r3, #1
 8004324:	2300      	moveq	r3, #0
 8004326:	b2db      	uxtb	r3, r3
 8004328:	e015      	b.n	8004356 <HAL_TIM_PWM_Start+0x6a>
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	2b08      	cmp	r3, #8
 800432e:	d109      	bne.n	8004344 <HAL_TIM_PWM_Start+0x58>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004336:	b2db      	uxtb	r3, r3
 8004338:	2b01      	cmp	r3, #1
 800433a:	bf14      	ite	ne
 800433c:	2301      	movne	r3, #1
 800433e:	2300      	moveq	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	e008      	b.n	8004356 <HAL_TIM_PWM_Start+0x6a>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b01      	cmp	r3, #1
 800434e:	bf14      	ite	ne
 8004350:	2301      	movne	r3, #1
 8004352:	2300      	moveq	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e05e      	b.n	800441c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d104      	bne.n	800436e <HAL_TIM_PWM_Start+0x82>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800436c:	e013      	b.n	8004396 <HAL_TIM_PWM_Start+0xaa>
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2b04      	cmp	r3, #4
 8004372:	d104      	bne.n	800437e <HAL_TIM_PWM_Start+0x92>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800437c:	e00b      	b.n	8004396 <HAL_TIM_PWM_Start+0xaa>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b08      	cmp	r3, #8
 8004382:	d104      	bne.n	800438e <HAL_TIM_PWM_Start+0xa2>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800438c:	e003      	b.n	8004396 <HAL_TIM_PWM_Start+0xaa>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2202      	movs	r2, #2
 8004392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2201      	movs	r2, #1
 800439c:	6839      	ldr	r1, [r7, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 fd78 	bl	8004e94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004424 <HAL_TIM_PWM_Start+0x138>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d107      	bne.n	80043be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a18      	ldr	r2, [pc, #96]	@ (8004424 <HAL_TIM_PWM_Start+0x138>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d00e      	beq.n	80043e6 <HAL_TIM_PWM_Start+0xfa>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d0:	d009      	beq.n	80043e6 <HAL_TIM_PWM_Start+0xfa>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a14      	ldr	r2, [pc, #80]	@ (8004428 <HAL_TIM_PWM_Start+0x13c>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d004      	beq.n	80043e6 <HAL_TIM_PWM_Start+0xfa>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a12      	ldr	r2, [pc, #72]	@ (800442c <HAL_TIM_PWM_Start+0x140>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d111      	bne.n	800440a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2b06      	cmp	r3, #6
 80043f6:	d010      	beq.n	800441a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0201 	orr.w	r2, r2, #1
 8004406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004408:	e007      	b.n	800441a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0201 	orr.w	r2, r2, #1
 8004418:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800

08004430 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d020      	beq.n	8004494 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01b      	beq.n	8004494 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f06f 0202 	mvn.w	r2, #2
 8004464:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 fa63 	bl	8004946 <HAL_TIM_IC_CaptureCallback>
 8004480:	e005      	b.n	800448e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fa56 	bl	8004934 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 fa65 	bl	8004958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	d020      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0204 	mvn.w	r2, #4
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fa3d 	bl	8004946 <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 fa30 	bl	8004934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 fa3f 	bl	8004958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d020      	beq.n	800452c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0308 	and.w	r3, r3, #8
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01b      	beq.n	800452c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0208 	mvn.w	r2, #8
 80044fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2204      	movs	r2, #4
 8004502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fa17 	bl	8004946 <HAL_TIM_IC_CaptureCallback>
 8004518:	e005      	b.n	8004526 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 fa0a 	bl	8004934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 fa19 	bl	8004958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0310 	and.w	r3, r3, #16
 8004532:	2b00      	cmp	r3, #0
 8004534:	d020      	beq.n	8004578 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0310 	and.w	r3, r3, #16
 800453c:	2b00      	cmp	r3, #0
 800453e:	d01b      	beq.n	8004578 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0210 	mvn.w	r2, #16
 8004548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2208      	movs	r2, #8
 800454e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f9f1 	bl	8004946 <HAL_TIM_IC_CaptureCallback>
 8004564:	e005      	b.n	8004572 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 f9e4 	bl	8004934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f9f3 	bl	8004958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00c      	beq.n	800459c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b00      	cmp	r3, #0
 800458a:	d007      	beq.n	800459c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0201 	mvn.w	r2, #1
 8004594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f9c3 	bl	8004922 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00c      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d007      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 fcf5 	bl	8004faa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00c      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f9c3 	bl	800496a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	f003 0320 	and.w	r3, r3, #32
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00c      	beq.n	8004608 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f003 0320 	and.w	r3, r3, #32
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d007      	beq.n	8004608 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f06f 0220 	mvn.w	r2, #32
 8004600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fcc8 	bl	8004f98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800461c:	2300      	movs	r3, #0
 800461e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800462a:	2302      	movs	r3, #2
 800462c:	e0ae      	b.n	800478c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b0c      	cmp	r3, #12
 800463a:	f200 809f 	bhi.w	800477c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800463e:	a201      	add	r2, pc, #4	@ (adr r2, 8004644 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004644:	08004679 	.word	0x08004679
 8004648:	0800477d 	.word	0x0800477d
 800464c:	0800477d 	.word	0x0800477d
 8004650:	0800477d 	.word	0x0800477d
 8004654:	080046b9 	.word	0x080046b9
 8004658:	0800477d 	.word	0x0800477d
 800465c:	0800477d 	.word	0x0800477d
 8004660:	0800477d 	.word	0x0800477d
 8004664:	080046fb 	.word	0x080046fb
 8004668:	0800477d 	.word	0x0800477d
 800466c:	0800477d 	.word	0x0800477d
 8004670:	0800477d 	.word	0x0800477d
 8004674:	0800473b 	.word	0x0800473b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68b9      	ldr	r1, [r7, #8]
 800467e:	4618      	mov	r0, r3
 8004680:	f000 f9ea 	bl	8004a58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0208 	orr.w	r2, r2, #8
 8004692:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0204 	bic.w	r2, r2, #4
 80046a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6999      	ldr	r1, [r3, #24]
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	619a      	str	r2, [r3, #24]
      break;
 80046b6:	e064      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68b9      	ldr	r1, [r7, #8]
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fa30 	bl	8004b24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699a      	ldr	r2, [r3, #24]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699a      	ldr	r2, [r3, #24]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6999      	ldr	r1, [r3, #24]
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	021a      	lsls	r2, r3, #8
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	430a      	orrs	r2, r1
 80046f6:	619a      	str	r2, [r3, #24]
      break;
 80046f8:	e043      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68b9      	ldr	r1, [r7, #8]
 8004700:	4618      	mov	r0, r3
 8004702:	f000 fa79 	bl	8004bf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	69da      	ldr	r2, [r3, #28]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f042 0208 	orr.w	r2, r2, #8
 8004714:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69da      	ldr	r2, [r3, #28]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 0204 	bic.w	r2, r2, #4
 8004724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	69d9      	ldr	r1, [r3, #28]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	691a      	ldr	r2, [r3, #16]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	61da      	str	r2, [r3, #28]
      break;
 8004738:	e023      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 fac3 	bl	8004ccc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69da      	ldr	r2, [r3, #28]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	69da      	ldr	r2, [r3, #28]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	69d9      	ldr	r1, [r3, #28]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	021a      	lsls	r2, r3, #8
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	430a      	orrs	r2, r1
 8004778:	61da      	str	r2, [r3, #28]
      break;
 800477a:	e002      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	75fb      	strb	r3, [r7, #23]
      break;
 8004780:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800478a:	7dfb      	ldrb	r3, [r7, #23]
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_TIM_ConfigClockSource+0x1c>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e0b4      	b.n	800491a <HAL_TIM_ConfigClockSource+0x186>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e8:	d03e      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0xd4>
 80047ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ee:	f200 8087 	bhi.w	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 80047f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f6:	f000 8086 	beq.w	8004906 <HAL_TIM_ConfigClockSource+0x172>
 80047fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047fe:	d87f      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b70      	cmp	r3, #112	@ 0x70
 8004802:	d01a      	beq.n	800483a <HAL_TIM_ConfigClockSource+0xa6>
 8004804:	2b70      	cmp	r3, #112	@ 0x70
 8004806:	d87b      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b60      	cmp	r3, #96	@ 0x60
 800480a:	d050      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x11a>
 800480c:	2b60      	cmp	r3, #96	@ 0x60
 800480e:	d877      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004810:	2b50      	cmp	r3, #80	@ 0x50
 8004812:	d03c      	beq.n	800488e <HAL_TIM_ConfigClockSource+0xfa>
 8004814:	2b50      	cmp	r3, #80	@ 0x50
 8004816:	d873      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004818:	2b40      	cmp	r3, #64	@ 0x40
 800481a:	d058      	beq.n	80048ce <HAL_TIM_ConfigClockSource+0x13a>
 800481c:	2b40      	cmp	r3, #64	@ 0x40
 800481e:	d86f      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004820:	2b30      	cmp	r3, #48	@ 0x30
 8004822:	d064      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 8004824:	2b30      	cmp	r3, #48	@ 0x30
 8004826:	d86b      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004828:	2b20      	cmp	r3, #32
 800482a:	d060      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 800482c:	2b20      	cmp	r3, #32
 800482e:	d867      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004830:	2b00      	cmp	r3, #0
 8004832:	d05c      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 8004834:	2b10      	cmp	r3, #16
 8004836:	d05a      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 8004838:	e062      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800484a:	f000 fb04 	bl	8004e56 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800485c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	609a      	str	r2, [r3, #8]
      break;
 8004866:	e04f      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004878:	f000 faed 	bl	8004e56 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689a      	ldr	r2, [r3, #8]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800488a:	609a      	str	r2, [r3, #8]
      break;
 800488c:	e03c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800489a:	461a      	mov	r2, r3
 800489c:	f000 fa64 	bl	8004d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2150      	movs	r1, #80	@ 0x50
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 fabb 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 80048ac:	e02c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ba:	461a      	mov	r2, r3
 80048bc:	f000 fa82 	bl	8004dc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2160      	movs	r1, #96	@ 0x60
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 faab 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 80048cc:	e01c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048da:	461a      	mov	r2, r3
 80048dc:	f000 fa44 	bl	8004d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2140      	movs	r1, #64	@ 0x40
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fa9b 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 80048ec:	e00c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4619      	mov	r1, r3
 80048f8:	4610      	mov	r0, r2
 80048fa:	f000 fa92 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 80048fe:	e003      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	73fb      	strb	r3, [r7, #15]
      break;
 8004904:	e000      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004906:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004918:	7bfb      	ldrb	r3, [r7, #15]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr

08004934 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr

08004946 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004946:	b480      	push	{r7}
 8004948:	b083      	sub	sp, #12
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800494e:	bf00      	nop
 8004950:	370c      	adds	r7, #12
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr

08004958 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	bc80      	pop	{r7}
 8004968:	4770      	bx	lr

0800496a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800496a:	b480      	push	{r7}
 800496c:	b083      	sub	sp, #12
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004972:	bf00      	nop
 8004974:	370c      	adds	r7, #12
 8004976:	46bd      	mov	sp, r7
 8004978:	bc80      	pop	{r7}
 800497a:	4770      	bx	lr

0800497c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a2f      	ldr	r2, [pc, #188]	@ (8004a4c <TIM_Base_SetConfig+0xd0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00b      	beq.n	80049ac <TIM_Base_SetConfig+0x30>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800499a:	d007      	beq.n	80049ac <TIM_Base_SetConfig+0x30>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a2c      	ldr	r2, [pc, #176]	@ (8004a50 <TIM_Base_SetConfig+0xd4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d003      	beq.n	80049ac <TIM_Base_SetConfig+0x30>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004a54 <TIM_Base_SetConfig+0xd8>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d108      	bne.n	80049be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a22      	ldr	r2, [pc, #136]	@ (8004a4c <TIM_Base_SetConfig+0xd0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00b      	beq.n	80049de <TIM_Base_SetConfig+0x62>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049cc:	d007      	beq.n	80049de <TIM_Base_SetConfig+0x62>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004a50 <TIM_Base_SetConfig+0xd4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d003      	beq.n	80049de <TIM_Base_SetConfig+0x62>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004a54 <TIM_Base_SetConfig+0xd8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d108      	bne.n	80049f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a0d      	ldr	r2, [pc, #52]	@ (8004a4c <TIM_Base_SetConfig+0xd0>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d103      	bne.n	8004a24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	691a      	ldr	r2, [r3, #16]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f023 0201 	bic.w	r2, r3, #1
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	611a      	str	r2, [r3, #16]
  }
}
 8004a42:	bf00      	nop
 8004a44:	3714      	adds	r7, #20
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bc80      	pop	{r7}
 8004a4a:	4770      	bx	lr
 8004a4c:	40012c00 	.word	0x40012c00
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40000800 	.word	0x40000800

08004a58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b087      	sub	sp, #28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	f023 0201 	bic.w	r2, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 0303 	bic.w	r3, r3, #3
 8004a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f023 0302 	bic.w	r3, r3, #2
 8004aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a1c      	ldr	r2, [pc, #112]	@ (8004b20 <TIM_OC1_SetConfig+0xc8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d10c      	bne.n	8004ace <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f023 0308 	bic.w	r3, r3, #8
 8004aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f023 0304 	bic.w	r3, r3, #4
 8004acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a13      	ldr	r2, [pc, #76]	@ (8004b20 <TIM_OC1_SetConfig+0xc8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d111      	bne.n	8004afa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	621a      	str	r2, [r3, #32]
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40012c00 	.word	0x40012c00

08004b24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f023 0210 	bic.w	r2, r3, #16
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f023 0320 	bic.w	r3, r3, #32
 8004b6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf4 <TIM_OC2_SetConfig+0xd0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d10d      	bne.n	8004ba0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a14      	ldr	r2, [pc, #80]	@ (8004bf4 <TIM_OC2_SetConfig+0xd0>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d113      	bne.n	8004bd0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	621a      	str	r2, [r3, #32]
}
 8004bea:	bf00      	nop
 8004bec:	371c      	adds	r7, #28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr
 8004bf4:	40012c00 	.word	0x40012c00

08004bf8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0303 	bic.w	r3, r3, #3
 8004c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	021b      	lsls	r3, r3, #8
 8004c48:	697a      	ldr	r2, [r7, #20]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a1d      	ldr	r2, [pc, #116]	@ (8004cc8 <TIM_OC3_SetConfig+0xd0>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d10d      	bne.n	8004c72 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	021b      	lsls	r3, r3, #8
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a14      	ldr	r2, [pc, #80]	@ (8004cc8 <TIM_OC3_SetConfig+0xd0>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d113      	bne.n	8004ca2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	011b      	lsls	r3, r3, #4
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	011b      	lsls	r3, r3, #4
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	621a      	str	r2, [r3, #32]
}
 8004cbc:	bf00      	nop
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bc80      	pop	{r7}
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40012c00 	.word	0x40012c00

08004ccc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	021b      	lsls	r3, r3, #8
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	031b      	lsls	r3, r3, #12
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a0f      	ldr	r2, [pc, #60]	@ (8004d64 <TIM_OC4_SetConfig+0x98>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d109      	bne.n	8004d40 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	019b      	lsls	r3, r3, #6
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	621a      	str	r2, [r3, #32]
}
 8004d5a:	bf00      	nop
 8004d5c:	371c      	adds	r7, #28
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr
 8004d64:	40012c00 	.word	0x40012c00

08004d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b087      	sub	sp, #28
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f023 0201 	bic.w	r2, r3, #1
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f023 030a 	bic.w	r3, r3, #10
 8004da4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	621a      	str	r2, [r3, #32]
}
 8004dba:	bf00      	nop
 8004dbc:	371c      	adds	r7, #28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f023 0210 	bic.w	r2, r3, #16
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	031b      	lsls	r3, r3, #12
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e00:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	011b      	lsls	r3, r3, #4
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	621a      	str	r2, [r3, #32]
}
 8004e18:	bf00      	nop
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bc80      	pop	{r7}
 8004e20:	4770      	bx	lr

08004e22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b085      	sub	sp, #20
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
 8004e2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f043 0307 	orr.w	r3, r3, #7
 8004e44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	609a      	str	r2, [r3, #8]
}
 8004e4c:	bf00      	nop
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr

08004e56 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b087      	sub	sp, #28
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	60b9      	str	r1, [r7, #8]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e70:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	021a      	lsls	r2, r3, #8
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	609a      	str	r2, [r3, #8]
}
 8004e8a:	bf00      	nop
 8004e8c:	371c      	adds	r7, #28
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr

08004e94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 031f 	and.w	r3, r3, #31
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a1a      	ldr	r2, [r3, #32]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	401a      	ands	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6a1a      	ldr	r2, [r3, #32]
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f003 031f 	and.w	r3, r3, #31
 8004ec6:	6879      	ldr	r1, [r7, #4]
 8004ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ecc:	431a      	orrs	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	621a      	str	r2, [r3, #32]
}
 8004ed2:	bf00      	nop
 8004ed4:	371c      	adds	r7, #28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bc80      	pop	{r7}
 8004eda:	4770      	bx	lr

08004edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d101      	bne.n	8004ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	e046      	b.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a16      	ldr	r2, [pc, #88]	@ (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d00e      	beq.n	8004f56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f40:	d009      	beq.n	8004f56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d004      	beq.n	8004f56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a10      	ldr	r2, [pc, #64]	@ (8004f94 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d10c      	bne.n	8004f70 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr
 8004f8c:	40012c00 	.word	0x40012c00
 8004f90:	40000400 	.word	0x40000400
 8004f94:	40000800 	.word	0x40000800

08004f98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr

08004faa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr

08004fbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e042      	b.n	8005054 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d106      	bne.n	8004fe8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7fc fe0a 	bl	8001bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2224      	movs	r2, #36	@ 0x24
 8004fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ffe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 f971 	bl	80052e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	691a      	ldr	r2, [r3, #16]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005014:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695a      	ldr	r2, [r3, #20]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68da      	ldr	r2, [r3, #12]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2220      	movs	r2, #32
 8005040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2220      	movs	r2, #32
 8005048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08a      	sub	sp, #40	@ 0x28
 8005060:	af02      	add	r7, sp, #8
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	603b      	str	r3, [r7, #0]
 8005068:	4613      	mov	r3, r2
 800506a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b20      	cmp	r3, #32
 800507a:	d175      	bne.n	8005168 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d002      	beq.n	8005088 <HAL_UART_Transmit+0x2c>
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e06e      	b.n	800516a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2221      	movs	r2, #33	@ 0x21
 8005096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800509a:	f7fc fe77 	bl	8001d8c <HAL_GetTick>
 800509e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	88fa      	ldrh	r2, [r7, #6]
 80050a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	88fa      	ldrh	r2, [r7, #6]
 80050aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b4:	d108      	bne.n	80050c8 <HAL_UART_Transmit+0x6c>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d104      	bne.n	80050c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	e003      	b.n	80050d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050d0:	e02e      	b.n	8005130 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2200      	movs	r2, #0
 80050da:	2180      	movs	r1, #128	@ 0x80
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 f848 	bl	8005172 <UART_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d005      	beq.n	80050f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e03a      	b.n	800516a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10b      	bne.n	8005112 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005108:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	3302      	adds	r3, #2
 800510e:	61bb      	str	r3, [r7, #24]
 8005110:	e007      	b.n	8005122 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	781a      	ldrb	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	3301      	adds	r3, #1
 8005120:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005134:	b29b      	uxth	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1cb      	bne.n	80050d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2200      	movs	r2, #0
 8005142:	2140      	movs	r1, #64	@ 0x40
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 f814 	bl	8005172 <UART_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d005      	beq.n	800515c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e006      	b.n	800516a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	e000      	b.n	800516a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005168:	2302      	movs	r3, #2
  }
}
 800516a:	4618      	mov	r0, r3
 800516c:	3720      	adds	r7, #32
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b086      	sub	sp, #24
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	60b9      	str	r1, [r7, #8]
 800517c:	603b      	str	r3, [r7, #0]
 800517e:	4613      	mov	r3, r2
 8005180:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005182:	e03b      	b.n	80051fc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005184:	6a3b      	ldr	r3, [r7, #32]
 8005186:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800518a:	d037      	beq.n	80051fc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800518c:	f7fc fdfe 	bl	8001d8c <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	6a3a      	ldr	r2, [r7, #32]
 8005198:	429a      	cmp	r2, r3
 800519a:	d302      	bcc.n	80051a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e03a      	b.n	800521c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0304 	and.w	r3, r3, #4
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d023      	beq.n	80051fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b80      	cmp	r3, #128	@ 0x80
 80051b8:	d020      	beq.n	80051fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	2b40      	cmp	r3, #64	@ 0x40
 80051be:	d01d      	beq.n	80051fc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d116      	bne.n	80051fc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80051ce:	2300      	movs	r3, #0
 80051d0:	617b      	str	r3, [r7, #20]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	617b      	str	r3, [r7, #20]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	617b      	str	r3, [r7, #20]
 80051e2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 f81d 	bl	8005224 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2208      	movs	r2, #8
 80051ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e00f      	b.n	800521c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	4013      	ands	r3, r2
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	429a      	cmp	r2, r3
 800520a:	bf0c      	ite	eq
 800520c:	2301      	moveq	r3, #1
 800520e:	2300      	movne	r3, #0
 8005210:	b2db      	uxtb	r3, r3
 8005212:	461a      	mov	r2, r3
 8005214:	79fb      	ldrb	r3, [r7, #7]
 8005216:	429a      	cmp	r2, r3
 8005218:	d0b4      	beq.n	8005184 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3718      	adds	r7, #24
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005224:	b480      	push	{r7}
 8005226:	b095      	sub	sp, #84	@ 0x54
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	330c      	adds	r3, #12
 8005232:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005236:	e853 3f00 	ldrex	r3, [r3]
 800523a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800523c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005242:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	330c      	adds	r3, #12
 800524a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800524c:	643a      	str	r2, [r7, #64]	@ 0x40
 800524e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005250:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005252:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005254:	e841 2300 	strex	r3, r2, [r1]
 8005258:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800525a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1e5      	bne.n	800522c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3314      	adds	r3, #20
 8005266:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	e853 3f00 	ldrex	r3, [r3]
 800526e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	f023 0301 	bic.w	r3, r3, #1
 8005276:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	3314      	adds	r3, #20
 800527e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005280:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005284:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005288:	e841 2300 	strex	r3, r2, [r1]
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1e5      	bne.n	8005260 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005298:	2b01      	cmp	r3, #1
 800529a:	d119      	bne.n	80052d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	330c      	adds	r3, #12
 80052a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	e853 3f00 	ldrex	r3, [r3]
 80052aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f023 0310 	bic.w	r3, r3, #16
 80052b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052bc:	61ba      	str	r2, [r7, #24]
 80052be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c0:	6979      	ldr	r1, [r7, #20]
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	e841 2300 	strex	r3, r2, [r1]
 80052c8:	613b      	str	r3, [r7, #16]
   return(result);
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1e5      	bne.n	800529c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052de:	bf00      	nop
 80052e0:	3754      	adds	r7, #84	@ 0x54
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bc80      	pop	{r7}
 80052e6:	4770      	bx	lr

080052e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	430a      	orrs	r2, r1
 8005304:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005322:	f023 030c 	bic.w	r3, r3, #12
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	6812      	ldr	r2, [r2, #0]
 800532a:	68b9      	ldr	r1, [r7, #8]
 800532c:	430b      	orrs	r3, r1
 800532e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699a      	ldr	r2, [r3, #24]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a2c      	ldr	r2, [pc, #176]	@ (80053fc <UART_SetConfig+0x114>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d103      	bne.n	8005358 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005350:	f7fe fc2c 	bl	8003bac <HAL_RCC_GetPCLK2Freq>
 8005354:	60f8      	str	r0, [r7, #12]
 8005356:	e002      	b.n	800535e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005358:	f7fe fc14 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 800535c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	4613      	mov	r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	4413      	add	r3, r2
 8005366:	009a      	lsls	r2, r3, #2
 8005368:	441a      	add	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	fbb2 f3f3 	udiv	r3, r2, r3
 8005374:	4a22      	ldr	r2, [pc, #136]	@ (8005400 <UART_SetConfig+0x118>)
 8005376:	fba2 2303 	umull	r2, r3, r2, r3
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	0119      	lsls	r1, r3, #4
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4613      	mov	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	009a      	lsls	r2, r3, #2
 8005388:	441a      	add	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	fbb2 f2f3 	udiv	r2, r2, r3
 8005394:	4b1a      	ldr	r3, [pc, #104]	@ (8005400 <UART_SetConfig+0x118>)
 8005396:	fba3 0302 	umull	r0, r3, r3, r2
 800539a:	095b      	lsrs	r3, r3, #5
 800539c:	2064      	movs	r0, #100	@ 0x64
 800539e:	fb00 f303 	mul.w	r3, r0, r3
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	3332      	adds	r3, #50	@ 0x32
 80053a8:	4a15      	ldr	r2, [pc, #84]	@ (8005400 <UART_SetConfig+0x118>)
 80053aa:	fba2 2303 	umull	r2, r3, r2, r3
 80053ae:	095b      	lsrs	r3, r3, #5
 80053b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053b4:	4419      	add	r1, r3
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009a      	lsls	r2, r3, #2
 80053c0:	441a      	add	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005400 <UART_SetConfig+0x118>)
 80053ce:	fba3 0302 	umull	r0, r3, r3, r2
 80053d2:	095b      	lsrs	r3, r3, #5
 80053d4:	2064      	movs	r0, #100	@ 0x64
 80053d6:	fb00 f303 	mul.w	r3, r0, r3
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	3332      	adds	r3, #50	@ 0x32
 80053e0:	4a07      	ldr	r2, [pc, #28]	@ (8005400 <UART_SetConfig+0x118>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	f003 020f 	and.w	r2, r3, #15
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	440a      	add	r2, r1
 80053f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80053f4:	bf00      	nop
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40013800 	.word	0x40013800
 8005400:	51eb851f 	.word	0x51eb851f

08005404 <__cvt>:
 8005404:	2b00      	cmp	r3, #0
 8005406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800540a:	461d      	mov	r5, r3
 800540c:	bfbb      	ittet	lt
 800540e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005412:	461d      	movlt	r5, r3
 8005414:	2300      	movge	r3, #0
 8005416:	232d      	movlt	r3, #45	@ 0x2d
 8005418:	b088      	sub	sp, #32
 800541a:	4614      	mov	r4, r2
 800541c:	bfb8      	it	lt
 800541e:	4614      	movlt	r4, r2
 8005420:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005422:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005424:	7013      	strb	r3, [r2, #0]
 8005426:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005428:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800542c:	f023 0820 	bic.w	r8, r3, #32
 8005430:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005434:	d005      	beq.n	8005442 <__cvt+0x3e>
 8005436:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800543a:	d100      	bne.n	800543e <__cvt+0x3a>
 800543c:	3601      	adds	r6, #1
 800543e:	2302      	movs	r3, #2
 8005440:	e000      	b.n	8005444 <__cvt+0x40>
 8005442:	2303      	movs	r3, #3
 8005444:	aa07      	add	r2, sp, #28
 8005446:	9204      	str	r2, [sp, #16]
 8005448:	aa06      	add	r2, sp, #24
 800544a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800544e:	e9cd 3600 	strd	r3, r6, [sp]
 8005452:	4622      	mov	r2, r4
 8005454:	462b      	mov	r3, r5
 8005456:	f000 ff53 	bl	8006300 <_dtoa_r>
 800545a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800545e:	4607      	mov	r7, r0
 8005460:	d119      	bne.n	8005496 <__cvt+0x92>
 8005462:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005464:	07db      	lsls	r3, r3, #31
 8005466:	d50e      	bpl.n	8005486 <__cvt+0x82>
 8005468:	eb00 0906 	add.w	r9, r0, r6
 800546c:	2200      	movs	r2, #0
 800546e:	2300      	movs	r3, #0
 8005470:	4620      	mov	r0, r4
 8005472:	4629      	mov	r1, r5
 8005474:	f7fb fa98 	bl	80009a8 <__aeabi_dcmpeq>
 8005478:	b108      	cbz	r0, 800547e <__cvt+0x7a>
 800547a:	f8cd 901c 	str.w	r9, [sp, #28]
 800547e:	2230      	movs	r2, #48	@ 0x30
 8005480:	9b07      	ldr	r3, [sp, #28]
 8005482:	454b      	cmp	r3, r9
 8005484:	d31e      	bcc.n	80054c4 <__cvt+0xc0>
 8005486:	4638      	mov	r0, r7
 8005488:	9b07      	ldr	r3, [sp, #28]
 800548a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800548c:	1bdb      	subs	r3, r3, r7
 800548e:	6013      	str	r3, [r2, #0]
 8005490:	b008      	add	sp, #32
 8005492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005496:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800549a:	eb00 0906 	add.w	r9, r0, r6
 800549e:	d1e5      	bne.n	800546c <__cvt+0x68>
 80054a0:	7803      	ldrb	r3, [r0, #0]
 80054a2:	2b30      	cmp	r3, #48	@ 0x30
 80054a4:	d10a      	bne.n	80054bc <__cvt+0xb8>
 80054a6:	2200      	movs	r2, #0
 80054a8:	2300      	movs	r3, #0
 80054aa:	4620      	mov	r0, r4
 80054ac:	4629      	mov	r1, r5
 80054ae:	f7fb fa7b 	bl	80009a8 <__aeabi_dcmpeq>
 80054b2:	b918      	cbnz	r0, 80054bc <__cvt+0xb8>
 80054b4:	f1c6 0601 	rsb	r6, r6, #1
 80054b8:	f8ca 6000 	str.w	r6, [sl]
 80054bc:	f8da 3000 	ldr.w	r3, [sl]
 80054c0:	4499      	add	r9, r3
 80054c2:	e7d3      	b.n	800546c <__cvt+0x68>
 80054c4:	1c59      	adds	r1, r3, #1
 80054c6:	9107      	str	r1, [sp, #28]
 80054c8:	701a      	strb	r2, [r3, #0]
 80054ca:	e7d9      	b.n	8005480 <__cvt+0x7c>

080054cc <__exponent>:
 80054cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054ce:	2900      	cmp	r1, #0
 80054d0:	bfb6      	itet	lt
 80054d2:	232d      	movlt	r3, #45	@ 0x2d
 80054d4:	232b      	movge	r3, #43	@ 0x2b
 80054d6:	4249      	neglt	r1, r1
 80054d8:	2909      	cmp	r1, #9
 80054da:	7002      	strb	r2, [r0, #0]
 80054dc:	7043      	strb	r3, [r0, #1]
 80054de:	dd29      	ble.n	8005534 <__exponent+0x68>
 80054e0:	f10d 0307 	add.w	r3, sp, #7
 80054e4:	461d      	mov	r5, r3
 80054e6:	270a      	movs	r7, #10
 80054e8:	fbb1 f6f7 	udiv	r6, r1, r7
 80054ec:	461a      	mov	r2, r3
 80054ee:	fb07 1416 	mls	r4, r7, r6, r1
 80054f2:	3430      	adds	r4, #48	@ 0x30
 80054f4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80054f8:	460c      	mov	r4, r1
 80054fa:	2c63      	cmp	r4, #99	@ 0x63
 80054fc:	4631      	mov	r1, r6
 80054fe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005502:	dcf1      	bgt.n	80054e8 <__exponent+0x1c>
 8005504:	3130      	adds	r1, #48	@ 0x30
 8005506:	1e94      	subs	r4, r2, #2
 8005508:	f803 1c01 	strb.w	r1, [r3, #-1]
 800550c:	4623      	mov	r3, r4
 800550e:	1c41      	adds	r1, r0, #1
 8005510:	42ab      	cmp	r3, r5
 8005512:	d30a      	bcc.n	800552a <__exponent+0x5e>
 8005514:	f10d 0309 	add.w	r3, sp, #9
 8005518:	1a9b      	subs	r3, r3, r2
 800551a:	42ac      	cmp	r4, r5
 800551c:	bf88      	it	hi
 800551e:	2300      	movhi	r3, #0
 8005520:	3302      	adds	r3, #2
 8005522:	4403      	add	r3, r0
 8005524:	1a18      	subs	r0, r3, r0
 8005526:	b003      	add	sp, #12
 8005528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800552a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800552e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005532:	e7ed      	b.n	8005510 <__exponent+0x44>
 8005534:	2330      	movs	r3, #48	@ 0x30
 8005536:	3130      	adds	r1, #48	@ 0x30
 8005538:	7083      	strb	r3, [r0, #2]
 800553a:	70c1      	strb	r1, [r0, #3]
 800553c:	1d03      	adds	r3, r0, #4
 800553e:	e7f1      	b.n	8005524 <__exponent+0x58>

08005540 <_printf_float>:
 8005540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005544:	b091      	sub	sp, #68	@ 0x44
 8005546:	460c      	mov	r4, r1
 8005548:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800554c:	4616      	mov	r6, r2
 800554e:	461f      	mov	r7, r3
 8005550:	4605      	mov	r5, r0
 8005552:	f000 fdc5 	bl	80060e0 <_localeconv_r>
 8005556:	6803      	ldr	r3, [r0, #0]
 8005558:	4618      	mov	r0, r3
 800555a:	9308      	str	r3, [sp, #32]
 800555c:	f7fa fdf8 	bl	8000150 <strlen>
 8005560:	2300      	movs	r3, #0
 8005562:	930e      	str	r3, [sp, #56]	@ 0x38
 8005564:	f8d8 3000 	ldr.w	r3, [r8]
 8005568:	9009      	str	r0, [sp, #36]	@ 0x24
 800556a:	3307      	adds	r3, #7
 800556c:	f023 0307 	bic.w	r3, r3, #7
 8005570:	f103 0208 	add.w	r2, r3, #8
 8005574:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005578:	f8d4 b000 	ldr.w	fp, [r4]
 800557c:	f8c8 2000 	str.w	r2, [r8]
 8005580:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005584:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005588:	930b      	str	r3, [sp, #44]	@ 0x2c
 800558a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800558e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005592:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005596:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800559a:	4b9c      	ldr	r3, [pc, #624]	@ (800580c <_printf_float+0x2cc>)
 800559c:	f7fb fa36 	bl	8000a0c <__aeabi_dcmpun>
 80055a0:	bb70      	cbnz	r0, 8005600 <_printf_float+0xc0>
 80055a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80055a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055aa:	4b98      	ldr	r3, [pc, #608]	@ (800580c <_printf_float+0x2cc>)
 80055ac:	f7fb fa10 	bl	80009d0 <__aeabi_dcmple>
 80055b0:	bb30      	cbnz	r0, 8005600 <_printf_float+0xc0>
 80055b2:	2200      	movs	r2, #0
 80055b4:	2300      	movs	r3, #0
 80055b6:	4640      	mov	r0, r8
 80055b8:	4649      	mov	r1, r9
 80055ba:	f7fb f9ff 	bl	80009bc <__aeabi_dcmplt>
 80055be:	b110      	cbz	r0, 80055c6 <_printf_float+0x86>
 80055c0:	232d      	movs	r3, #45	@ 0x2d
 80055c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055c6:	4a92      	ldr	r2, [pc, #584]	@ (8005810 <_printf_float+0x2d0>)
 80055c8:	4b92      	ldr	r3, [pc, #584]	@ (8005814 <_printf_float+0x2d4>)
 80055ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80055ce:	bf94      	ite	ls
 80055d0:	4690      	movls	r8, r2
 80055d2:	4698      	movhi	r8, r3
 80055d4:	2303      	movs	r3, #3
 80055d6:	f04f 0900 	mov.w	r9, #0
 80055da:	6123      	str	r3, [r4, #16]
 80055dc:	f02b 0304 	bic.w	r3, fp, #4
 80055e0:	6023      	str	r3, [r4, #0]
 80055e2:	4633      	mov	r3, r6
 80055e4:	4621      	mov	r1, r4
 80055e6:	4628      	mov	r0, r5
 80055e8:	9700      	str	r7, [sp, #0]
 80055ea:	aa0f      	add	r2, sp, #60	@ 0x3c
 80055ec:	f000 f9d4 	bl	8005998 <_printf_common>
 80055f0:	3001      	adds	r0, #1
 80055f2:	f040 8090 	bne.w	8005716 <_printf_float+0x1d6>
 80055f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055fa:	b011      	add	sp, #68	@ 0x44
 80055fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005600:	4642      	mov	r2, r8
 8005602:	464b      	mov	r3, r9
 8005604:	4640      	mov	r0, r8
 8005606:	4649      	mov	r1, r9
 8005608:	f7fb fa00 	bl	8000a0c <__aeabi_dcmpun>
 800560c:	b148      	cbz	r0, 8005622 <_printf_float+0xe2>
 800560e:	464b      	mov	r3, r9
 8005610:	2b00      	cmp	r3, #0
 8005612:	bfb8      	it	lt
 8005614:	232d      	movlt	r3, #45	@ 0x2d
 8005616:	4a80      	ldr	r2, [pc, #512]	@ (8005818 <_printf_float+0x2d8>)
 8005618:	bfb8      	it	lt
 800561a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800561e:	4b7f      	ldr	r3, [pc, #508]	@ (800581c <_printf_float+0x2dc>)
 8005620:	e7d3      	b.n	80055ca <_printf_float+0x8a>
 8005622:	6863      	ldr	r3, [r4, #4]
 8005624:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	d13f      	bne.n	80056ac <_printf_float+0x16c>
 800562c:	2306      	movs	r3, #6
 800562e:	6063      	str	r3, [r4, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005636:	6023      	str	r3, [r4, #0]
 8005638:	9206      	str	r2, [sp, #24]
 800563a:	aa0e      	add	r2, sp, #56	@ 0x38
 800563c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005640:	aa0d      	add	r2, sp, #52	@ 0x34
 8005642:	9203      	str	r2, [sp, #12]
 8005644:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005648:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800564c:	6863      	ldr	r3, [r4, #4]
 800564e:	4642      	mov	r2, r8
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	4628      	mov	r0, r5
 8005654:	464b      	mov	r3, r9
 8005656:	910a      	str	r1, [sp, #40]	@ 0x28
 8005658:	f7ff fed4 	bl	8005404 <__cvt>
 800565c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800565e:	4680      	mov	r8, r0
 8005660:	2947      	cmp	r1, #71	@ 0x47
 8005662:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005664:	d128      	bne.n	80056b8 <_printf_float+0x178>
 8005666:	1cc8      	adds	r0, r1, #3
 8005668:	db02      	blt.n	8005670 <_printf_float+0x130>
 800566a:	6863      	ldr	r3, [r4, #4]
 800566c:	4299      	cmp	r1, r3
 800566e:	dd40      	ble.n	80056f2 <_printf_float+0x1b2>
 8005670:	f1aa 0a02 	sub.w	sl, sl, #2
 8005674:	fa5f fa8a 	uxtb.w	sl, sl
 8005678:	4652      	mov	r2, sl
 800567a:	3901      	subs	r1, #1
 800567c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005680:	910d      	str	r1, [sp, #52]	@ 0x34
 8005682:	f7ff ff23 	bl	80054cc <__exponent>
 8005686:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005688:	4681      	mov	r9, r0
 800568a:	1813      	adds	r3, r2, r0
 800568c:	2a01      	cmp	r2, #1
 800568e:	6123      	str	r3, [r4, #16]
 8005690:	dc02      	bgt.n	8005698 <_printf_float+0x158>
 8005692:	6822      	ldr	r2, [r4, #0]
 8005694:	07d2      	lsls	r2, r2, #31
 8005696:	d501      	bpl.n	800569c <_printf_float+0x15c>
 8005698:	3301      	adds	r3, #1
 800569a:	6123      	str	r3, [r4, #16]
 800569c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d09e      	beq.n	80055e2 <_printf_float+0xa2>
 80056a4:	232d      	movs	r3, #45	@ 0x2d
 80056a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056aa:	e79a      	b.n	80055e2 <_printf_float+0xa2>
 80056ac:	2947      	cmp	r1, #71	@ 0x47
 80056ae:	d1bf      	bne.n	8005630 <_printf_float+0xf0>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1bd      	bne.n	8005630 <_printf_float+0xf0>
 80056b4:	2301      	movs	r3, #1
 80056b6:	e7ba      	b.n	800562e <_printf_float+0xee>
 80056b8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056bc:	d9dc      	bls.n	8005678 <_printf_float+0x138>
 80056be:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80056c2:	d118      	bne.n	80056f6 <_printf_float+0x1b6>
 80056c4:	2900      	cmp	r1, #0
 80056c6:	6863      	ldr	r3, [r4, #4]
 80056c8:	dd0b      	ble.n	80056e2 <_printf_float+0x1a2>
 80056ca:	6121      	str	r1, [r4, #16]
 80056cc:	b913      	cbnz	r3, 80056d4 <_printf_float+0x194>
 80056ce:	6822      	ldr	r2, [r4, #0]
 80056d0:	07d0      	lsls	r0, r2, #31
 80056d2:	d502      	bpl.n	80056da <_printf_float+0x19a>
 80056d4:	3301      	adds	r3, #1
 80056d6:	440b      	add	r3, r1
 80056d8:	6123      	str	r3, [r4, #16]
 80056da:	f04f 0900 	mov.w	r9, #0
 80056de:	65a1      	str	r1, [r4, #88]	@ 0x58
 80056e0:	e7dc      	b.n	800569c <_printf_float+0x15c>
 80056e2:	b913      	cbnz	r3, 80056ea <_printf_float+0x1aa>
 80056e4:	6822      	ldr	r2, [r4, #0]
 80056e6:	07d2      	lsls	r2, r2, #31
 80056e8:	d501      	bpl.n	80056ee <_printf_float+0x1ae>
 80056ea:	3302      	adds	r3, #2
 80056ec:	e7f4      	b.n	80056d8 <_printf_float+0x198>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e7f2      	b.n	80056d8 <_printf_float+0x198>
 80056f2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80056f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056f8:	4299      	cmp	r1, r3
 80056fa:	db05      	blt.n	8005708 <_printf_float+0x1c8>
 80056fc:	6823      	ldr	r3, [r4, #0]
 80056fe:	6121      	str	r1, [r4, #16]
 8005700:	07d8      	lsls	r0, r3, #31
 8005702:	d5ea      	bpl.n	80056da <_printf_float+0x19a>
 8005704:	1c4b      	adds	r3, r1, #1
 8005706:	e7e7      	b.n	80056d8 <_printf_float+0x198>
 8005708:	2900      	cmp	r1, #0
 800570a:	bfcc      	ite	gt
 800570c:	2201      	movgt	r2, #1
 800570e:	f1c1 0202 	rsble	r2, r1, #2
 8005712:	4413      	add	r3, r2
 8005714:	e7e0      	b.n	80056d8 <_printf_float+0x198>
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	055a      	lsls	r2, r3, #21
 800571a:	d407      	bmi.n	800572c <_printf_float+0x1ec>
 800571c:	6923      	ldr	r3, [r4, #16]
 800571e:	4642      	mov	r2, r8
 8005720:	4631      	mov	r1, r6
 8005722:	4628      	mov	r0, r5
 8005724:	47b8      	blx	r7
 8005726:	3001      	adds	r0, #1
 8005728:	d12b      	bne.n	8005782 <_printf_float+0x242>
 800572a:	e764      	b.n	80055f6 <_printf_float+0xb6>
 800572c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005730:	f240 80dc 	bls.w	80058ec <_printf_float+0x3ac>
 8005734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005738:	2200      	movs	r2, #0
 800573a:	2300      	movs	r3, #0
 800573c:	f7fb f934 	bl	80009a8 <__aeabi_dcmpeq>
 8005740:	2800      	cmp	r0, #0
 8005742:	d033      	beq.n	80057ac <_printf_float+0x26c>
 8005744:	2301      	movs	r3, #1
 8005746:	4631      	mov	r1, r6
 8005748:	4628      	mov	r0, r5
 800574a:	4a35      	ldr	r2, [pc, #212]	@ (8005820 <_printf_float+0x2e0>)
 800574c:	47b8      	blx	r7
 800574e:	3001      	adds	r0, #1
 8005750:	f43f af51 	beq.w	80055f6 <_printf_float+0xb6>
 8005754:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005758:	4543      	cmp	r3, r8
 800575a:	db02      	blt.n	8005762 <_printf_float+0x222>
 800575c:	6823      	ldr	r3, [r4, #0]
 800575e:	07d8      	lsls	r0, r3, #31
 8005760:	d50f      	bpl.n	8005782 <_printf_float+0x242>
 8005762:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005766:	4631      	mov	r1, r6
 8005768:	4628      	mov	r0, r5
 800576a:	47b8      	blx	r7
 800576c:	3001      	adds	r0, #1
 800576e:	f43f af42 	beq.w	80055f6 <_printf_float+0xb6>
 8005772:	f04f 0900 	mov.w	r9, #0
 8005776:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800577a:	f104 0a1a 	add.w	sl, r4, #26
 800577e:	45c8      	cmp	r8, r9
 8005780:	dc09      	bgt.n	8005796 <_printf_float+0x256>
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	079b      	lsls	r3, r3, #30
 8005786:	f100 8102 	bmi.w	800598e <_printf_float+0x44e>
 800578a:	68e0      	ldr	r0, [r4, #12]
 800578c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800578e:	4298      	cmp	r0, r3
 8005790:	bfb8      	it	lt
 8005792:	4618      	movlt	r0, r3
 8005794:	e731      	b.n	80055fa <_printf_float+0xba>
 8005796:	2301      	movs	r3, #1
 8005798:	4652      	mov	r2, sl
 800579a:	4631      	mov	r1, r6
 800579c:	4628      	mov	r0, r5
 800579e:	47b8      	blx	r7
 80057a0:	3001      	adds	r0, #1
 80057a2:	f43f af28 	beq.w	80055f6 <_printf_float+0xb6>
 80057a6:	f109 0901 	add.w	r9, r9, #1
 80057aa:	e7e8      	b.n	800577e <_printf_float+0x23e>
 80057ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	dc38      	bgt.n	8005824 <_printf_float+0x2e4>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4631      	mov	r1, r6
 80057b6:	4628      	mov	r0, r5
 80057b8:	4a19      	ldr	r2, [pc, #100]	@ (8005820 <_printf_float+0x2e0>)
 80057ba:	47b8      	blx	r7
 80057bc:	3001      	adds	r0, #1
 80057be:	f43f af1a 	beq.w	80055f6 <_printf_float+0xb6>
 80057c2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80057c6:	ea59 0303 	orrs.w	r3, r9, r3
 80057ca:	d102      	bne.n	80057d2 <_printf_float+0x292>
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	07d9      	lsls	r1, r3, #31
 80057d0:	d5d7      	bpl.n	8005782 <_printf_float+0x242>
 80057d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057d6:	4631      	mov	r1, r6
 80057d8:	4628      	mov	r0, r5
 80057da:	47b8      	blx	r7
 80057dc:	3001      	adds	r0, #1
 80057de:	f43f af0a 	beq.w	80055f6 <_printf_float+0xb6>
 80057e2:	f04f 0a00 	mov.w	sl, #0
 80057e6:	f104 0b1a 	add.w	fp, r4, #26
 80057ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057ec:	425b      	negs	r3, r3
 80057ee:	4553      	cmp	r3, sl
 80057f0:	dc01      	bgt.n	80057f6 <_printf_float+0x2b6>
 80057f2:	464b      	mov	r3, r9
 80057f4:	e793      	b.n	800571e <_printf_float+0x1de>
 80057f6:	2301      	movs	r3, #1
 80057f8:	465a      	mov	r2, fp
 80057fa:	4631      	mov	r1, r6
 80057fc:	4628      	mov	r0, r5
 80057fe:	47b8      	blx	r7
 8005800:	3001      	adds	r0, #1
 8005802:	f43f aef8 	beq.w	80055f6 <_printf_float+0xb6>
 8005806:	f10a 0a01 	add.w	sl, sl, #1
 800580a:	e7ee      	b.n	80057ea <_printf_float+0x2aa>
 800580c:	7fefffff 	.word	0x7fefffff
 8005810:	08008276 	.word	0x08008276
 8005814:	0800827a 	.word	0x0800827a
 8005818:	0800827e 	.word	0x0800827e
 800581c:	08008282 	.word	0x08008282
 8005820:	08008286 	.word	0x08008286
 8005824:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005826:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800582a:	4553      	cmp	r3, sl
 800582c:	bfa8      	it	ge
 800582e:	4653      	movge	r3, sl
 8005830:	2b00      	cmp	r3, #0
 8005832:	4699      	mov	r9, r3
 8005834:	dc36      	bgt.n	80058a4 <_printf_float+0x364>
 8005836:	f04f 0b00 	mov.w	fp, #0
 800583a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800583e:	f104 021a 	add.w	r2, r4, #26
 8005842:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005844:	930a      	str	r3, [sp, #40]	@ 0x28
 8005846:	eba3 0309 	sub.w	r3, r3, r9
 800584a:	455b      	cmp	r3, fp
 800584c:	dc31      	bgt.n	80058b2 <_printf_float+0x372>
 800584e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005850:	459a      	cmp	sl, r3
 8005852:	dc3a      	bgt.n	80058ca <_printf_float+0x38a>
 8005854:	6823      	ldr	r3, [r4, #0]
 8005856:	07da      	lsls	r2, r3, #31
 8005858:	d437      	bmi.n	80058ca <_printf_float+0x38a>
 800585a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800585c:	ebaa 0903 	sub.w	r9, sl, r3
 8005860:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005862:	ebaa 0303 	sub.w	r3, sl, r3
 8005866:	4599      	cmp	r9, r3
 8005868:	bfa8      	it	ge
 800586a:	4699      	movge	r9, r3
 800586c:	f1b9 0f00 	cmp.w	r9, #0
 8005870:	dc33      	bgt.n	80058da <_printf_float+0x39a>
 8005872:	f04f 0800 	mov.w	r8, #0
 8005876:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800587a:	f104 0b1a 	add.w	fp, r4, #26
 800587e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005880:	ebaa 0303 	sub.w	r3, sl, r3
 8005884:	eba3 0309 	sub.w	r3, r3, r9
 8005888:	4543      	cmp	r3, r8
 800588a:	f77f af7a 	ble.w	8005782 <_printf_float+0x242>
 800588e:	2301      	movs	r3, #1
 8005890:	465a      	mov	r2, fp
 8005892:	4631      	mov	r1, r6
 8005894:	4628      	mov	r0, r5
 8005896:	47b8      	blx	r7
 8005898:	3001      	adds	r0, #1
 800589a:	f43f aeac 	beq.w	80055f6 <_printf_float+0xb6>
 800589e:	f108 0801 	add.w	r8, r8, #1
 80058a2:	e7ec      	b.n	800587e <_printf_float+0x33e>
 80058a4:	4642      	mov	r2, r8
 80058a6:	4631      	mov	r1, r6
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b8      	blx	r7
 80058ac:	3001      	adds	r0, #1
 80058ae:	d1c2      	bne.n	8005836 <_printf_float+0x2f6>
 80058b0:	e6a1      	b.n	80055f6 <_printf_float+0xb6>
 80058b2:	2301      	movs	r3, #1
 80058b4:	4631      	mov	r1, r6
 80058b6:	4628      	mov	r0, r5
 80058b8:	920a      	str	r2, [sp, #40]	@ 0x28
 80058ba:	47b8      	blx	r7
 80058bc:	3001      	adds	r0, #1
 80058be:	f43f ae9a 	beq.w	80055f6 <_printf_float+0xb6>
 80058c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058c4:	f10b 0b01 	add.w	fp, fp, #1
 80058c8:	e7bb      	b.n	8005842 <_printf_float+0x302>
 80058ca:	4631      	mov	r1, r6
 80058cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80058d0:	4628      	mov	r0, r5
 80058d2:	47b8      	blx	r7
 80058d4:	3001      	adds	r0, #1
 80058d6:	d1c0      	bne.n	800585a <_printf_float+0x31a>
 80058d8:	e68d      	b.n	80055f6 <_printf_float+0xb6>
 80058da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058dc:	464b      	mov	r3, r9
 80058de:	4631      	mov	r1, r6
 80058e0:	4628      	mov	r0, r5
 80058e2:	4442      	add	r2, r8
 80058e4:	47b8      	blx	r7
 80058e6:	3001      	adds	r0, #1
 80058e8:	d1c3      	bne.n	8005872 <_printf_float+0x332>
 80058ea:	e684      	b.n	80055f6 <_printf_float+0xb6>
 80058ec:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80058f0:	f1ba 0f01 	cmp.w	sl, #1
 80058f4:	dc01      	bgt.n	80058fa <_printf_float+0x3ba>
 80058f6:	07db      	lsls	r3, r3, #31
 80058f8:	d536      	bpl.n	8005968 <_printf_float+0x428>
 80058fa:	2301      	movs	r3, #1
 80058fc:	4642      	mov	r2, r8
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	f43f ae76 	beq.w	80055f6 <_printf_float+0xb6>
 800590a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800590e:	4631      	mov	r1, r6
 8005910:	4628      	mov	r0, r5
 8005912:	47b8      	blx	r7
 8005914:	3001      	adds	r0, #1
 8005916:	f43f ae6e 	beq.w	80055f6 <_printf_float+0xb6>
 800591a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800591e:	2200      	movs	r2, #0
 8005920:	2300      	movs	r3, #0
 8005922:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005926:	f7fb f83f 	bl	80009a8 <__aeabi_dcmpeq>
 800592a:	b9c0      	cbnz	r0, 800595e <_printf_float+0x41e>
 800592c:	4653      	mov	r3, sl
 800592e:	f108 0201 	add.w	r2, r8, #1
 8005932:	4631      	mov	r1, r6
 8005934:	4628      	mov	r0, r5
 8005936:	47b8      	blx	r7
 8005938:	3001      	adds	r0, #1
 800593a:	d10c      	bne.n	8005956 <_printf_float+0x416>
 800593c:	e65b      	b.n	80055f6 <_printf_float+0xb6>
 800593e:	2301      	movs	r3, #1
 8005940:	465a      	mov	r2, fp
 8005942:	4631      	mov	r1, r6
 8005944:	4628      	mov	r0, r5
 8005946:	47b8      	blx	r7
 8005948:	3001      	adds	r0, #1
 800594a:	f43f ae54 	beq.w	80055f6 <_printf_float+0xb6>
 800594e:	f108 0801 	add.w	r8, r8, #1
 8005952:	45d0      	cmp	r8, sl
 8005954:	dbf3      	blt.n	800593e <_printf_float+0x3fe>
 8005956:	464b      	mov	r3, r9
 8005958:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800595c:	e6e0      	b.n	8005720 <_printf_float+0x1e0>
 800595e:	f04f 0800 	mov.w	r8, #0
 8005962:	f104 0b1a 	add.w	fp, r4, #26
 8005966:	e7f4      	b.n	8005952 <_printf_float+0x412>
 8005968:	2301      	movs	r3, #1
 800596a:	4642      	mov	r2, r8
 800596c:	e7e1      	b.n	8005932 <_printf_float+0x3f2>
 800596e:	2301      	movs	r3, #1
 8005970:	464a      	mov	r2, r9
 8005972:	4631      	mov	r1, r6
 8005974:	4628      	mov	r0, r5
 8005976:	47b8      	blx	r7
 8005978:	3001      	adds	r0, #1
 800597a:	f43f ae3c 	beq.w	80055f6 <_printf_float+0xb6>
 800597e:	f108 0801 	add.w	r8, r8, #1
 8005982:	68e3      	ldr	r3, [r4, #12]
 8005984:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005986:	1a5b      	subs	r3, r3, r1
 8005988:	4543      	cmp	r3, r8
 800598a:	dcf0      	bgt.n	800596e <_printf_float+0x42e>
 800598c:	e6fd      	b.n	800578a <_printf_float+0x24a>
 800598e:	f04f 0800 	mov.w	r8, #0
 8005992:	f104 0919 	add.w	r9, r4, #25
 8005996:	e7f4      	b.n	8005982 <_printf_float+0x442>

08005998 <_printf_common>:
 8005998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800599c:	4616      	mov	r6, r2
 800599e:	4698      	mov	r8, r3
 80059a0:	688a      	ldr	r2, [r1, #8]
 80059a2:	690b      	ldr	r3, [r1, #16]
 80059a4:	4607      	mov	r7, r0
 80059a6:	4293      	cmp	r3, r2
 80059a8:	bfb8      	it	lt
 80059aa:	4613      	movlt	r3, r2
 80059ac:	6033      	str	r3, [r6, #0]
 80059ae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059b2:	460c      	mov	r4, r1
 80059b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059b8:	b10a      	cbz	r2, 80059be <_printf_common+0x26>
 80059ba:	3301      	adds	r3, #1
 80059bc:	6033      	str	r3, [r6, #0]
 80059be:	6823      	ldr	r3, [r4, #0]
 80059c0:	0699      	lsls	r1, r3, #26
 80059c2:	bf42      	ittt	mi
 80059c4:	6833      	ldrmi	r3, [r6, #0]
 80059c6:	3302      	addmi	r3, #2
 80059c8:	6033      	strmi	r3, [r6, #0]
 80059ca:	6825      	ldr	r5, [r4, #0]
 80059cc:	f015 0506 	ands.w	r5, r5, #6
 80059d0:	d106      	bne.n	80059e0 <_printf_common+0x48>
 80059d2:	f104 0a19 	add.w	sl, r4, #25
 80059d6:	68e3      	ldr	r3, [r4, #12]
 80059d8:	6832      	ldr	r2, [r6, #0]
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	42ab      	cmp	r3, r5
 80059de:	dc2b      	bgt.n	8005a38 <_printf_common+0xa0>
 80059e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059e4:	6822      	ldr	r2, [r4, #0]
 80059e6:	3b00      	subs	r3, #0
 80059e8:	bf18      	it	ne
 80059ea:	2301      	movne	r3, #1
 80059ec:	0692      	lsls	r2, r2, #26
 80059ee:	d430      	bmi.n	8005a52 <_printf_common+0xba>
 80059f0:	4641      	mov	r1, r8
 80059f2:	4638      	mov	r0, r7
 80059f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059f8:	47c8      	blx	r9
 80059fa:	3001      	adds	r0, #1
 80059fc:	d023      	beq.n	8005a46 <_printf_common+0xae>
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	6922      	ldr	r2, [r4, #16]
 8005a02:	f003 0306 	and.w	r3, r3, #6
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	bf14      	ite	ne
 8005a0a:	2500      	movne	r5, #0
 8005a0c:	6833      	ldreq	r3, [r6, #0]
 8005a0e:	f04f 0600 	mov.w	r6, #0
 8005a12:	bf08      	it	eq
 8005a14:	68e5      	ldreq	r5, [r4, #12]
 8005a16:	f104 041a 	add.w	r4, r4, #26
 8005a1a:	bf08      	it	eq
 8005a1c:	1aed      	subeq	r5, r5, r3
 8005a1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005a22:	bf08      	it	eq
 8005a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	bfc4      	itt	gt
 8005a2c:	1a9b      	subgt	r3, r3, r2
 8005a2e:	18ed      	addgt	r5, r5, r3
 8005a30:	42b5      	cmp	r5, r6
 8005a32:	d11a      	bne.n	8005a6a <_printf_common+0xd2>
 8005a34:	2000      	movs	r0, #0
 8005a36:	e008      	b.n	8005a4a <_printf_common+0xb2>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	4652      	mov	r2, sl
 8005a3c:	4641      	mov	r1, r8
 8005a3e:	4638      	mov	r0, r7
 8005a40:	47c8      	blx	r9
 8005a42:	3001      	adds	r0, #1
 8005a44:	d103      	bne.n	8005a4e <_printf_common+0xb6>
 8005a46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4e:	3501      	adds	r5, #1
 8005a50:	e7c1      	b.n	80059d6 <_printf_common+0x3e>
 8005a52:	2030      	movs	r0, #48	@ 0x30
 8005a54:	18e1      	adds	r1, r4, r3
 8005a56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a60:	4422      	add	r2, r4
 8005a62:	3302      	adds	r3, #2
 8005a64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a68:	e7c2      	b.n	80059f0 <_printf_common+0x58>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	4622      	mov	r2, r4
 8005a6e:	4641      	mov	r1, r8
 8005a70:	4638      	mov	r0, r7
 8005a72:	47c8      	blx	r9
 8005a74:	3001      	adds	r0, #1
 8005a76:	d0e6      	beq.n	8005a46 <_printf_common+0xae>
 8005a78:	3601      	adds	r6, #1
 8005a7a:	e7d9      	b.n	8005a30 <_printf_common+0x98>

08005a7c <_printf_i>:
 8005a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a80:	7e0f      	ldrb	r7, [r1, #24]
 8005a82:	4691      	mov	r9, r2
 8005a84:	2f78      	cmp	r7, #120	@ 0x78
 8005a86:	4680      	mov	r8, r0
 8005a88:	460c      	mov	r4, r1
 8005a8a:	469a      	mov	sl, r3
 8005a8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a92:	d807      	bhi.n	8005aa4 <_printf_i+0x28>
 8005a94:	2f62      	cmp	r7, #98	@ 0x62
 8005a96:	d80a      	bhi.n	8005aae <_printf_i+0x32>
 8005a98:	2f00      	cmp	r7, #0
 8005a9a:	f000 80d3 	beq.w	8005c44 <_printf_i+0x1c8>
 8005a9e:	2f58      	cmp	r7, #88	@ 0x58
 8005aa0:	f000 80ba 	beq.w	8005c18 <_printf_i+0x19c>
 8005aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005aa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005aac:	e03a      	b.n	8005b24 <_printf_i+0xa8>
 8005aae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ab2:	2b15      	cmp	r3, #21
 8005ab4:	d8f6      	bhi.n	8005aa4 <_printf_i+0x28>
 8005ab6:	a101      	add	r1, pc, #4	@ (adr r1, 8005abc <_printf_i+0x40>)
 8005ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005abc:	08005b15 	.word	0x08005b15
 8005ac0:	08005b29 	.word	0x08005b29
 8005ac4:	08005aa5 	.word	0x08005aa5
 8005ac8:	08005aa5 	.word	0x08005aa5
 8005acc:	08005aa5 	.word	0x08005aa5
 8005ad0:	08005aa5 	.word	0x08005aa5
 8005ad4:	08005b29 	.word	0x08005b29
 8005ad8:	08005aa5 	.word	0x08005aa5
 8005adc:	08005aa5 	.word	0x08005aa5
 8005ae0:	08005aa5 	.word	0x08005aa5
 8005ae4:	08005aa5 	.word	0x08005aa5
 8005ae8:	08005c2b 	.word	0x08005c2b
 8005aec:	08005b53 	.word	0x08005b53
 8005af0:	08005be5 	.word	0x08005be5
 8005af4:	08005aa5 	.word	0x08005aa5
 8005af8:	08005aa5 	.word	0x08005aa5
 8005afc:	08005c4d 	.word	0x08005c4d
 8005b00:	08005aa5 	.word	0x08005aa5
 8005b04:	08005b53 	.word	0x08005b53
 8005b08:	08005aa5 	.word	0x08005aa5
 8005b0c:	08005aa5 	.word	0x08005aa5
 8005b10:	08005bed 	.word	0x08005bed
 8005b14:	6833      	ldr	r3, [r6, #0]
 8005b16:	1d1a      	adds	r2, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	6032      	str	r2, [r6, #0]
 8005b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b24:	2301      	movs	r3, #1
 8005b26:	e09e      	b.n	8005c66 <_printf_i+0x1ea>
 8005b28:	6833      	ldr	r3, [r6, #0]
 8005b2a:	6820      	ldr	r0, [r4, #0]
 8005b2c:	1d19      	adds	r1, r3, #4
 8005b2e:	6031      	str	r1, [r6, #0]
 8005b30:	0606      	lsls	r6, r0, #24
 8005b32:	d501      	bpl.n	8005b38 <_printf_i+0xbc>
 8005b34:	681d      	ldr	r5, [r3, #0]
 8005b36:	e003      	b.n	8005b40 <_printf_i+0xc4>
 8005b38:	0645      	lsls	r5, r0, #25
 8005b3a:	d5fb      	bpl.n	8005b34 <_printf_i+0xb8>
 8005b3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b40:	2d00      	cmp	r5, #0
 8005b42:	da03      	bge.n	8005b4c <_printf_i+0xd0>
 8005b44:	232d      	movs	r3, #45	@ 0x2d
 8005b46:	426d      	negs	r5, r5
 8005b48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b4c:	230a      	movs	r3, #10
 8005b4e:	4859      	ldr	r0, [pc, #356]	@ (8005cb4 <_printf_i+0x238>)
 8005b50:	e011      	b.n	8005b76 <_printf_i+0xfa>
 8005b52:	6821      	ldr	r1, [r4, #0]
 8005b54:	6833      	ldr	r3, [r6, #0]
 8005b56:	0608      	lsls	r0, r1, #24
 8005b58:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b5c:	d402      	bmi.n	8005b64 <_printf_i+0xe8>
 8005b5e:	0649      	lsls	r1, r1, #25
 8005b60:	bf48      	it	mi
 8005b62:	b2ad      	uxthmi	r5, r5
 8005b64:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b66:	6033      	str	r3, [r6, #0]
 8005b68:	bf14      	ite	ne
 8005b6a:	230a      	movne	r3, #10
 8005b6c:	2308      	moveq	r3, #8
 8005b6e:	4851      	ldr	r0, [pc, #324]	@ (8005cb4 <_printf_i+0x238>)
 8005b70:	2100      	movs	r1, #0
 8005b72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b76:	6866      	ldr	r6, [r4, #4]
 8005b78:	2e00      	cmp	r6, #0
 8005b7a:	bfa8      	it	ge
 8005b7c:	6821      	ldrge	r1, [r4, #0]
 8005b7e:	60a6      	str	r6, [r4, #8]
 8005b80:	bfa4      	itt	ge
 8005b82:	f021 0104 	bicge.w	r1, r1, #4
 8005b86:	6021      	strge	r1, [r4, #0]
 8005b88:	b90d      	cbnz	r5, 8005b8e <_printf_i+0x112>
 8005b8a:	2e00      	cmp	r6, #0
 8005b8c:	d04b      	beq.n	8005c26 <_printf_i+0x1aa>
 8005b8e:	4616      	mov	r6, r2
 8005b90:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b94:	fb03 5711 	mls	r7, r3, r1, r5
 8005b98:	5dc7      	ldrb	r7, [r0, r7]
 8005b9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b9e:	462f      	mov	r7, r5
 8005ba0:	42bb      	cmp	r3, r7
 8005ba2:	460d      	mov	r5, r1
 8005ba4:	d9f4      	bls.n	8005b90 <_printf_i+0x114>
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d10b      	bne.n	8005bc2 <_printf_i+0x146>
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	07df      	lsls	r7, r3, #31
 8005bae:	d508      	bpl.n	8005bc2 <_printf_i+0x146>
 8005bb0:	6923      	ldr	r3, [r4, #16]
 8005bb2:	6861      	ldr	r1, [r4, #4]
 8005bb4:	4299      	cmp	r1, r3
 8005bb6:	bfde      	ittt	le
 8005bb8:	2330      	movle	r3, #48	@ 0x30
 8005bba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bbe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005bc2:	1b92      	subs	r2, r2, r6
 8005bc4:	6122      	str	r2, [r4, #16]
 8005bc6:	464b      	mov	r3, r9
 8005bc8:	4621      	mov	r1, r4
 8005bca:	4640      	mov	r0, r8
 8005bcc:	f8cd a000 	str.w	sl, [sp]
 8005bd0:	aa03      	add	r2, sp, #12
 8005bd2:	f7ff fee1 	bl	8005998 <_printf_common>
 8005bd6:	3001      	adds	r0, #1
 8005bd8:	d14a      	bne.n	8005c70 <_printf_i+0x1f4>
 8005bda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005bde:	b004      	add	sp, #16
 8005be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be4:	6823      	ldr	r3, [r4, #0]
 8005be6:	f043 0320 	orr.w	r3, r3, #32
 8005bea:	6023      	str	r3, [r4, #0]
 8005bec:	2778      	movs	r7, #120	@ 0x78
 8005bee:	4832      	ldr	r0, [pc, #200]	@ (8005cb8 <_printf_i+0x23c>)
 8005bf0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	6831      	ldr	r1, [r6, #0]
 8005bf8:	061f      	lsls	r7, r3, #24
 8005bfa:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bfe:	d402      	bmi.n	8005c06 <_printf_i+0x18a>
 8005c00:	065f      	lsls	r7, r3, #25
 8005c02:	bf48      	it	mi
 8005c04:	b2ad      	uxthmi	r5, r5
 8005c06:	6031      	str	r1, [r6, #0]
 8005c08:	07d9      	lsls	r1, r3, #31
 8005c0a:	bf44      	itt	mi
 8005c0c:	f043 0320 	orrmi.w	r3, r3, #32
 8005c10:	6023      	strmi	r3, [r4, #0]
 8005c12:	b11d      	cbz	r5, 8005c1c <_printf_i+0x1a0>
 8005c14:	2310      	movs	r3, #16
 8005c16:	e7ab      	b.n	8005b70 <_printf_i+0xf4>
 8005c18:	4826      	ldr	r0, [pc, #152]	@ (8005cb4 <_printf_i+0x238>)
 8005c1a:	e7e9      	b.n	8005bf0 <_printf_i+0x174>
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	f023 0320 	bic.w	r3, r3, #32
 8005c22:	6023      	str	r3, [r4, #0]
 8005c24:	e7f6      	b.n	8005c14 <_printf_i+0x198>
 8005c26:	4616      	mov	r6, r2
 8005c28:	e7bd      	b.n	8005ba6 <_printf_i+0x12a>
 8005c2a:	6833      	ldr	r3, [r6, #0]
 8005c2c:	6825      	ldr	r5, [r4, #0]
 8005c2e:	1d18      	adds	r0, r3, #4
 8005c30:	6961      	ldr	r1, [r4, #20]
 8005c32:	6030      	str	r0, [r6, #0]
 8005c34:	062e      	lsls	r6, r5, #24
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	d501      	bpl.n	8005c3e <_printf_i+0x1c2>
 8005c3a:	6019      	str	r1, [r3, #0]
 8005c3c:	e002      	b.n	8005c44 <_printf_i+0x1c8>
 8005c3e:	0668      	lsls	r0, r5, #25
 8005c40:	d5fb      	bpl.n	8005c3a <_printf_i+0x1be>
 8005c42:	8019      	strh	r1, [r3, #0]
 8005c44:	2300      	movs	r3, #0
 8005c46:	4616      	mov	r6, r2
 8005c48:	6123      	str	r3, [r4, #16]
 8005c4a:	e7bc      	b.n	8005bc6 <_printf_i+0x14a>
 8005c4c:	6833      	ldr	r3, [r6, #0]
 8005c4e:	2100      	movs	r1, #0
 8005c50:	1d1a      	adds	r2, r3, #4
 8005c52:	6032      	str	r2, [r6, #0]
 8005c54:	681e      	ldr	r6, [r3, #0]
 8005c56:	6862      	ldr	r2, [r4, #4]
 8005c58:	4630      	mov	r0, r6
 8005c5a:	f000 fab8 	bl	80061ce <memchr>
 8005c5e:	b108      	cbz	r0, 8005c64 <_printf_i+0x1e8>
 8005c60:	1b80      	subs	r0, r0, r6
 8005c62:	6060      	str	r0, [r4, #4]
 8005c64:	6863      	ldr	r3, [r4, #4]
 8005c66:	6123      	str	r3, [r4, #16]
 8005c68:	2300      	movs	r3, #0
 8005c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c6e:	e7aa      	b.n	8005bc6 <_printf_i+0x14a>
 8005c70:	4632      	mov	r2, r6
 8005c72:	4649      	mov	r1, r9
 8005c74:	4640      	mov	r0, r8
 8005c76:	6923      	ldr	r3, [r4, #16]
 8005c78:	47d0      	blx	sl
 8005c7a:	3001      	adds	r0, #1
 8005c7c:	d0ad      	beq.n	8005bda <_printf_i+0x15e>
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	079b      	lsls	r3, r3, #30
 8005c82:	d413      	bmi.n	8005cac <_printf_i+0x230>
 8005c84:	68e0      	ldr	r0, [r4, #12]
 8005c86:	9b03      	ldr	r3, [sp, #12]
 8005c88:	4298      	cmp	r0, r3
 8005c8a:	bfb8      	it	lt
 8005c8c:	4618      	movlt	r0, r3
 8005c8e:	e7a6      	b.n	8005bde <_printf_i+0x162>
 8005c90:	2301      	movs	r3, #1
 8005c92:	4632      	mov	r2, r6
 8005c94:	4649      	mov	r1, r9
 8005c96:	4640      	mov	r0, r8
 8005c98:	47d0      	blx	sl
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d09d      	beq.n	8005bda <_printf_i+0x15e>
 8005c9e:	3501      	adds	r5, #1
 8005ca0:	68e3      	ldr	r3, [r4, #12]
 8005ca2:	9903      	ldr	r1, [sp, #12]
 8005ca4:	1a5b      	subs	r3, r3, r1
 8005ca6:	42ab      	cmp	r3, r5
 8005ca8:	dcf2      	bgt.n	8005c90 <_printf_i+0x214>
 8005caa:	e7eb      	b.n	8005c84 <_printf_i+0x208>
 8005cac:	2500      	movs	r5, #0
 8005cae:	f104 0619 	add.w	r6, r4, #25
 8005cb2:	e7f5      	b.n	8005ca0 <_printf_i+0x224>
 8005cb4:	08008288 	.word	0x08008288
 8005cb8:	08008299 	.word	0x08008299

08005cbc <std>:
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	b510      	push	{r4, lr}
 8005cc0:	4604      	mov	r4, r0
 8005cc2:	e9c0 3300 	strd	r3, r3, [r0]
 8005cc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cca:	6083      	str	r3, [r0, #8]
 8005ccc:	8181      	strh	r1, [r0, #12]
 8005cce:	6643      	str	r3, [r0, #100]	@ 0x64
 8005cd0:	81c2      	strh	r2, [r0, #14]
 8005cd2:	6183      	str	r3, [r0, #24]
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	2208      	movs	r2, #8
 8005cd8:	305c      	adds	r0, #92	@ 0x5c
 8005cda:	f000 f9f9 	bl	80060d0 <memset>
 8005cde:	4b0d      	ldr	r3, [pc, #52]	@ (8005d14 <std+0x58>)
 8005ce0:	6224      	str	r4, [r4, #32]
 8005ce2:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8005d18 <std+0x5c>)
 8005ce6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8005d1c <std+0x60>)
 8005cea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cec:	4b0c      	ldr	r3, [pc, #48]	@ (8005d20 <std+0x64>)
 8005cee:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8005d24 <std+0x68>)
 8005cf2:	429c      	cmp	r4, r3
 8005cf4:	d006      	beq.n	8005d04 <std+0x48>
 8005cf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005cfa:	4294      	cmp	r4, r2
 8005cfc:	d002      	beq.n	8005d04 <std+0x48>
 8005cfe:	33d0      	adds	r3, #208	@ 0xd0
 8005d00:	429c      	cmp	r4, r3
 8005d02:	d105      	bne.n	8005d10 <std+0x54>
 8005d04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d0c:	f000 ba5c 	b.w	80061c8 <__retarget_lock_init_recursive>
 8005d10:	bd10      	pop	{r4, pc}
 8005d12:	bf00      	nop
 8005d14:	08005f21 	.word	0x08005f21
 8005d18:	08005f43 	.word	0x08005f43
 8005d1c:	08005f7b 	.word	0x08005f7b
 8005d20:	08005f9f 	.word	0x08005f9f
 8005d24:	200002f0 	.word	0x200002f0

08005d28 <stdio_exit_handler>:
 8005d28:	4a02      	ldr	r2, [pc, #8]	@ (8005d34 <stdio_exit_handler+0xc>)
 8005d2a:	4903      	ldr	r1, [pc, #12]	@ (8005d38 <stdio_exit_handler+0x10>)
 8005d2c:	4803      	ldr	r0, [pc, #12]	@ (8005d3c <stdio_exit_handler+0x14>)
 8005d2e:	f000 b869 	b.w	8005e04 <_fwalk_sglue>
 8005d32:	bf00      	nop
 8005d34:	2000000c 	.word	0x2000000c
 8005d38:	08007b0d 	.word	0x08007b0d
 8005d3c:	2000001c 	.word	0x2000001c

08005d40 <cleanup_stdio>:
 8005d40:	6841      	ldr	r1, [r0, #4]
 8005d42:	4b0c      	ldr	r3, [pc, #48]	@ (8005d74 <cleanup_stdio+0x34>)
 8005d44:	b510      	push	{r4, lr}
 8005d46:	4299      	cmp	r1, r3
 8005d48:	4604      	mov	r4, r0
 8005d4a:	d001      	beq.n	8005d50 <cleanup_stdio+0x10>
 8005d4c:	f001 fede 	bl	8007b0c <_fflush_r>
 8005d50:	68a1      	ldr	r1, [r4, #8]
 8005d52:	4b09      	ldr	r3, [pc, #36]	@ (8005d78 <cleanup_stdio+0x38>)
 8005d54:	4299      	cmp	r1, r3
 8005d56:	d002      	beq.n	8005d5e <cleanup_stdio+0x1e>
 8005d58:	4620      	mov	r0, r4
 8005d5a:	f001 fed7 	bl	8007b0c <_fflush_r>
 8005d5e:	68e1      	ldr	r1, [r4, #12]
 8005d60:	4b06      	ldr	r3, [pc, #24]	@ (8005d7c <cleanup_stdio+0x3c>)
 8005d62:	4299      	cmp	r1, r3
 8005d64:	d004      	beq.n	8005d70 <cleanup_stdio+0x30>
 8005d66:	4620      	mov	r0, r4
 8005d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d6c:	f001 bece 	b.w	8007b0c <_fflush_r>
 8005d70:	bd10      	pop	{r4, pc}
 8005d72:	bf00      	nop
 8005d74:	200002f0 	.word	0x200002f0
 8005d78:	20000358 	.word	0x20000358
 8005d7c:	200003c0 	.word	0x200003c0

08005d80 <global_stdio_init.part.0>:
 8005d80:	b510      	push	{r4, lr}
 8005d82:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <global_stdio_init.part.0+0x30>)
 8005d84:	4c0b      	ldr	r4, [pc, #44]	@ (8005db4 <global_stdio_init.part.0+0x34>)
 8005d86:	4a0c      	ldr	r2, [pc, #48]	@ (8005db8 <global_stdio_init.part.0+0x38>)
 8005d88:	4620      	mov	r0, r4
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	2104      	movs	r1, #4
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f7ff ff94 	bl	8005cbc <std>
 8005d94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d98:	2201      	movs	r2, #1
 8005d9a:	2109      	movs	r1, #9
 8005d9c:	f7ff ff8e 	bl	8005cbc <std>
 8005da0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005da4:	2202      	movs	r2, #2
 8005da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005daa:	2112      	movs	r1, #18
 8005dac:	f7ff bf86 	b.w	8005cbc <std>
 8005db0:	20000428 	.word	0x20000428
 8005db4:	200002f0 	.word	0x200002f0
 8005db8:	08005d29 	.word	0x08005d29

08005dbc <__sfp_lock_acquire>:
 8005dbc:	4801      	ldr	r0, [pc, #4]	@ (8005dc4 <__sfp_lock_acquire+0x8>)
 8005dbe:	f000 ba04 	b.w	80061ca <__retarget_lock_acquire_recursive>
 8005dc2:	bf00      	nop
 8005dc4:	20000431 	.word	0x20000431

08005dc8 <__sfp_lock_release>:
 8005dc8:	4801      	ldr	r0, [pc, #4]	@ (8005dd0 <__sfp_lock_release+0x8>)
 8005dca:	f000 b9ff 	b.w	80061cc <__retarget_lock_release_recursive>
 8005dce:	bf00      	nop
 8005dd0:	20000431 	.word	0x20000431

08005dd4 <__sinit>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	4604      	mov	r4, r0
 8005dd8:	f7ff fff0 	bl	8005dbc <__sfp_lock_acquire>
 8005ddc:	6a23      	ldr	r3, [r4, #32]
 8005dde:	b11b      	cbz	r3, 8005de8 <__sinit+0x14>
 8005de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005de4:	f7ff bff0 	b.w	8005dc8 <__sfp_lock_release>
 8005de8:	4b04      	ldr	r3, [pc, #16]	@ (8005dfc <__sinit+0x28>)
 8005dea:	6223      	str	r3, [r4, #32]
 8005dec:	4b04      	ldr	r3, [pc, #16]	@ (8005e00 <__sinit+0x2c>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f5      	bne.n	8005de0 <__sinit+0xc>
 8005df4:	f7ff ffc4 	bl	8005d80 <global_stdio_init.part.0>
 8005df8:	e7f2      	b.n	8005de0 <__sinit+0xc>
 8005dfa:	bf00      	nop
 8005dfc:	08005d41 	.word	0x08005d41
 8005e00:	20000428 	.word	0x20000428

08005e04 <_fwalk_sglue>:
 8005e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e08:	4607      	mov	r7, r0
 8005e0a:	4688      	mov	r8, r1
 8005e0c:	4614      	mov	r4, r2
 8005e0e:	2600      	movs	r6, #0
 8005e10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e14:	f1b9 0901 	subs.w	r9, r9, #1
 8005e18:	d505      	bpl.n	8005e26 <_fwalk_sglue+0x22>
 8005e1a:	6824      	ldr	r4, [r4, #0]
 8005e1c:	2c00      	cmp	r4, #0
 8005e1e:	d1f7      	bne.n	8005e10 <_fwalk_sglue+0xc>
 8005e20:	4630      	mov	r0, r6
 8005e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e26:	89ab      	ldrh	r3, [r5, #12]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d907      	bls.n	8005e3c <_fwalk_sglue+0x38>
 8005e2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e30:	3301      	adds	r3, #1
 8005e32:	d003      	beq.n	8005e3c <_fwalk_sglue+0x38>
 8005e34:	4629      	mov	r1, r5
 8005e36:	4638      	mov	r0, r7
 8005e38:	47c0      	blx	r8
 8005e3a:	4306      	orrs	r6, r0
 8005e3c:	3568      	adds	r5, #104	@ 0x68
 8005e3e:	e7e9      	b.n	8005e14 <_fwalk_sglue+0x10>

08005e40 <iprintf>:
 8005e40:	b40f      	push	{r0, r1, r2, r3}
 8005e42:	b507      	push	{r0, r1, r2, lr}
 8005e44:	4906      	ldr	r1, [pc, #24]	@ (8005e60 <iprintf+0x20>)
 8005e46:	ab04      	add	r3, sp, #16
 8005e48:	6808      	ldr	r0, [r1, #0]
 8005e4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e4e:	6881      	ldr	r1, [r0, #8]
 8005e50:	9301      	str	r3, [sp, #4]
 8005e52:	f001 fcc3 	bl	80077dc <_vfiprintf_r>
 8005e56:	b003      	add	sp, #12
 8005e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e5c:	b004      	add	sp, #16
 8005e5e:	4770      	bx	lr
 8005e60:	20000018 	.word	0x20000018

08005e64 <_puts_r>:
 8005e64:	6a03      	ldr	r3, [r0, #32]
 8005e66:	b570      	push	{r4, r5, r6, lr}
 8005e68:	4605      	mov	r5, r0
 8005e6a:	460e      	mov	r6, r1
 8005e6c:	6884      	ldr	r4, [r0, #8]
 8005e6e:	b90b      	cbnz	r3, 8005e74 <_puts_r+0x10>
 8005e70:	f7ff ffb0 	bl	8005dd4 <__sinit>
 8005e74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e76:	07db      	lsls	r3, r3, #31
 8005e78:	d405      	bmi.n	8005e86 <_puts_r+0x22>
 8005e7a:	89a3      	ldrh	r3, [r4, #12]
 8005e7c:	0598      	lsls	r0, r3, #22
 8005e7e:	d402      	bmi.n	8005e86 <_puts_r+0x22>
 8005e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e82:	f000 f9a2 	bl	80061ca <__retarget_lock_acquire_recursive>
 8005e86:	89a3      	ldrh	r3, [r4, #12]
 8005e88:	0719      	lsls	r1, r3, #28
 8005e8a:	d502      	bpl.n	8005e92 <_puts_r+0x2e>
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d135      	bne.n	8005efe <_puts_r+0x9a>
 8005e92:	4621      	mov	r1, r4
 8005e94:	4628      	mov	r0, r5
 8005e96:	f000 f8c5 	bl	8006024 <__swsetup_r>
 8005e9a:	b380      	cbz	r0, 8005efe <_puts_r+0x9a>
 8005e9c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005ea0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ea2:	07da      	lsls	r2, r3, #31
 8005ea4:	d405      	bmi.n	8005eb2 <_puts_r+0x4e>
 8005ea6:	89a3      	ldrh	r3, [r4, #12]
 8005ea8:	059b      	lsls	r3, r3, #22
 8005eaa:	d402      	bmi.n	8005eb2 <_puts_r+0x4e>
 8005eac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eae:	f000 f98d 	bl	80061cc <__retarget_lock_release_recursive>
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	bd70      	pop	{r4, r5, r6, pc}
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	da04      	bge.n	8005ec4 <_puts_r+0x60>
 8005eba:	69a2      	ldr	r2, [r4, #24]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	dc17      	bgt.n	8005ef0 <_puts_r+0x8c>
 8005ec0:	290a      	cmp	r1, #10
 8005ec2:	d015      	beq.n	8005ef0 <_puts_r+0x8c>
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	6022      	str	r2, [r4, #0]
 8005eca:	7019      	strb	r1, [r3, #0]
 8005ecc:	68a3      	ldr	r3, [r4, #8]
 8005ece:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	60a3      	str	r3, [r4, #8]
 8005ed6:	2900      	cmp	r1, #0
 8005ed8:	d1ed      	bne.n	8005eb6 <_puts_r+0x52>
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	da11      	bge.n	8005f02 <_puts_r+0x9e>
 8005ede:	4622      	mov	r2, r4
 8005ee0:	210a      	movs	r1, #10
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f000 f85f 	bl	8005fa6 <__swbuf_r>
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d0d7      	beq.n	8005e9c <_puts_r+0x38>
 8005eec:	250a      	movs	r5, #10
 8005eee:	e7d7      	b.n	8005ea0 <_puts_r+0x3c>
 8005ef0:	4622      	mov	r2, r4
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	f000 f857 	bl	8005fa6 <__swbuf_r>
 8005ef8:	3001      	adds	r0, #1
 8005efa:	d1e7      	bne.n	8005ecc <_puts_r+0x68>
 8005efc:	e7ce      	b.n	8005e9c <_puts_r+0x38>
 8005efe:	3e01      	subs	r6, #1
 8005f00:	e7e4      	b.n	8005ecc <_puts_r+0x68>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	1c5a      	adds	r2, r3, #1
 8005f06:	6022      	str	r2, [r4, #0]
 8005f08:	220a      	movs	r2, #10
 8005f0a:	701a      	strb	r2, [r3, #0]
 8005f0c:	e7ee      	b.n	8005eec <_puts_r+0x88>
	...

08005f10 <puts>:
 8005f10:	4b02      	ldr	r3, [pc, #8]	@ (8005f1c <puts+0xc>)
 8005f12:	4601      	mov	r1, r0
 8005f14:	6818      	ldr	r0, [r3, #0]
 8005f16:	f7ff bfa5 	b.w	8005e64 <_puts_r>
 8005f1a:	bf00      	nop
 8005f1c:	20000018 	.word	0x20000018

08005f20 <__sread>:
 8005f20:	b510      	push	{r4, lr}
 8005f22:	460c      	mov	r4, r1
 8005f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f28:	f000 f900 	bl	800612c <_read_r>
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	bfab      	itete	ge
 8005f30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f32:	89a3      	ldrhlt	r3, [r4, #12]
 8005f34:	181b      	addge	r3, r3, r0
 8005f36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f3a:	bfac      	ite	ge
 8005f3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f3e:	81a3      	strhlt	r3, [r4, #12]
 8005f40:	bd10      	pop	{r4, pc}

08005f42 <__swrite>:
 8005f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f46:	461f      	mov	r7, r3
 8005f48:	898b      	ldrh	r3, [r1, #12]
 8005f4a:	4605      	mov	r5, r0
 8005f4c:	05db      	lsls	r3, r3, #23
 8005f4e:	460c      	mov	r4, r1
 8005f50:	4616      	mov	r6, r2
 8005f52:	d505      	bpl.n	8005f60 <__swrite+0x1e>
 8005f54:	2302      	movs	r3, #2
 8005f56:	2200      	movs	r2, #0
 8005f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f5c:	f000 f8d4 	bl	8006108 <_lseek_r>
 8005f60:	89a3      	ldrh	r3, [r4, #12]
 8005f62:	4632      	mov	r2, r6
 8005f64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f68:	81a3      	strh	r3, [r4, #12]
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	463b      	mov	r3, r7
 8005f6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f76:	f000 b8eb 	b.w	8006150 <_write_r>

08005f7a <__sseek>:
 8005f7a:	b510      	push	{r4, lr}
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f82:	f000 f8c1 	bl	8006108 <_lseek_r>
 8005f86:	1c43      	adds	r3, r0, #1
 8005f88:	89a3      	ldrh	r3, [r4, #12]
 8005f8a:	bf15      	itete	ne
 8005f8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005f8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005f92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005f96:	81a3      	strheq	r3, [r4, #12]
 8005f98:	bf18      	it	ne
 8005f9a:	81a3      	strhne	r3, [r4, #12]
 8005f9c:	bd10      	pop	{r4, pc}

08005f9e <__sclose>:
 8005f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa2:	f000 b8a1 	b.w	80060e8 <_close_r>

08005fa6 <__swbuf_r>:
 8005fa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa8:	460e      	mov	r6, r1
 8005faa:	4614      	mov	r4, r2
 8005fac:	4605      	mov	r5, r0
 8005fae:	b118      	cbz	r0, 8005fb8 <__swbuf_r+0x12>
 8005fb0:	6a03      	ldr	r3, [r0, #32]
 8005fb2:	b90b      	cbnz	r3, 8005fb8 <__swbuf_r+0x12>
 8005fb4:	f7ff ff0e 	bl	8005dd4 <__sinit>
 8005fb8:	69a3      	ldr	r3, [r4, #24]
 8005fba:	60a3      	str	r3, [r4, #8]
 8005fbc:	89a3      	ldrh	r3, [r4, #12]
 8005fbe:	071a      	lsls	r2, r3, #28
 8005fc0:	d501      	bpl.n	8005fc6 <__swbuf_r+0x20>
 8005fc2:	6923      	ldr	r3, [r4, #16]
 8005fc4:	b943      	cbnz	r3, 8005fd8 <__swbuf_r+0x32>
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	4628      	mov	r0, r5
 8005fca:	f000 f82b 	bl	8006024 <__swsetup_r>
 8005fce:	b118      	cbz	r0, 8005fd8 <__swbuf_r+0x32>
 8005fd0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	6922      	ldr	r2, [r4, #16]
 8005fdc:	b2f6      	uxtb	r6, r6
 8005fde:	1a98      	subs	r0, r3, r2
 8005fe0:	6963      	ldr	r3, [r4, #20]
 8005fe2:	4637      	mov	r7, r6
 8005fe4:	4283      	cmp	r3, r0
 8005fe6:	dc05      	bgt.n	8005ff4 <__swbuf_r+0x4e>
 8005fe8:	4621      	mov	r1, r4
 8005fea:	4628      	mov	r0, r5
 8005fec:	f001 fd8e 	bl	8007b0c <_fflush_r>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d1ed      	bne.n	8005fd0 <__swbuf_r+0x2a>
 8005ff4:	68a3      	ldr	r3, [r4, #8]
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	60a3      	str	r3, [r4, #8]
 8005ffa:	6823      	ldr	r3, [r4, #0]
 8005ffc:	1c5a      	adds	r2, r3, #1
 8005ffe:	6022      	str	r2, [r4, #0]
 8006000:	701e      	strb	r6, [r3, #0]
 8006002:	6962      	ldr	r2, [r4, #20]
 8006004:	1c43      	adds	r3, r0, #1
 8006006:	429a      	cmp	r2, r3
 8006008:	d004      	beq.n	8006014 <__swbuf_r+0x6e>
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	07db      	lsls	r3, r3, #31
 800600e:	d5e1      	bpl.n	8005fd4 <__swbuf_r+0x2e>
 8006010:	2e0a      	cmp	r6, #10
 8006012:	d1df      	bne.n	8005fd4 <__swbuf_r+0x2e>
 8006014:	4621      	mov	r1, r4
 8006016:	4628      	mov	r0, r5
 8006018:	f001 fd78 	bl	8007b0c <_fflush_r>
 800601c:	2800      	cmp	r0, #0
 800601e:	d0d9      	beq.n	8005fd4 <__swbuf_r+0x2e>
 8006020:	e7d6      	b.n	8005fd0 <__swbuf_r+0x2a>
	...

08006024 <__swsetup_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	4b29      	ldr	r3, [pc, #164]	@ (80060cc <__swsetup_r+0xa8>)
 8006028:	4605      	mov	r5, r0
 800602a:	6818      	ldr	r0, [r3, #0]
 800602c:	460c      	mov	r4, r1
 800602e:	b118      	cbz	r0, 8006038 <__swsetup_r+0x14>
 8006030:	6a03      	ldr	r3, [r0, #32]
 8006032:	b90b      	cbnz	r3, 8006038 <__swsetup_r+0x14>
 8006034:	f7ff fece 	bl	8005dd4 <__sinit>
 8006038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800603c:	0719      	lsls	r1, r3, #28
 800603e:	d422      	bmi.n	8006086 <__swsetup_r+0x62>
 8006040:	06da      	lsls	r2, r3, #27
 8006042:	d407      	bmi.n	8006054 <__swsetup_r+0x30>
 8006044:	2209      	movs	r2, #9
 8006046:	602a      	str	r2, [r5, #0]
 8006048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800604c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006050:	81a3      	strh	r3, [r4, #12]
 8006052:	e033      	b.n	80060bc <__swsetup_r+0x98>
 8006054:	0758      	lsls	r0, r3, #29
 8006056:	d512      	bpl.n	800607e <__swsetup_r+0x5a>
 8006058:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800605a:	b141      	cbz	r1, 800606e <__swsetup_r+0x4a>
 800605c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006060:	4299      	cmp	r1, r3
 8006062:	d002      	beq.n	800606a <__swsetup_r+0x46>
 8006064:	4628      	mov	r0, r5
 8006066:	f000 ff13 	bl	8006e90 <_free_r>
 800606a:	2300      	movs	r3, #0
 800606c:	6363      	str	r3, [r4, #52]	@ 0x34
 800606e:	89a3      	ldrh	r3, [r4, #12]
 8006070:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006074:	81a3      	strh	r3, [r4, #12]
 8006076:	2300      	movs	r3, #0
 8006078:	6063      	str	r3, [r4, #4]
 800607a:	6923      	ldr	r3, [r4, #16]
 800607c:	6023      	str	r3, [r4, #0]
 800607e:	89a3      	ldrh	r3, [r4, #12]
 8006080:	f043 0308 	orr.w	r3, r3, #8
 8006084:	81a3      	strh	r3, [r4, #12]
 8006086:	6923      	ldr	r3, [r4, #16]
 8006088:	b94b      	cbnz	r3, 800609e <__swsetup_r+0x7a>
 800608a:	89a3      	ldrh	r3, [r4, #12]
 800608c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006094:	d003      	beq.n	800609e <__swsetup_r+0x7a>
 8006096:	4621      	mov	r1, r4
 8006098:	4628      	mov	r0, r5
 800609a:	f001 fd84 	bl	8007ba6 <__smakebuf_r>
 800609e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060a2:	f013 0201 	ands.w	r2, r3, #1
 80060a6:	d00a      	beq.n	80060be <__swsetup_r+0x9a>
 80060a8:	2200      	movs	r2, #0
 80060aa:	60a2      	str	r2, [r4, #8]
 80060ac:	6962      	ldr	r2, [r4, #20]
 80060ae:	4252      	negs	r2, r2
 80060b0:	61a2      	str	r2, [r4, #24]
 80060b2:	6922      	ldr	r2, [r4, #16]
 80060b4:	b942      	cbnz	r2, 80060c8 <__swsetup_r+0xa4>
 80060b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80060ba:	d1c5      	bne.n	8006048 <__swsetup_r+0x24>
 80060bc:	bd38      	pop	{r3, r4, r5, pc}
 80060be:	0799      	lsls	r1, r3, #30
 80060c0:	bf58      	it	pl
 80060c2:	6962      	ldrpl	r2, [r4, #20]
 80060c4:	60a2      	str	r2, [r4, #8]
 80060c6:	e7f4      	b.n	80060b2 <__swsetup_r+0x8e>
 80060c8:	2000      	movs	r0, #0
 80060ca:	e7f7      	b.n	80060bc <__swsetup_r+0x98>
 80060cc:	20000018 	.word	0x20000018

080060d0 <memset>:
 80060d0:	4603      	mov	r3, r0
 80060d2:	4402      	add	r2, r0
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d100      	bne.n	80060da <memset+0xa>
 80060d8:	4770      	bx	lr
 80060da:	f803 1b01 	strb.w	r1, [r3], #1
 80060de:	e7f9      	b.n	80060d4 <memset+0x4>

080060e0 <_localeconv_r>:
 80060e0:	4800      	ldr	r0, [pc, #0]	@ (80060e4 <_localeconv_r+0x4>)
 80060e2:	4770      	bx	lr
 80060e4:	20000158 	.word	0x20000158

080060e8 <_close_r>:
 80060e8:	b538      	push	{r3, r4, r5, lr}
 80060ea:	2300      	movs	r3, #0
 80060ec:	4d05      	ldr	r5, [pc, #20]	@ (8006104 <_close_r+0x1c>)
 80060ee:	4604      	mov	r4, r0
 80060f0:	4608      	mov	r0, r1
 80060f2:	602b      	str	r3, [r5, #0]
 80060f4:	f7fb fbe9 	bl	80018ca <_close>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d102      	bne.n	8006102 <_close_r+0x1a>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	b103      	cbz	r3, 8006102 <_close_r+0x1a>
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	2000042c 	.word	0x2000042c

08006108 <_lseek_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4604      	mov	r4, r0
 800610c:	4608      	mov	r0, r1
 800610e:	4611      	mov	r1, r2
 8006110:	2200      	movs	r2, #0
 8006112:	4d05      	ldr	r5, [pc, #20]	@ (8006128 <_lseek_r+0x20>)
 8006114:	602a      	str	r2, [r5, #0]
 8006116:	461a      	mov	r2, r3
 8006118:	f7fb fbfb 	bl	8001912 <_lseek>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d102      	bne.n	8006126 <_lseek_r+0x1e>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	b103      	cbz	r3, 8006126 <_lseek_r+0x1e>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	bd38      	pop	{r3, r4, r5, pc}
 8006128:	2000042c 	.word	0x2000042c

0800612c <_read_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4604      	mov	r4, r0
 8006130:	4608      	mov	r0, r1
 8006132:	4611      	mov	r1, r2
 8006134:	2200      	movs	r2, #0
 8006136:	4d05      	ldr	r5, [pc, #20]	@ (800614c <_read_r+0x20>)
 8006138:	602a      	str	r2, [r5, #0]
 800613a:	461a      	mov	r2, r3
 800613c:	f7fb fb8c 	bl	8001858 <_read>
 8006140:	1c43      	adds	r3, r0, #1
 8006142:	d102      	bne.n	800614a <_read_r+0x1e>
 8006144:	682b      	ldr	r3, [r5, #0]
 8006146:	b103      	cbz	r3, 800614a <_read_r+0x1e>
 8006148:	6023      	str	r3, [r4, #0]
 800614a:	bd38      	pop	{r3, r4, r5, pc}
 800614c:	2000042c 	.word	0x2000042c

08006150 <_write_r>:
 8006150:	b538      	push	{r3, r4, r5, lr}
 8006152:	4604      	mov	r4, r0
 8006154:	4608      	mov	r0, r1
 8006156:	4611      	mov	r1, r2
 8006158:	2200      	movs	r2, #0
 800615a:	4d05      	ldr	r5, [pc, #20]	@ (8006170 <_write_r+0x20>)
 800615c:	602a      	str	r2, [r5, #0]
 800615e:	461a      	mov	r2, r3
 8006160:	f7fb fb97 	bl	8001892 <_write>
 8006164:	1c43      	adds	r3, r0, #1
 8006166:	d102      	bne.n	800616e <_write_r+0x1e>
 8006168:	682b      	ldr	r3, [r5, #0]
 800616a:	b103      	cbz	r3, 800616e <_write_r+0x1e>
 800616c:	6023      	str	r3, [r4, #0]
 800616e:	bd38      	pop	{r3, r4, r5, pc}
 8006170:	2000042c 	.word	0x2000042c

08006174 <__errno>:
 8006174:	4b01      	ldr	r3, [pc, #4]	@ (800617c <__errno+0x8>)
 8006176:	6818      	ldr	r0, [r3, #0]
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	20000018 	.word	0x20000018

08006180 <__libc_init_array>:
 8006180:	b570      	push	{r4, r5, r6, lr}
 8006182:	2600      	movs	r6, #0
 8006184:	4d0c      	ldr	r5, [pc, #48]	@ (80061b8 <__libc_init_array+0x38>)
 8006186:	4c0d      	ldr	r4, [pc, #52]	@ (80061bc <__libc_init_array+0x3c>)
 8006188:	1b64      	subs	r4, r4, r5
 800618a:	10a4      	asrs	r4, r4, #2
 800618c:	42a6      	cmp	r6, r4
 800618e:	d109      	bne.n	80061a4 <__libc_init_array+0x24>
 8006190:	f002 f820 	bl	80081d4 <_init>
 8006194:	2600      	movs	r6, #0
 8006196:	4d0a      	ldr	r5, [pc, #40]	@ (80061c0 <__libc_init_array+0x40>)
 8006198:	4c0a      	ldr	r4, [pc, #40]	@ (80061c4 <__libc_init_array+0x44>)
 800619a:	1b64      	subs	r4, r4, r5
 800619c:	10a4      	asrs	r4, r4, #2
 800619e:	42a6      	cmp	r6, r4
 80061a0:	d105      	bne.n	80061ae <__libc_init_array+0x2e>
 80061a2:	bd70      	pop	{r4, r5, r6, pc}
 80061a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061a8:	4798      	blx	r3
 80061aa:	3601      	adds	r6, #1
 80061ac:	e7ee      	b.n	800618c <__libc_init_array+0xc>
 80061ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b2:	4798      	blx	r3
 80061b4:	3601      	adds	r6, #1
 80061b6:	e7f2      	b.n	800619e <__libc_init_array+0x1e>
 80061b8:	080085f0 	.word	0x080085f0
 80061bc:	080085f0 	.word	0x080085f0
 80061c0:	080085f0 	.word	0x080085f0
 80061c4:	080085f4 	.word	0x080085f4

080061c8 <__retarget_lock_init_recursive>:
 80061c8:	4770      	bx	lr

080061ca <__retarget_lock_acquire_recursive>:
 80061ca:	4770      	bx	lr

080061cc <__retarget_lock_release_recursive>:
 80061cc:	4770      	bx	lr

080061ce <memchr>:
 80061ce:	4603      	mov	r3, r0
 80061d0:	b510      	push	{r4, lr}
 80061d2:	b2c9      	uxtb	r1, r1
 80061d4:	4402      	add	r2, r0
 80061d6:	4293      	cmp	r3, r2
 80061d8:	4618      	mov	r0, r3
 80061da:	d101      	bne.n	80061e0 <memchr+0x12>
 80061dc:	2000      	movs	r0, #0
 80061de:	e003      	b.n	80061e8 <memchr+0x1a>
 80061e0:	7804      	ldrb	r4, [r0, #0]
 80061e2:	3301      	adds	r3, #1
 80061e4:	428c      	cmp	r4, r1
 80061e6:	d1f6      	bne.n	80061d6 <memchr+0x8>
 80061e8:	bd10      	pop	{r4, pc}

080061ea <quorem>:
 80061ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ee:	6903      	ldr	r3, [r0, #16]
 80061f0:	690c      	ldr	r4, [r1, #16]
 80061f2:	4607      	mov	r7, r0
 80061f4:	42a3      	cmp	r3, r4
 80061f6:	db7e      	blt.n	80062f6 <quorem+0x10c>
 80061f8:	3c01      	subs	r4, #1
 80061fa:	00a3      	lsls	r3, r4, #2
 80061fc:	f100 0514 	add.w	r5, r0, #20
 8006200:	f101 0814 	add.w	r8, r1, #20
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800620a:	9301      	str	r3, [sp, #4]
 800620c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006210:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006214:	3301      	adds	r3, #1
 8006216:	429a      	cmp	r2, r3
 8006218:	fbb2 f6f3 	udiv	r6, r2, r3
 800621c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006220:	d32e      	bcc.n	8006280 <quorem+0x96>
 8006222:	f04f 0a00 	mov.w	sl, #0
 8006226:	46c4      	mov	ip, r8
 8006228:	46ae      	mov	lr, r5
 800622a:	46d3      	mov	fp, sl
 800622c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006230:	b298      	uxth	r0, r3
 8006232:	fb06 a000 	mla	r0, r6, r0, sl
 8006236:	0c1b      	lsrs	r3, r3, #16
 8006238:	0c02      	lsrs	r2, r0, #16
 800623a:	fb06 2303 	mla	r3, r6, r3, r2
 800623e:	f8de 2000 	ldr.w	r2, [lr]
 8006242:	b280      	uxth	r0, r0
 8006244:	b292      	uxth	r2, r2
 8006246:	1a12      	subs	r2, r2, r0
 8006248:	445a      	add	r2, fp
 800624a:	f8de 0000 	ldr.w	r0, [lr]
 800624e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006252:	b29b      	uxth	r3, r3
 8006254:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006258:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800625c:	b292      	uxth	r2, r2
 800625e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006262:	45e1      	cmp	r9, ip
 8006264:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006268:	f84e 2b04 	str.w	r2, [lr], #4
 800626c:	d2de      	bcs.n	800622c <quorem+0x42>
 800626e:	9b00      	ldr	r3, [sp, #0]
 8006270:	58eb      	ldr	r3, [r5, r3]
 8006272:	b92b      	cbnz	r3, 8006280 <quorem+0x96>
 8006274:	9b01      	ldr	r3, [sp, #4]
 8006276:	3b04      	subs	r3, #4
 8006278:	429d      	cmp	r5, r3
 800627a:	461a      	mov	r2, r3
 800627c:	d32f      	bcc.n	80062de <quorem+0xf4>
 800627e:	613c      	str	r4, [r7, #16]
 8006280:	4638      	mov	r0, r7
 8006282:	f001 f97b 	bl	800757c <__mcmp>
 8006286:	2800      	cmp	r0, #0
 8006288:	db25      	blt.n	80062d6 <quorem+0xec>
 800628a:	4629      	mov	r1, r5
 800628c:	2000      	movs	r0, #0
 800628e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006292:	f8d1 c000 	ldr.w	ip, [r1]
 8006296:	fa1f fe82 	uxth.w	lr, r2
 800629a:	fa1f f38c 	uxth.w	r3, ip
 800629e:	eba3 030e 	sub.w	r3, r3, lr
 80062a2:	4403      	add	r3, r0
 80062a4:	0c12      	lsrs	r2, r2, #16
 80062a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80062aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062b4:	45c1      	cmp	r9, r8
 80062b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80062ba:	f841 3b04 	str.w	r3, [r1], #4
 80062be:	d2e6      	bcs.n	800628e <quorem+0xa4>
 80062c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062c8:	b922      	cbnz	r2, 80062d4 <quorem+0xea>
 80062ca:	3b04      	subs	r3, #4
 80062cc:	429d      	cmp	r5, r3
 80062ce:	461a      	mov	r2, r3
 80062d0:	d30b      	bcc.n	80062ea <quorem+0x100>
 80062d2:	613c      	str	r4, [r7, #16]
 80062d4:	3601      	adds	r6, #1
 80062d6:	4630      	mov	r0, r6
 80062d8:	b003      	add	sp, #12
 80062da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062de:	6812      	ldr	r2, [r2, #0]
 80062e0:	3b04      	subs	r3, #4
 80062e2:	2a00      	cmp	r2, #0
 80062e4:	d1cb      	bne.n	800627e <quorem+0x94>
 80062e6:	3c01      	subs	r4, #1
 80062e8:	e7c6      	b.n	8006278 <quorem+0x8e>
 80062ea:	6812      	ldr	r2, [r2, #0]
 80062ec:	3b04      	subs	r3, #4
 80062ee:	2a00      	cmp	r2, #0
 80062f0:	d1ef      	bne.n	80062d2 <quorem+0xe8>
 80062f2:	3c01      	subs	r4, #1
 80062f4:	e7ea      	b.n	80062cc <quorem+0xe2>
 80062f6:	2000      	movs	r0, #0
 80062f8:	e7ee      	b.n	80062d8 <quorem+0xee>
 80062fa:	0000      	movs	r0, r0
 80062fc:	0000      	movs	r0, r0
	...

08006300 <_dtoa_r>:
 8006300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006304:	4614      	mov	r4, r2
 8006306:	461d      	mov	r5, r3
 8006308:	69c7      	ldr	r7, [r0, #28]
 800630a:	b097      	sub	sp, #92	@ 0x5c
 800630c:	4683      	mov	fp, r0
 800630e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006312:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006314:	b97f      	cbnz	r7, 8006336 <_dtoa_r+0x36>
 8006316:	2010      	movs	r0, #16
 8006318:	f000 fe02 	bl	8006f20 <malloc>
 800631c:	4602      	mov	r2, r0
 800631e:	f8cb 001c 	str.w	r0, [fp, #28]
 8006322:	b920      	cbnz	r0, 800632e <_dtoa_r+0x2e>
 8006324:	21ef      	movs	r1, #239	@ 0xef
 8006326:	4ba8      	ldr	r3, [pc, #672]	@ (80065c8 <_dtoa_r+0x2c8>)
 8006328:	48a8      	ldr	r0, [pc, #672]	@ (80065cc <_dtoa_r+0x2cc>)
 800632a:	f001 fcb9 	bl	8007ca0 <__assert_func>
 800632e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006332:	6007      	str	r7, [r0, #0]
 8006334:	60c7      	str	r7, [r0, #12]
 8006336:	f8db 301c 	ldr.w	r3, [fp, #28]
 800633a:	6819      	ldr	r1, [r3, #0]
 800633c:	b159      	cbz	r1, 8006356 <_dtoa_r+0x56>
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	2301      	movs	r3, #1
 8006342:	4093      	lsls	r3, r2
 8006344:	604a      	str	r2, [r1, #4]
 8006346:	608b      	str	r3, [r1, #8]
 8006348:	4658      	mov	r0, fp
 800634a:	f000 fedf 	bl	800710c <_Bfree>
 800634e:	2200      	movs	r2, #0
 8006350:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	1e2b      	subs	r3, r5, #0
 8006358:	bfaf      	iteee	ge
 800635a:	2300      	movge	r3, #0
 800635c:	2201      	movlt	r2, #1
 800635e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006362:	9303      	strlt	r3, [sp, #12]
 8006364:	bfa8      	it	ge
 8006366:	6033      	strge	r3, [r6, #0]
 8006368:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800636c:	4b98      	ldr	r3, [pc, #608]	@ (80065d0 <_dtoa_r+0x2d0>)
 800636e:	bfb8      	it	lt
 8006370:	6032      	strlt	r2, [r6, #0]
 8006372:	ea33 0308 	bics.w	r3, r3, r8
 8006376:	d112      	bne.n	800639e <_dtoa_r+0x9e>
 8006378:	f242 730f 	movw	r3, #9999	@ 0x270f
 800637c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800637e:	6013      	str	r3, [r2, #0]
 8006380:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006384:	4323      	orrs	r3, r4
 8006386:	f000 8550 	beq.w	8006e2a <_dtoa_r+0xb2a>
 800638a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800638c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80065d4 <_dtoa_r+0x2d4>
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 8552 	beq.w	8006e3a <_dtoa_r+0xb3a>
 8006396:	f10a 0303 	add.w	r3, sl, #3
 800639a:	f000 bd4c 	b.w	8006e36 <_dtoa_r+0xb36>
 800639e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80063a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063aa:	2200      	movs	r2, #0
 80063ac:	2300      	movs	r3, #0
 80063ae:	f7fa fafb 	bl	80009a8 <__aeabi_dcmpeq>
 80063b2:	4607      	mov	r7, r0
 80063b4:	b158      	cbz	r0, 80063ce <_dtoa_r+0xce>
 80063b6:	2301      	movs	r3, #1
 80063b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80063be:	b113      	cbz	r3, 80063c6 <_dtoa_r+0xc6>
 80063c0:	4b85      	ldr	r3, [pc, #532]	@ (80065d8 <_dtoa_r+0x2d8>)
 80063c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80063c4:	6013      	str	r3, [r2, #0]
 80063c6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80065dc <_dtoa_r+0x2dc>
 80063ca:	f000 bd36 	b.w	8006e3a <_dtoa_r+0xb3a>
 80063ce:	ab14      	add	r3, sp, #80	@ 0x50
 80063d0:	9301      	str	r3, [sp, #4]
 80063d2:	ab15      	add	r3, sp, #84	@ 0x54
 80063d4:	9300      	str	r3, [sp, #0]
 80063d6:	4658      	mov	r0, fp
 80063d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80063dc:	f001 f97e 	bl	80076dc <__d2b>
 80063e0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80063e4:	4681      	mov	r9, r0
 80063e6:	2e00      	cmp	r6, #0
 80063e8:	d077      	beq.n	80064da <_dtoa_r+0x1da>
 80063ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063f0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80063f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063f8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80063fc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006400:	9712      	str	r7, [sp, #72]	@ 0x48
 8006402:	4619      	mov	r1, r3
 8006404:	2200      	movs	r2, #0
 8006406:	4b76      	ldr	r3, [pc, #472]	@ (80065e0 <_dtoa_r+0x2e0>)
 8006408:	f7f9 feae 	bl	8000168 <__aeabi_dsub>
 800640c:	a368      	add	r3, pc, #416	@ (adr r3, 80065b0 <_dtoa_r+0x2b0>)
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	f7fa f861 	bl	80004d8 <__aeabi_dmul>
 8006416:	a368      	add	r3, pc, #416	@ (adr r3, 80065b8 <_dtoa_r+0x2b8>)
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f7f9 fea6 	bl	800016c <__adddf3>
 8006420:	4604      	mov	r4, r0
 8006422:	4630      	mov	r0, r6
 8006424:	460d      	mov	r5, r1
 8006426:	f7f9 ffed 	bl	8000404 <__aeabi_i2d>
 800642a:	a365      	add	r3, pc, #404	@ (adr r3, 80065c0 <_dtoa_r+0x2c0>)
 800642c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006430:	f7fa f852 	bl	80004d8 <__aeabi_dmul>
 8006434:	4602      	mov	r2, r0
 8006436:	460b      	mov	r3, r1
 8006438:	4620      	mov	r0, r4
 800643a:	4629      	mov	r1, r5
 800643c:	f7f9 fe96 	bl	800016c <__adddf3>
 8006440:	4604      	mov	r4, r0
 8006442:	460d      	mov	r5, r1
 8006444:	f7fa faf8 	bl	8000a38 <__aeabi_d2iz>
 8006448:	2200      	movs	r2, #0
 800644a:	4607      	mov	r7, r0
 800644c:	2300      	movs	r3, #0
 800644e:	4620      	mov	r0, r4
 8006450:	4629      	mov	r1, r5
 8006452:	f7fa fab3 	bl	80009bc <__aeabi_dcmplt>
 8006456:	b140      	cbz	r0, 800646a <_dtoa_r+0x16a>
 8006458:	4638      	mov	r0, r7
 800645a:	f7f9 ffd3 	bl	8000404 <__aeabi_i2d>
 800645e:	4622      	mov	r2, r4
 8006460:	462b      	mov	r3, r5
 8006462:	f7fa faa1 	bl	80009a8 <__aeabi_dcmpeq>
 8006466:	b900      	cbnz	r0, 800646a <_dtoa_r+0x16a>
 8006468:	3f01      	subs	r7, #1
 800646a:	2f16      	cmp	r7, #22
 800646c:	d853      	bhi.n	8006516 <_dtoa_r+0x216>
 800646e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006472:	4b5c      	ldr	r3, [pc, #368]	@ (80065e4 <_dtoa_r+0x2e4>)
 8006474:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800647c:	f7fa fa9e 	bl	80009bc <__aeabi_dcmplt>
 8006480:	2800      	cmp	r0, #0
 8006482:	d04a      	beq.n	800651a <_dtoa_r+0x21a>
 8006484:	2300      	movs	r3, #0
 8006486:	3f01      	subs	r7, #1
 8006488:	930f      	str	r3, [sp, #60]	@ 0x3c
 800648a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800648c:	1b9b      	subs	r3, r3, r6
 800648e:	1e5a      	subs	r2, r3, #1
 8006490:	bf46      	itte	mi
 8006492:	f1c3 0801 	rsbmi	r8, r3, #1
 8006496:	2300      	movmi	r3, #0
 8006498:	f04f 0800 	movpl.w	r8, #0
 800649c:	9209      	str	r2, [sp, #36]	@ 0x24
 800649e:	bf48      	it	mi
 80064a0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80064a2:	2f00      	cmp	r7, #0
 80064a4:	db3b      	blt.n	800651e <_dtoa_r+0x21e>
 80064a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064a8:	970e      	str	r7, [sp, #56]	@ 0x38
 80064aa:	443b      	add	r3, r7
 80064ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ae:	2300      	movs	r3, #0
 80064b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80064b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064b4:	2b09      	cmp	r3, #9
 80064b6:	d866      	bhi.n	8006586 <_dtoa_r+0x286>
 80064b8:	2b05      	cmp	r3, #5
 80064ba:	bfc4      	itt	gt
 80064bc:	3b04      	subgt	r3, #4
 80064be:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80064c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064c2:	bfc8      	it	gt
 80064c4:	2400      	movgt	r4, #0
 80064c6:	f1a3 0302 	sub.w	r3, r3, #2
 80064ca:	bfd8      	it	le
 80064cc:	2401      	movle	r4, #1
 80064ce:	2b03      	cmp	r3, #3
 80064d0:	d864      	bhi.n	800659c <_dtoa_r+0x29c>
 80064d2:	e8df f003 	tbb	[pc, r3]
 80064d6:	382b      	.short	0x382b
 80064d8:	5636      	.short	0x5636
 80064da:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80064de:	441e      	add	r6, r3
 80064e0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80064e4:	2b20      	cmp	r3, #32
 80064e6:	bfc1      	itttt	gt
 80064e8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80064ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80064f0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80064f4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80064f8:	bfd6      	itet	le
 80064fa:	f1c3 0320 	rsble	r3, r3, #32
 80064fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8006502:	fa04 f003 	lslle.w	r0, r4, r3
 8006506:	f7f9 ff6d 	bl	80003e4 <__aeabi_ui2d>
 800650a:	2201      	movs	r2, #1
 800650c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006510:	3e01      	subs	r6, #1
 8006512:	9212      	str	r2, [sp, #72]	@ 0x48
 8006514:	e775      	b.n	8006402 <_dtoa_r+0x102>
 8006516:	2301      	movs	r3, #1
 8006518:	e7b6      	b.n	8006488 <_dtoa_r+0x188>
 800651a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800651c:	e7b5      	b.n	800648a <_dtoa_r+0x18a>
 800651e:	427b      	negs	r3, r7
 8006520:	930a      	str	r3, [sp, #40]	@ 0x28
 8006522:	2300      	movs	r3, #0
 8006524:	eba8 0807 	sub.w	r8, r8, r7
 8006528:	930e      	str	r3, [sp, #56]	@ 0x38
 800652a:	e7c2      	b.n	80064b2 <_dtoa_r+0x1b2>
 800652c:	2300      	movs	r3, #0
 800652e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006530:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006532:	2b00      	cmp	r3, #0
 8006534:	dc35      	bgt.n	80065a2 <_dtoa_r+0x2a2>
 8006536:	2301      	movs	r3, #1
 8006538:	461a      	mov	r2, r3
 800653a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800653e:	9221      	str	r2, [sp, #132]	@ 0x84
 8006540:	e00b      	b.n	800655a <_dtoa_r+0x25a>
 8006542:	2301      	movs	r3, #1
 8006544:	e7f3      	b.n	800652e <_dtoa_r+0x22e>
 8006546:	2300      	movs	r3, #0
 8006548:	930b      	str	r3, [sp, #44]	@ 0x2c
 800654a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	9308      	str	r3, [sp, #32]
 8006550:	3301      	adds	r3, #1
 8006552:	2b01      	cmp	r3, #1
 8006554:	9307      	str	r3, [sp, #28]
 8006556:	bfb8      	it	lt
 8006558:	2301      	movlt	r3, #1
 800655a:	2100      	movs	r1, #0
 800655c:	2204      	movs	r2, #4
 800655e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006562:	f102 0514 	add.w	r5, r2, #20
 8006566:	429d      	cmp	r5, r3
 8006568:	d91f      	bls.n	80065aa <_dtoa_r+0x2aa>
 800656a:	6041      	str	r1, [r0, #4]
 800656c:	4658      	mov	r0, fp
 800656e:	f000 fd8d 	bl	800708c <_Balloc>
 8006572:	4682      	mov	sl, r0
 8006574:	2800      	cmp	r0, #0
 8006576:	d139      	bne.n	80065ec <_dtoa_r+0x2ec>
 8006578:	4602      	mov	r2, r0
 800657a:	f240 11af 	movw	r1, #431	@ 0x1af
 800657e:	4b1a      	ldr	r3, [pc, #104]	@ (80065e8 <_dtoa_r+0x2e8>)
 8006580:	e6d2      	b.n	8006328 <_dtoa_r+0x28>
 8006582:	2301      	movs	r3, #1
 8006584:	e7e0      	b.n	8006548 <_dtoa_r+0x248>
 8006586:	2401      	movs	r4, #1
 8006588:	2300      	movs	r3, #0
 800658a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800658c:	9320      	str	r3, [sp, #128]	@ 0x80
 800658e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006592:	2200      	movs	r2, #0
 8006594:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006598:	2312      	movs	r3, #18
 800659a:	e7d0      	b.n	800653e <_dtoa_r+0x23e>
 800659c:	2301      	movs	r3, #1
 800659e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065a0:	e7f5      	b.n	800658e <_dtoa_r+0x28e>
 80065a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065a4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80065a8:	e7d7      	b.n	800655a <_dtoa_r+0x25a>
 80065aa:	3101      	adds	r1, #1
 80065ac:	0052      	lsls	r2, r2, #1
 80065ae:	e7d8      	b.n	8006562 <_dtoa_r+0x262>
 80065b0:	636f4361 	.word	0x636f4361
 80065b4:	3fd287a7 	.word	0x3fd287a7
 80065b8:	8b60c8b3 	.word	0x8b60c8b3
 80065bc:	3fc68a28 	.word	0x3fc68a28
 80065c0:	509f79fb 	.word	0x509f79fb
 80065c4:	3fd34413 	.word	0x3fd34413
 80065c8:	080082b7 	.word	0x080082b7
 80065cc:	080082ce 	.word	0x080082ce
 80065d0:	7ff00000 	.word	0x7ff00000
 80065d4:	080082b3 	.word	0x080082b3
 80065d8:	08008287 	.word	0x08008287
 80065dc:	08008286 	.word	0x08008286
 80065e0:	3ff80000 	.word	0x3ff80000
 80065e4:	080083c8 	.word	0x080083c8
 80065e8:	08008326 	.word	0x08008326
 80065ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80065f0:	6018      	str	r0, [r3, #0]
 80065f2:	9b07      	ldr	r3, [sp, #28]
 80065f4:	2b0e      	cmp	r3, #14
 80065f6:	f200 80a4 	bhi.w	8006742 <_dtoa_r+0x442>
 80065fa:	2c00      	cmp	r4, #0
 80065fc:	f000 80a1 	beq.w	8006742 <_dtoa_r+0x442>
 8006600:	2f00      	cmp	r7, #0
 8006602:	dd33      	ble.n	800666c <_dtoa_r+0x36c>
 8006604:	4b86      	ldr	r3, [pc, #536]	@ (8006820 <_dtoa_r+0x520>)
 8006606:	f007 020f 	and.w	r2, r7, #15
 800660a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800660e:	05f8      	lsls	r0, r7, #23
 8006610:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006614:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006618:	ea4f 1427 	mov.w	r4, r7, asr #4
 800661c:	d516      	bpl.n	800664c <_dtoa_r+0x34c>
 800661e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006622:	4b80      	ldr	r3, [pc, #512]	@ (8006824 <_dtoa_r+0x524>)
 8006624:	2603      	movs	r6, #3
 8006626:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800662a:	f7fa f87f 	bl	800072c <__aeabi_ddiv>
 800662e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006632:	f004 040f 	and.w	r4, r4, #15
 8006636:	4d7b      	ldr	r5, [pc, #492]	@ (8006824 <_dtoa_r+0x524>)
 8006638:	b954      	cbnz	r4, 8006650 <_dtoa_r+0x350>
 800663a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800663e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006642:	f7fa f873 	bl	800072c <__aeabi_ddiv>
 8006646:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800664a:	e028      	b.n	800669e <_dtoa_r+0x39e>
 800664c:	2602      	movs	r6, #2
 800664e:	e7f2      	b.n	8006636 <_dtoa_r+0x336>
 8006650:	07e1      	lsls	r1, r4, #31
 8006652:	d508      	bpl.n	8006666 <_dtoa_r+0x366>
 8006654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006658:	e9d5 2300 	ldrd	r2, r3, [r5]
 800665c:	f7f9 ff3c 	bl	80004d8 <__aeabi_dmul>
 8006660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006664:	3601      	adds	r6, #1
 8006666:	1064      	asrs	r4, r4, #1
 8006668:	3508      	adds	r5, #8
 800666a:	e7e5      	b.n	8006638 <_dtoa_r+0x338>
 800666c:	f000 80d2 	beq.w	8006814 <_dtoa_r+0x514>
 8006670:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006674:	427c      	negs	r4, r7
 8006676:	4b6a      	ldr	r3, [pc, #424]	@ (8006820 <_dtoa_r+0x520>)
 8006678:	f004 020f 	and.w	r2, r4, #15
 800667c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006684:	f7f9 ff28 	bl	80004d8 <__aeabi_dmul>
 8006688:	2602      	movs	r6, #2
 800668a:	2300      	movs	r3, #0
 800668c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006690:	4d64      	ldr	r5, [pc, #400]	@ (8006824 <_dtoa_r+0x524>)
 8006692:	1124      	asrs	r4, r4, #4
 8006694:	2c00      	cmp	r4, #0
 8006696:	f040 80b2 	bne.w	80067fe <_dtoa_r+0x4fe>
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1d3      	bne.n	8006646 <_dtoa_r+0x346>
 800669e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80066a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 80b7 	beq.w	8006818 <_dtoa_r+0x518>
 80066aa:	2200      	movs	r2, #0
 80066ac:	4620      	mov	r0, r4
 80066ae:	4629      	mov	r1, r5
 80066b0:	4b5d      	ldr	r3, [pc, #372]	@ (8006828 <_dtoa_r+0x528>)
 80066b2:	f7fa f983 	bl	80009bc <__aeabi_dcmplt>
 80066b6:	2800      	cmp	r0, #0
 80066b8:	f000 80ae 	beq.w	8006818 <_dtoa_r+0x518>
 80066bc:	9b07      	ldr	r3, [sp, #28]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 80aa 	beq.w	8006818 <_dtoa_r+0x518>
 80066c4:	9b08      	ldr	r3, [sp, #32]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	dd37      	ble.n	800673a <_dtoa_r+0x43a>
 80066ca:	1e7b      	subs	r3, r7, #1
 80066cc:	4620      	mov	r0, r4
 80066ce:	9304      	str	r3, [sp, #16]
 80066d0:	2200      	movs	r2, #0
 80066d2:	4629      	mov	r1, r5
 80066d4:	4b55      	ldr	r3, [pc, #340]	@ (800682c <_dtoa_r+0x52c>)
 80066d6:	f7f9 feff 	bl	80004d8 <__aeabi_dmul>
 80066da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066de:	9c08      	ldr	r4, [sp, #32]
 80066e0:	3601      	adds	r6, #1
 80066e2:	4630      	mov	r0, r6
 80066e4:	f7f9 fe8e 	bl	8000404 <__aeabi_i2d>
 80066e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066ec:	f7f9 fef4 	bl	80004d8 <__aeabi_dmul>
 80066f0:	2200      	movs	r2, #0
 80066f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006830 <_dtoa_r+0x530>)
 80066f4:	f7f9 fd3a 	bl	800016c <__adddf3>
 80066f8:	4605      	mov	r5, r0
 80066fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80066fe:	2c00      	cmp	r4, #0
 8006700:	f040 809a 	bne.w	8006838 <_dtoa_r+0x538>
 8006704:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006708:	2200      	movs	r2, #0
 800670a:	4b4a      	ldr	r3, [pc, #296]	@ (8006834 <_dtoa_r+0x534>)
 800670c:	f7f9 fd2c 	bl	8000168 <__aeabi_dsub>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006718:	462a      	mov	r2, r5
 800671a:	4633      	mov	r3, r6
 800671c:	f7fa f96c 	bl	80009f8 <__aeabi_dcmpgt>
 8006720:	2800      	cmp	r0, #0
 8006722:	f040 828e 	bne.w	8006c42 <_dtoa_r+0x942>
 8006726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800672a:	462a      	mov	r2, r5
 800672c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006730:	f7fa f944 	bl	80009bc <__aeabi_dcmplt>
 8006734:	2800      	cmp	r0, #0
 8006736:	f040 8127 	bne.w	8006988 <_dtoa_r+0x688>
 800673a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800673e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006742:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006744:	2b00      	cmp	r3, #0
 8006746:	f2c0 8163 	blt.w	8006a10 <_dtoa_r+0x710>
 800674a:	2f0e      	cmp	r7, #14
 800674c:	f300 8160 	bgt.w	8006a10 <_dtoa_r+0x710>
 8006750:	4b33      	ldr	r3, [pc, #204]	@ (8006820 <_dtoa_r+0x520>)
 8006752:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006756:	e9d3 3400 	ldrd	r3, r4, [r3]
 800675a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800675e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006760:	2b00      	cmp	r3, #0
 8006762:	da03      	bge.n	800676c <_dtoa_r+0x46c>
 8006764:	9b07      	ldr	r3, [sp, #28]
 8006766:	2b00      	cmp	r3, #0
 8006768:	f340 8100 	ble.w	800696c <_dtoa_r+0x66c>
 800676c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006770:	4656      	mov	r6, sl
 8006772:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006776:	4620      	mov	r0, r4
 8006778:	4629      	mov	r1, r5
 800677a:	f7f9 ffd7 	bl	800072c <__aeabi_ddiv>
 800677e:	f7fa f95b 	bl	8000a38 <__aeabi_d2iz>
 8006782:	4680      	mov	r8, r0
 8006784:	f7f9 fe3e 	bl	8000404 <__aeabi_i2d>
 8006788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800678c:	f7f9 fea4 	bl	80004d8 <__aeabi_dmul>
 8006790:	4602      	mov	r2, r0
 8006792:	460b      	mov	r3, r1
 8006794:	4620      	mov	r0, r4
 8006796:	4629      	mov	r1, r5
 8006798:	f7f9 fce6 	bl	8000168 <__aeabi_dsub>
 800679c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80067a0:	9d07      	ldr	r5, [sp, #28]
 80067a2:	f806 4b01 	strb.w	r4, [r6], #1
 80067a6:	eba6 040a 	sub.w	r4, r6, sl
 80067aa:	42a5      	cmp	r5, r4
 80067ac:	4602      	mov	r2, r0
 80067ae:	460b      	mov	r3, r1
 80067b0:	f040 8116 	bne.w	80069e0 <_dtoa_r+0x6e0>
 80067b4:	f7f9 fcda 	bl	800016c <__adddf3>
 80067b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067bc:	4604      	mov	r4, r0
 80067be:	460d      	mov	r5, r1
 80067c0:	f7fa f91a 	bl	80009f8 <__aeabi_dcmpgt>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	f040 80f8 	bne.w	80069ba <_dtoa_r+0x6ba>
 80067ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ce:	4620      	mov	r0, r4
 80067d0:	4629      	mov	r1, r5
 80067d2:	f7fa f8e9 	bl	80009a8 <__aeabi_dcmpeq>
 80067d6:	b118      	cbz	r0, 80067e0 <_dtoa_r+0x4e0>
 80067d8:	f018 0f01 	tst.w	r8, #1
 80067dc:	f040 80ed 	bne.w	80069ba <_dtoa_r+0x6ba>
 80067e0:	4649      	mov	r1, r9
 80067e2:	4658      	mov	r0, fp
 80067e4:	f000 fc92 	bl	800710c <_Bfree>
 80067e8:	2300      	movs	r3, #0
 80067ea:	7033      	strb	r3, [r6, #0]
 80067ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80067ee:	3701      	adds	r7, #1
 80067f0:	601f      	str	r7, [r3, #0]
 80067f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f000 8320 	beq.w	8006e3a <_dtoa_r+0xb3a>
 80067fa:	601e      	str	r6, [r3, #0]
 80067fc:	e31d      	b.n	8006e3a <_dtoa_r+0xb3a>
 80067fe:	07e2      	lsls	r2, r4, #31
 8006800:	d505      	bpl.n	800680e <_dtoa_r+0x50e>
 8006802:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006806:	f7f9 fe67 	bl	80004d8 <__aeabi_dmul>
 800680a:	2301      	movs	r3, #1
 800680c:	3601      	adds	r6, #1
 800680e:	1064      	asrs	r4, r4, #1
 8006810:	3508      	adds	r5, #8
 8006812:	e73f      	b.n	8006694 <_dtoa_r+0x394>
 8006814:	2602      	movs	r6, #2
 8006816:	e742      	b.n	800669e <_dtoa_r+0x39e>
 8006818:	9c07      	ldr	r4, [sp, #28]
 800681a:	9704      	str	r7, [sp, #16]
 800681c:	e761      	b.n	80066e2 <_dtoa_r+0x3e2>
 800681e:	bf00      	nop
 8006820:	080083c8 	.word	0x080083c8
 8006824:	080083a0 	.word	0x080083a0
 8006828:	3ff00000 	.word	0x3ff00000
 800682c:	40240000 	.word	0x40240000
 8006830:	401c0000 	.word	0x401c0000
 8006834:	40140000 	.word	0x40140000
 8006838:	4b70      	ldr	r3, [pc, #448]	@ (80069fc <_dtoa_r+0x6fc>)
 800683a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800683c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006840:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006844:	4454      	add	r4, sl
 8006846:	2900      	cmp	r1, #0
 8006848:	d045      	beq.n	80068d6 <_dtoa_r+0x5d6>
 800684a:	2000      	movs	r0, #0
 800684c:	496c      	ldr	r1, [pc, #432]	@ (8006a00 <_dtoa_r+0x700>)
 800684e:	f7f9 ff6d 	bl	800072c <__aeabi_ddiv>
 8006852:	4633      	mov	r3, r6
 8006854:	462a      	mov	r2, r5
 8006856:	f7f9 fc87 	bl	8000168 <__aeabi_dsub>
 800685a:	4656      	mov	r6, sl
 800685c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006860:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006864:	f7fa f8e8 	bl	8000a38 <__aeabi_d2iz>
 8006868:	4605      	mov	r5, r0
 800686a:	f7f9 fdcb 	bl	8000404 <__aeabi_i2d>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006876:	f7f9 fc77 	bl	8000168 <__aeabi_dsub>
 800687a:	4602      	mov	r2, r0
 800687c:	460b      	mov	r3, r1
 800687e:	3530      	adds	r5, #48	@ 0x30
 8006880:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006884:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006888:	f806 5b01 	strb.w	r5, [r6], #1
 800688c:	f7fa f896 	bl	80009bc <__aeabi_dcmplt>
 8006890:	2800      	cmp	r0, #0
 8006892:	d163      	bne.n	800695c <_dtoa_r+0x65c>
 8006894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006898:	2000      	movs	r0, #0
 800689a:	495a      	ldr	r1, [pc, #360]	@ (8006a04 <_dtoa_r+0x704>)
 800689c:	f7f9 fc64 	bl	8000168 <__aeabi_dsub>
 80068a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80068a4:	f7fa f88a 	bl	80009bc <__aeabi_dcmplt>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	f040 8087 	bne.w	80069bc <_dtoa_r+0x6bc>
 80068ae:	42a6      	cmp	r6, r4
 80068b0:	f43f af43 	beq.w	800673a <_dtoa_r+0x43a>
 80068b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80068b8:	2200      	movs	r2, #0
 80068ba:	4b53      	ldr	r3, [pc, #332]	@ (8006a08 <_dtoa_r+0x708>)
 80068bc:	f7f9 fe0c 	bl	80004d8 <__aeabi_dmul>
 80068c0:	2200      	movs	r2, #0
 80068c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80068c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068ca:	4b4f      	ldr	r3, [pc, #316]	@ (8006a08 <_dtoa_r+0x708>)
 80068cc:	f7f9 fe04 	bl	80004d8 <__aeabi_dmul>
 80068d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068d4:	e7c4      	b.n	8006860 <_dtoa_r+0x560>
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	f7f9 fdfd 	bl	80004d8 <__aeabi_dmul>
 80068de:	4656      	mov	r6, sl
 80068e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80068e4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80068e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068ea:	f7fa f8a5 	bl	8000a38 <__aeabi_d2iz>
 80068ee:	4605      	mov	r5, r0
 80068f0:	f7f9 fd88 	bl	8000404 <__aeabi_i2d>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068fc:	f7f9 fc34 	bl	8000168 <__aeabi_dsub>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	3530      	adds	r5, #48	@ 0x30
 8006906:	f806 5b01 	strb.w	r5, [r6], #1
 800690a:	42a6      	cmp	r6, r4
 800690c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006910:	f04f 0200 	mov.w	r2, #0
 8006914:	d124      	bne.n	8006960 <_dtoa_r+0x660>
 8006916:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800691a:	4b39      	ldr	r3, [pc, #228]	@ (8006a00 <_dtoa_r+0x700>)
 800691c:	f7f9 fc26 	bl	800016c <__adddf3>
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006928:	f7fa f866 	bl	80009f8 <__aeabi_dcmpgt>
 800692c:	2800      	cmp	r0, #0
 800692e:	d145      	bne.n	80069bc <_dtoa_r+0x6bc>
 8006930:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006934:	2000      	movs	r0, #0
 8006936:	4932      	ldr	r1, [pc, #200]	@ (8006a00 <_dtoa_r+0x700>)
 8006938:	f7f9 fc16 	bl	8000168 <__aeabi_dsub>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006944:	f7fa f83a 	bl	80009bc <__aeabi_dcmplt>
 8006948:	2800      	cmp	r0, #0
 800694a:	f43f aef6 	beq.w	800673a <_dtoa_r+0x43a>
 800694e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006950:	1e73      	subs	r3, r6, #1
 8006952:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006954:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006958:	2b30      	cmp	r3, #48	@ 0x30
 800695a:	d0f8      	beq.n	800694e <_dtoa_r+0x64e>
 800695c:	9f04      	ldr	r7, [sp, #16]
 800695e:	e73f      	b.n	80067e0 <_dtoa_r+0x4e0>
 8006960:	4b29      	ldr	r3, [pc, #164]	@ (8006a08 <_dtoa_r+0x708>)
 8006962:	f7f9 fdb9 	bl	80004d8 <__aeabi_dmul>
 8006966:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800696a:	e7bc      	b.n	80068e6 <_dtoa_r+0x5e6>
 800696c:	d10c      	bne.n	8006988 <_dtoa_r+0x688>
 800696e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006972:	2200      	movs	r2, #0
 8006974:	4b25      	ldr	r3, [pc, #148]	@ (8006a0c <_dtoa_r+0x70c>)
 8006976:	f7f9 fdaf 	bl	80004d8 <__aeabi_dmul>
 800697a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800697e:	f7fa f831 	bl	80009e4 <__aeabi_dcmpge>
 8006982:	2800      	cmp	r0, #0
 8006984:	f000 815b 	beq.w	8006c3e <_dtoa_r+0x93e>
 8006988:	2400      	movs	r4, #0
 800698a:	4625      	mov	r5, r4
 800698c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800698e:	4656      	mov	r6, sl
 8006990:	43db      	mvns	r3, r3
 8006992:	9304      	str	r3, [sp, #16]
 8006994:	2700      	movs	r7, #0
 8006996:	4621      	mov	r1, r4
 8006998:	4658      	mov	r0, fp
 800699a:	f000 fbb7 	bl	800710c <_Bfree>
 800699e:	2d00      	cmp	r5, #0
 80069a0:	d0dc      	beq.n	800695c <_dtoa_r+0x65c>
 80069a2:	b12f      	cbz	r7, 80069b0 <_dtoa_r+0x6b0>
 80069a4:	42af      	cmp	r7, r5
 80069a6:	d003      	beq.n	80069b0 <_dtoa_r+0x6b0>
 80069a8:	4639      	mov	r1, r7
 80069aa:	4658      	mov	r0, fp
 80069ac:	f000 fbae 	bl	800710c <_Bfree>
 80069b0:	4629      	mov	r1, r5
 80069b2:	4658      	mov	r0, fp
 80069b4:	f000 fbaa 	bl	800710c <_Bfree>
 80069b8:	e7d0      	b.n	800695c <_dtoa_r+0x65c>
 80069ba:	9704      	str	r7, [sp, #16]
 80069bc:	4633      	mov	r3, r6
 80069be:	461e      	mov	r6, r3
 80069c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069c4:	2a39      	cmp	r2, #57	@ 0x39
 80069c6:	d107      	bne.n	80069d8 <_dtoa_r+0x6d8>
 80069c8:	459a      	cmp	sl, r3
 80069ca:	d1f8      	bne.n	80069be <_dtoa_r+0x6be>
 80069cc:	9a04      	ldr	r2, [sp, #16]
 80069ce:	3201      	adds	r2, #1
 80069d0:	9204      	str	r2, [sp, #16]
 80069d2:	2230      	movs	r2, #48	@ 0x30
 80069d4:	f88a 2000 	strb.w	r2, [sl]
 80069d8:	781a      	ldrb	r2, [r3, #0]
 80069da:	3201      	adds	r2, #1
 80069dc:	701a      	strb	r2, [r3, #0]
 80069de:	e7bd      	b.n	800695c <_dtoa_r+0x65c>
 80069e0:	2200      	movs	r2, #0
 80069e2:	4b09      	ldr	r3, [pc, #36]	@ (8006a08 <_dtoa_r+0x708>)
 80069e4:	f7f9 fd78 	bl	80004d8 <__aeabi_dmul>
 80069e8:	2200      	movs	r2, #0
 80069ea:	2300      	movs	r3, #0
 80069ec:	4604      	mov	r4, r0
 80069ee:	460d      	mov	r5, r1
 80069f0:	f7f9 ffda 	bl	80009a8 <__aeabi_dcmpeq>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	f43f aebc 	beq.w	8006772 <_dtoa_r+0x472>
 80069fa:	e6f1      	b.n	80067e0 <_dtoa_r+0x4e0>
 80069fc:	080083c8 	.word	0x080083c8
 8006a00:	3fe00000 	.word	0x3fe00000
 8006a04:	3ff00000 	.word	0x3ff00000
 8006a08:	40240000 	.word	0x40240000
 8006a0c:	40140000 	.word	0x40140000
 8006a10:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006a12:	2a00      	cmp	r2, #0
 8006a14:	f000 80db 	beq.w	8006bce <_dtoa_r+0x8ce>
 8006a18:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006a1a:	2a01      	cmp	r2, #1
 8006a1c:	f300 80bf 	bgt.w	8006b9e <_dtoa_r+0x89e>
 8006a20:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006a22:	2a00      	cmp	r2, #0
 8006a24:	f000 80b7 	beq.w	8006b96 <_dtoa_r+0x896>
 8006a28:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006a2c:	4646      	mov	r6, r8
 8006a2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006a30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a32:	2101      	movs	r1, #1
 8006a34:	441a      	add	r2, r3
 8006a36:	4658      	mov	r0, fp
 8006a38:	4498      	add	r8, r3
 8006a3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a3c:	f000 fc1a 	bl	8007274 <__i2b>
 8006a40:	4605      	mov	r5, r0
 8006a42:	b15e      	cbz	r6, 8006a5c <_dtoa_r+0x75c>
 8006a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	dd08      	ble.n	8006a5c <_dtoa_r+0x75c>
 8006a4a:	42b3      	cmp	r3, r6
 8006a4c:	bfa8      	it	ge
 8006a4e:	4633      	movge	r3, r6
 8006a50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a52:	eba8 0803 	sub.w	r8, r8, r3
 8006a56:	1af6      	subs	r6, r6, r3
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a5e:	b1f3      	cbz	r3, 8006a9e <_dtoa_r+0x79e>
 8006a60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 80b7 	beq.w	8006bd6 <_dtoa_r+0x8d6>
 8006a68:	b18c      	cbz	r4, 8006a8e <_dtoa_r+0x78e>
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	4622      	mov	r2, r4
 8006a6e:	4658      	mov	r0, fp
 8006a70:	f000 fcbe 	bl	80073f0 <__pow5mult>
 8006a74:	464a      	mov	r2, r9
 8006a76:	4601      	mov	r1, r0
 8006a78:	4605      	mov	r5, r0
 8006a7a:	4658      	mov	r0, fp
 8006a7c:	f000 fc10 	bl	80072a0 <__multiply>
 8006a80:	4649      	mov	r1, r9
 8006a82:	9004      	str	r0, [sp, #16]
 8006a84:	4658      	mov	r0, fp
 8006a86:	f000 fb41 	bl	800710c <_Bfree>
 8006a8a:	9b04      	ldr	r3, [sp, #16]
 8006a8c:	4699      	mov	r9, r3
 8006a8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a90:	1b1a      	subs	r2, r3, r4
 8006a92:	d004      	beq.n	8006a9e <_dtoa_r+0x79e>
 8006a94:	4649      	mov	r1, r9
 8006a96:	4658      	mov	r0, fp
 8006a98:	f000 fcaa 	bl	80073f0 <__pow5mult>
 8006a9c:	4681      	mov	r9, r0
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	4658      	mov	r0, fp
 8006aa2:	f000 fbe7 	bl	8007274 <__i2b>
 8006aa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 81c9 	beq.w	8006e42 <_dtoa_r+0xb42>
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	4601      	mov	r1, r0
 8006ab4:	4658      	mov	r0, fp
 8006ab6:	f000 fc9b 	bl	80073f0 <__pow5mult>
 8006aba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006abc:	4604      	mov	r4, r0
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	f300 808f 	bgt.w	8006be2 <_dtoa_r+0x8e2>
 8006ac4:	9b02      	ldr	r3, [sp, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f040 8087 	bne.w	8006bda <_dtoa_r+0x8da>
 8006acc:	9b03      	ldr	r3, [sp, #12]
 8006ace:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f040 8083 	bne.w	8006bde <_dtoa_r+0x8de>
 8006ad8:	9b03      	ldr	r3, [sp, #12]
 8006ada:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ade:	0d1b      	lsrs	r3, r3, #20
 8006ae0:	051b      	lsls	r3, r3, #20
 8006ae2:	b12b      	cbz	r3, 8006af0 <_dtoa_r+0x7f0>
 8006ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae6:	f108 0801 	add.w	r8, r8, #1
 8006aea:	3301      	adds	r3, #1
 8006aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aee:	2301      	movs	r3, #1
 8006af0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006af2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 81aa 	beq.w	8006e4e <_dtoa_r+0xb4e>
 8006afa:	6923      	ldr	r3, [r4, #16]
 8006afc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b00:	6918      	ldr	r0, [r3, #16]
 8006b02:	f000 fb6b 	bl	80071dc <__hi0bits>
 8006b06:	f1c0 0020 	rsb	r0, r0, #32
 8006b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b0c:	4418      	add	r0, r3
 8006b0e:	f010 001f 	ands.w	r0, r0, #31
 8006b12:	d071      	beq.n	8006bf8 <_dtoa_r+0x8f8>
 8006b14:	f1c0 0320 	rsb	r3, r0, #32
 8006b18:	2b04      	cmp	r3, #4
 8006b1a:	dd65      	ble.n	8006be8 <_dtoa_r+0x8e8>
 8006b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b1e:	f1c0 001c 	rsb	r0, r0, #28
 8006b22:	4403      	add	r3, r0
 8006b24:	4480      	add	r8, r0
 8006b26:	4406      	add	r6, r0
 8006b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b2a:	f1b8 0f00 	cmp.w	r8, #0
 8006b2e:	dd05      	ble.n	8006b3c <_dtoa_r+0x83c>
 8006b30:	4649      	mov	r1, r9
 8006b32:	4642      	mov	r2, r8
 8006b34:	4658      	mov	r0, fp
 8006b36:	f000 fcb5 	bl	80074a4 <__lshift>
 8006b3a:	4681      	mov	r9, r0
 8006b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	dd05      	ble.n	8006b4e <_dtoa_r+0x84e>
 8006b42:	4621      	mov	r1, r4
 8006b44:	461a      	mov	r2, r3
 8006b46:	4658      	mov	r0, fp
 8006b48:	f000 fcac 	bl	80074a4 <__lshift>
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d053      	beq.n	8006bfc <_dtoa_r+0x8fc>
 8006b54:	4621      	mov	r1, r4
 8006b56:	4648      	mov	r0, r9
 8006b58:	f000 fd10 	bl	800757c <__mcmp>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	da4d      	bge.n	8006bfc <_dtoa_r+0x8fc>
 8006b60:	1e7b      	subs	r3, r7, #1
 8006b62:	4649      	mov	r1, r9
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	220a      	movs	r2, #10
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4658      	mov	r0, fp
 8006b6c:	f000 faf0 	bl	8007150 <__multadd>
 8006b70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b72:	4681      	mov	r9, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	f000 816c 	beq.w	8006e52 <_dtoa_r+0xb52>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	220a      	movs	r2, #10
 8006b80:	4658      	mov	r0, fp
 8006b82:	f000 fae5 	bl	8007150 <__multadd>
 8006b86:	9b08      	ldr	r3, [sp, #32]
 8006b88:	4605      	mov	r5, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	dc61      	bgt.n	8006c52 <_dtoa_r+0x952>
 8006b8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	dc3b      	bgt.n	8006c0c <_dtoa_r+0x90c>
 8006b94:	e05d      	b.n	8006c52 <_dtoa_r+0x952>
 8006b96:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b98:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006b9c:	e746      	b.n	8006a2c <_dtoa_r+0x72c>
 8006b9e:	9b07      	ldr	r3, [sp, #28]
 8006ba0:	1e5c      	subs	r4, r3, #1
 8006ba2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ba4:	42a3      	cmp	r3, r4
 8006ba6:	bfbf      	itttt	lt
 8006ba8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006baa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006bac:	1ae3      	sublt	r3, r4, r3
 8006bae:	18d2      	addlt	r2, r2, r3
 8006bb0:	bfa8      	it	ge
 8006bb2:	1b1c      	subge	r4, r3, r4
 8006bb4:	9b07      	ldr	r3, [sp, #28]
 8006bb6:	bfbe      	ittt	lt
 8006bb8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006bba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006bbc:	2400      	movlt	r4, #0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	bfb5      	itete	lt
 8006bc2:	eba8 0603 	sublt.w	r6, r8, r3
 8006bc6:	4646      	movge	r6, r8
 8006bc8:	2300      	movlt	r3, #0
 8006bca:	9b07      	ldrge	r3, [sp, #28]
 8006bcc:	e730      	b.n	8006a30 <_dtoa_r+0x730>
 8006bce:	4646      	mov	r6, r8
 8006bd0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006bd2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006bd4:	e735      	b.n	8006a42 <_dtoa_r+0x742>
 8006bd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006bd8:	e75c      	b.n	8006a94 <_dtoa_r+0x794>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	e788      	b.n	8006af0 <_dtoa_r+0x7f0>
 8006bde:	9b02      	ldr	r3, [sp, #8]
 8006be0:	e786      	b.n	8006af0 <_dtoa_r+0x7f0>
 8006be2:	2300      	movs	r3, #0
 8006be4:	930a      	str	r3, [sp, #40]	@ 0x28
 8006be6:	e788      	b.n	8006afa <_dtoa_r+0x7fa>
 8006be8:	d09f      	beq.n	8006b2a <_dtoa_r+0x82a>
 8006bea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bec:	331c      	adds	r3, #28
 8006bee:	441a      	add	r2, r3
 8006bf0:	4498      	add	r8, r3
 8006bf2:	441e      	add	r6, r3
 8006bf4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bf6:	e798      	b.n	8006b2a <_dtoa_r+0x82a>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	e7f6      	b.n	8006bea <_dtoa_r+0x8ea>
 8006bfc:	9b07      	ldr	r3, [sp, #28]
 8006bfe:	9704      	str	r7, [sp, #16]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dc20      	bgt.n	8006c46 <_dtoa_r+0x946>
 8006c04:	9308      	str	r3, [sp, #32]
 8006c06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	dd1e      	ble.n	8006c4a <_dtoa_r+0x94a>
 8006c0c:	9b08      	ldr	r3, [sp, #32]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f47f aebc 	bne.w	800698c <_dtoa_r+0x68c>
 8006c14:	4621      	mov	r1, r4
 8006c16:	2205      	movs	r2, #5
 8006c18:	4658      	mov	r0, fp
 8006c1a:	f000 fa99 	bl	8007150 <__multadd>
 8006c1e:	4601      	mov	r1, r0
 8006c20:	4604      	mov	r4, r0
 8006c22:	4648      	mov	r0, r9
 8006c24:	f000 fcaa 	bl	800757c <__mcmp>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	f77f aeaf 	ble.w	800698c <_dtoa_r+0x68c>
 8006c2e:	2331      	movs	r3, #49	@ 0x31
 8006c30:	4656      	mov	r6, sl
 8006c32:	f806 3b01 	strb.w	r3, [r6], #1
 8006c36:	9b04      	ldr	r3, [sp, #16]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	9304      	str	r3, [sp, #16]
 8006c3c:	e6aa      	b.n	8006994 <_dtoa_r+0x694>
 8006c3e:	9c07      	ldr	r4, [sp, #28]
 8006c40:	9704      	str	r7, [sp, #16]
 8006c42:	4625      	mov	r5, r4
 8006c44:	e7f3      	b.n	8006c2e <_dtoa_r+0x92e>
 8006c46:	9b07      	ldr	r3, [sp, #28]
 8006c48:	9308      	str	r3, [sp, #32]
 8006c4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f000 8104 	beq.w	8006e5a <_dtoa_r+0xb5a>
 8006c52:	2e00      	cmp	r6, #0
 8006c54:	dd05      	ble.n	8006c62 <_dtoa_r+0x962>
 8006c56:	4629      	mov	r1, r5
 8006c58:	4632      	mov	r2, r6
 8006c5a:	4658      	mov	r0, fp
 8006c5c:	f000 fc22 	bl	80074a4 <__lshift>
 8006c60:	4605      	mov	r5, r0
 8006c62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d05a      	beq.n	8006d1e <_dtoa_r+0xa1e>
 8006c68:	4658      	mov	r0, fp
 8006c6a:	6869      	ldr	r1, [r5, #4]
 8006c6c:	f000 fa0e 	bl	800708c <_Balloc>
 8006c70:	4606      	mov	r6, r0
 8006c72:	b928      	cbnz	r0, 8006c80 <_dtoa_r+0x980>
 8006c74:	4602      	mov	r2, r0
 8006c76:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006c7a:	4b83      	ldr	r3, [pc, #524]	@ (8006e88 <_dtoa_r+0xb88>)
 8006c7c:	f7ff bb54 	b.w	8006328 <_dtoa_r+0x28>
 8006c80:	692a      	ldr	r2, [r5, #16]
 8006c82:	f105 010c 	add.w	r1, r5, #12
 8006c86:	3202      	adds	r2, #2
 8006c88:	0092      	lsls	r2, r2, #2
 8006c8a:	300c      	adds	r0, #12
 8006c8c:	f000 fffa 	bl	8007c84 <memcpy>
 8006c90:	2201      	movs	r2, #1
 8006c92:	4631      	mov	r1, r6
 8006c94:	4658      	mov	r0, fp
 8006c96:	f000 fc05 	bl	80074a4 <__lshift>
 8006c9a:	462f      	mov	r7, r5
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	f10a 0301 	add.w	r3, sl, #1
 8006ca2:	9307      	str	r3, [sp, #28]
 8006ca4:	9b08      	ldr	r3, [sp, #32]
 8006ca6:	4453      	add	r3, sl
 8006ca8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006caa:	9b02      	ldr	r3, [sp, #8]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cb2:	9b07      	ldr	r3, [sp, #28]
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	4648      	mov	r0, r9
 8006cba:	9302      	str	r3, [sp, #8]
 8006cbc:	f7ff fa95 	bl	80061ea <quorem>
 8006cc0:	4639      	mov	r1, r7
 8006cc2:	9008      	str	r0, [sp, #32]
 8006cc4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006cc8:	4648      	mov	r0, r9
 8006cca:	f000 fc57 	bl	800757c <__mcmp>
 8006cce:	462a      	mov	r2, r5
 8006cd0:	9009      	str	r0, [sp, #36]	@ 0x24
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	4658      	mov	r0, fp
 8006cd6:	f000 fc6d 	bl	80075b4 <__mdiff>
 8006cda:	68c2      	ldr	r2, [r0, #12]
 8006cdc:	4606      	mov	r6, r0
 8006cde:	bb02      	cbnz	r2, 8006d22 <_dtoa_r+0xa22>
 8006ce0:	4601      	mov	r1, r0
 8006ce2:	4648      	mov	r0, r9
 8006ce4:	f000 fc4a 	bl	800757c <__mcmp>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	4631      	mov	r1, r6
 8006cec:	4658      	mov	r0, fp
 8006cee:	920c      	str	r2, [sp, #48]	@ 0x30
 8006cf0:	f000 fa0c 	bl	800710c <_Bfree>
 8006cf4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006cf6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006cf8:	9e07      	ldr	r6, [sp, #28]
 8006cfa:	ea43 0102 	orr.w	r1, r3, r2
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d00:	4319      	orrs	r1, r3
 8006d02:	d110      	bne.n	8006d26 <_dtoa_r+0xa26>
 8006d04:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d08:	d029      	beq.n	8006d5e <_dtoa_r+0xa5e>
 8006d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	dd02      	ble.n	8006d16 <_dtoa_r+0xa16>
 8006d10:	9b08      	ldr	r3, [sp, #32]
 8006d12:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006d16:	9b02      	ldr	r3, [sp, #8]
 8006d18:	f883 8000 	strb.w	r8, [r3]
 8006d1c:	e63b      	b.n	8006996 <_dtoa_r+0x696>
 8006d1e:	4628      	mov	r0, r5
 8006d20:	e7bb      	b.n	8006c9a <_dtoa_r+0x99a>
 8006d22:	2201      	movs	r2, #1
 8006d24:	e7e1      	b.n	8006cea <_dtoa_r+0x9ea>
 8006d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	db04      	blt.n	8006d36 <_dtoa_r+0xa36>
 8006d2c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006d2e:	430b      	orrs	r3, r1
 8006d30:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d32:	430b      	orrs	r3, r1
 8006d34:	d120      	bne.n	8006d78 <_dtoa_r+0xa78>
 8006d36:	2a00      	cmp	r2, #0
 8006d38:	dded      	ble.n	8006d16 <_dtoa_r+0xa16>
 8006d3a:	4649      	mov	r1, r9
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	4658      	mov	r0, fp
 8006d40:	f000 fbb0 	bl	80074a4 <__lshift>
 8006d44:	4621      	mov	r1, r4
 8006d46:	4681      	mov	r9, r0
 8006d48:	f000 fc18 	bl	800757c <__mcmp>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	dc03      	bgt.n	8006d58 <_dtoa_r+0xa58>
 8006d50:	d1e1      	bne.n	8006d16 <_dtoa_r+0xa16>
 8006d52:	f018 0f01 	tst.w	r8, #1
 8006d56:	d0de      	beq.n	8006d16 <_dtoa_r+0xa16>
 8006d58:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d5c:	d1d8      	bne.n	8006d10 <_dtoa_r+0xa10>
 8006d5e:	2339      	movs	r3, #57	@ 0x39
 8006d60:	9a02      	ldr	r2, [sp, #8]
 8006d62:	7013      	strb	r3, [r2, #0]
 8006d64:	4633      	mov	r3, r6
 8006d66:	461e      	mov	r6, r3
 8006d68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	2a39      	cmp	r2, #57	@ 0x39
 8006d70:	d052      	beq.n	8006e18 <_dtoa_r+0xb18>
 8006d72:	3201      	adds	r2, #1
 8006d74:	701a      	strb	r2, [r3, #0]
 8006d76:	e60e      	b.n	8006996 <_dtoa_r+0x696>
 8006d78:	2a00      	cmp	r2, #0
 8006d7a:	dd07      	ble.n	8006d8c <_dtoa_r+0xa8c>
 8006d7c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d80:	d0ed      	beq.n	8006d5e <_dtoa_r+0xa5e>
 8006d82:	9a02      	ldr	r2, [sp, #8]
 8006d84:	f108 0301 	add.w	r3, r8, #1
 8006d88:	7013      	strb	r3, [r2, #0]
 8006d8a:	e604      	b.n	8006996 <_dtoa_r+0x696>
 8006d8c:	9b07      	ldr	r3, [sp, #28]
 8006d8e:	9a07      	ldr	r2, [sp, #28]
 8006d90:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006d94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d028      	beq.n	8006dec <_dtoa_r+0xaec>
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	220a      	movs	r2, #10
 8006da0:	4658      	mov	r0, fp
 8006da2:	f000 f9d5 	bl	8007150 <__multadd>
 8006da6:	42af      	cmp	r7, r5
 8006da8:	4681      	mov	r9, r0
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	f04f 020a 	mov.w	r2, #10
 8006db2:	4639      	mov	r1, r7
 8006db4:	4658      	mov	r0, fp
 8006db6:	d107      	bne.n	8006dc8 <_dtoa_r+0xac8>
 8006db8:	f000 f9ca 	bl	8007150 <__multadd>
 8006dbc:	4607      	mov	r7, r0
 8006dbe:	4605      	mov	r5, r0
 8006dc0:	9b07      	ldr	r3, [sp, #28]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	9307      	str	r3, [sp, #28]
 8006dc6:	e774      	b.n	8006cb2 <_dtoa_r+0x9b2>
 8006dc8:	f000 f9c2 	bl	8007150 <__multadd>
 8006dcc:	4629      	mov	r1, r5
 8006dce:	4607      	mov	r7, r0
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	220a      	movs	r2, #10
 8006dd4:	4658      	mov	r0, fp
 8006dd6:	f000 f9bb 	bl	8007150 <__multadd>
 8006dda:	4605      	mov	r5, r0
 8006ddc:	e7f0      	b.n	8006dc0 <_dtoa_r+0xac0>
 8006dde:	9b08      	ldr	r3, [sp, #32]
 8006de0:	2700      	movs	r7, #0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	bfcc      	ite	gt
 8006de6:	461e      	movgt	r6, r3
 8006de8:	2601      	movle	r6, #1
 8006dea:	4456      	add	r6, sl
 8006dec:	4649      	mov	r1, r9
 8006dee:	2201      	movs	r2, #1
 8006df0:	4658      	mov	r0, fp
 8006df2:	f000 fb57 	bl	80074a4 <__lshift>
 8006df6:	4621      	mov	r1, r4
 8006df8:	4681      	mov	r9, r0
 8006dfa:	f000 fbbf 	bl	800757c <__mcmp>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	dcb0      	bgt.n	8006d64 <_dtoa_r+0xa64>
 8006e02:	d102      	bne.n	8006e0a <_dtoa_r+0xb0a>
 8006e04:	f018 0f01 	tst.w	r8, #1
 8006e08:	d1ac      	bne.n	8006d64 <_dtoa_r+0xa64>
 8006e0a:	4633      	mov	r3, r6
 8006e0c:	461e      	mov	r6, r3
 8006e0e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e12:	2a30      	cmp	r2, #48	@ 0x30
 8006e14:	d0fa      	beq.n	8006e0c <_dtoa_r+0xb0c>
 8006e16:	e5be      	b.n	8006996 <_dtoa_r+0x696>
 8006e18:	459a      	cmp	sl, r3
 8006e1a:	d1a4      	bne.n	8006d66 <_dtoa_r+0xa66>
 8006e1c:	9b04      	ldr	r3, [sp, #16]
 8006e1e:	3301      	adds	r3, #1
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	2331      	movs	r3, #49	@ 0x31
 8006e24:	f88a 3000 	strb.w	r3, [sl]
 8006e28:	e5b5      	b.n	8006996 <_dtoa_r+0x696>
 8006e2a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006e2c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006e8c <_dtoa_r+0xb8c>
 8006e30:	b11b      	cbz	r3, 8006e3a <_dtoa_r+0xb3a>
 8006e32:	f10a 0308 	add.w	r3, sl, #8
 8006e36:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	4650      	mov	r0, sl
 8006e3c:	b017      	add	sp, #92	@ 0x5c
 8006e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e42:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	f77f ae3d 	ble.w	8006ac4 <_dtoa_r+0x7c4>
 8006e4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e4e:	2001      	movs	r0, #1
 8006e50:	e65b      	b.n	8006b0a <_dtoa_r+0x80a>
 8006e52:	9b08      	ldr	r3, [sp, #32]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f77f aed6 	ble.w	8006c06 <_dtoa_r+0x906>
 8006e5a:	4656      	mov	r6, sl
 8006e5c:	4621      	mov	r1, r4
 8006e5e:	4648      	mov	r0, r9
 8006e60:	f7ff f9c3 	bl	80061ea <quorem>
 8006e64:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e68:	9b08      	ldr	r3, [sp, #32]
 8006e6a:	f806 8b01 	strb.w	r8, [r6], #1
 8006e6e:	eba6 020a 	sub.w	r2, r6, sl
 8006e72:	4293      	cmp	r3, r2
 8006e74:	ddb3      	ble.n	8006dde <_dtoa_r+0xade>
 8006e76:	4649      	mov	r1, r9
 8006e78:	2300      	movs	r3, #0
 8006e7a:	220a      	movs	r2, #10
 8006e7c:	4658      	mov	r0, fp
 8006e7e:	f000 f967 	bl	8007150 <__multadd>
 8006e82:	4681      	mov	r9, r0
 8006e84:	e7ea      	b.n	8006e5c <_dtoa_r+0xb5c>
 8006e86:	bf00      	nop
 8006e88:	08008326 	.word	0x08008326
 8006e8c:	080082aa 	.word	0x080082aa

08006e90 <_free_r>:
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4605      	mov	r5, r0
 8006e94:	2900      	cmp	r1, #0
 8006e96:	d040      	beq.n	8006f1a <_free_r+0x8a>
 8006e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e9c:	1f0c      	subs	r4, r1, #4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	bfb8      	it	lt
 8006ea2:	18e4      	addlt	r4, r4, r3
 8006ea4:	f000 f8e6 	bl	8007074 <__malloc_lock>
 8006ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f1c <_free_r+0x8c>)
 8006eaa:	6813      	ldr	r3, [r2, #0]
 8006eac:	b933      	cbnz	r3, 8006ebc <_free_r+0x2c>
 8006eae:	6063      	str	r3, [r4, #4]
 8006eb0:	6014      	str	r4, [r2, #0]
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eb8:	f000 b8e2 	b.w	8007080 <__malloc_unlock>
 8006ebc:	42a3      	cmp	r3, r4
 8006ebe:	d908      	bls.n	8006ed2 <_free_r+0x42>
 8006ec0:	6820      	ldr	r0, [r4, #0]
 8006ec2:	1821      	adds	r1, r4, r0
 8006ec4:	428b      	cmp	r3, r1
 8006ec6:	bf01      	itttt	eq
 8006ec8:	6819      	ldreq	r1, [r3, #0]
 8006eca:	685b      	ldreq	r3, [r3, #4]
 8006ecc:	1809      	addeq	r1, r1, r0
 8006ece:	6021      	streq	r1, [r4, #0]
 8006ed0:	e7ed      	b.n	8006eae <_free_r+0x1e>
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	b10b      	cbz	r3, 8006edc <_free_r+0x4c>
 8006ed8:	42a3      	cmp	r3, r4
 8006eda:	d9fa      	bls.n	8006ed2 <_free_r+0x42>
 8006edc:	6811      	ldr	r1, [r2, #0]
 8006ede:	1850      	adds	r0, r2, r1
 8006ee0:	42a0      	cmp	r0, r4
 8006ee2:	d10b      	bne.n	8006efc <_free_r+0x6c>
 8006ee4:	6820      	ldr	r0, [r4, #0]
 8006ee6:	4401      	add	r1, r0
 8006ee8:	1850      	adds	r0, r2, r1
 8006eea:	4283      	cmp	r3, r0
 8006eec:	6011      	str	r1, [r2, #0]
 8006eee:	d1e0      	bne.n	8006eb2 <_free_r+0x22>
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	4408      	add	r0, r1
 8006ef6:	6010      	str	r0, [r2, #0]
 8006ef8:	6053      	str	r3, [r2, #4]
 8006efa:	e7da      	b.n	8006eb2 <_free_r+0x22>
 8006efc:	d902      	bls.n	8006f04 <_free_r+0x74>
 8006efe:	230c      	movs	r3, #12
 8006f00:	602b      	str	r3, [r5, #0]
 8006f02:	e7d6      	b.n	8006eb2 <_free_r+0x22>
 8006f04:	6820      	ldr	r0, [r4, #0]
 8006f06:	1821      	adds	r1, r4, r0
 8006f08:	428b      	cmp	r3, r1
 8006f0a:	bf01      	itttt	eq
 8006f0c:	6819      	ldreq	r1, [r3, #0]
 8006f0e:	685b      	ldreq	r3, [r3, #4]
 8006f10:	1809      	addeq	r1, r1, r0
 8006f12:	6021      	streq	r1, [r4, #0]
 8006f14:	6063      	str	r3, [r4, #4]
 8006f16:	6054      	str	r4, [r2, #4]
 8006f18:	e7cb      	b.n	8006eb2 <_free_r+0x22>
 8006f1a:	bd38      	pop	{r3, r4, r5, pc}
 8006f1c:	20000438 	.word	0x20000438

08006f20 <malloc>:
 8006f20:	4b02      	ldr	r3, [pc, #8]	@ (8006f2c <malloc+0xc>)
 8006f22:	4601      	mov	r1, r0
 8006f24:	6818      	ldr	r0, [r3, #0]
 8006f26:	f000 b825 	b.w	8006f74 <_malloc_r>
 8006f2a:	bf00      	nop
 8006f2c:	20000018 	.word	0x20000018

08006f30 <sbrk_aligned>:
 8006f30:	b570      	push	{r4, r5, r6, lr}
 8006f32:	4e0f      	ldr	r6, [pc, #60]	@ (8006f70 <sbrk_aligned+0x40>)
 8006f34:	460c      	mov	r4, r1
 8006f36:	6831      	ldr	r1, [r6, #0]
 8006f38:	4605      	mov	r5, r0
 8006f3a:	b911      	cbnz	r1, 8006f42 <sbrk_aligned+0x12>
 8006f3c:	f000 fe92 	bl	8007c64 <_sbrk_r>
 8006f40:	6030      	str	r0, [r6, #0]
 8006f42:	4621      	mov	r1, r4
 8006f44:	4628      	mov	r0, r5
 8006f46:	f000 fe8d 	bl	8007c64 <_sbrk_r>
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	d103      	bne.n	8006f56 <sbrk_aligned+0x26>
 8006f4e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006f52:	4620      	mov	r0, r4
 8006f54:	bd70      	pop	{r4, r5, r6, pc}
 8006f56:	1cc4      	adds	r4, r0, #3
 8006f58:	f024 0403 	bic.w	r4, r4, #3
 8006f5c:	42a0      	cmp	r0, r4
 8006f5e:	d0f8      	beq.n	8006f52 <sbrk_aligned+0x22>
 8006f60:	1a21      	subs	r1, r4, r0
 8006f62:	4628      	mov	r0, r5
 8006f64:	f000 fe7e 	bl	8007c64 <_sbrk_r>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d1f2      	bne.n	8006f52 <sbrk_aligned+0x22>
 8006f6c:	e7ef      	b.n	8006f4e <sbrk_aligned+0x1e>
 8006f6e:	bf00      	nop
 8006f70:	20000434 	.word	0x20000434

08006f74 <_malloc_r>:
 8006f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f78:	1ccd      	adds	r5, r1, #3
 8006f7a:	f025 0503 	bic.w	r5, r5, #3
 8006f7e:	3508      	adds	r5, #8
 8006f80:	2d0c      	cmp	r5, #12
 8006f82:	bf38      	it	cc
 8006f84:	250c      	movcc	r5, #12
 8006f86:	2d00      	cmp	r5, #0
 8006f88:	4606      	mov	r6, r0
 8006f8a:	db01      	blt.n	8006f90 <_malloc_r+0x1c>
 8006f8c:	42a9      	cmp	r1, r5
 8006f8e:	d904      	bls.n	8006f9a <_malloc_r+0x26>
 8006f90:	230c      	movs	r3, #12
 8006f92:	6033      	str	r3, [r6, #0]
 8006f94:	2000      	movs	r0, #0
 8006f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007070 <_malloc_r+0xfc>
 8006f9e:	f000 f869 	bl	8007074 <__malloc_lock>
 8006fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8006fa6:	461c      	mov	r4, r3
 8006fa8:	bb44      	cbnz	r4, 8006ffc <_malloc_r+0x88>
 8006faa:	4629      	mov	r1, r5
 8006fac:	4630      	mov	r0, r6
 8006fae:	f7ff ffbf 	bl	8006f30 <sbrk_aligned>
 8006fb2:	1c43      	adds	r3, r0, #1
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	d158      	bne.n	800706a <_malloc_r+0xf6>
 8006fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8006fbc:	4627      	mov	r7, r4
 8006fbe:	2f00      	cmp	r7, #0
 8006fc0:	d143      	bne.n	800704a <_malloc_r+0xd6>
 8006fc2:	2c00      	cmp	r4, #0
 8006fc4:	d04b      	beq.n	800705e <_malloc_r+0xea>
 8006fc6:	6823      	ldr	r3, [r4, #0]
 8006fc8:	4639      	mov	r1, r7
 8006fca:	4630      	mov	r0, r6
 8006fcc:	eb04 0903 	add.w	r9, r4, r3
 8006fd0:	f000 fe48 	bl	8007c64 <_sbrk_r>
 8006fd4:	4581      	cmp	r9, r0
 8006fd6:	d142      	bne.n	800705e <_malloc_r+0xea>
 8006fd8:	6821      	ldr	r1, [r4, #0]
 8006fda:	4630      	mov	r0, r6
 8006fdc:	1a6d      	subs	r5, r5, r1
 8006fde:	4629      	mov	r1, r5
 8006fe0:	f7ff ffa6 	bl	8006f30 <sbrk_aligned>
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	d03a      	beq.n	800705e <_malloc_r+0xea>
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	442b      	add	r3, r5
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	f8d8 3000 	ldr.w	r3, [r8]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	bb62      	cbnz	r2, 8007050 <_malloc_r+0xdc>
 8006ff6:	f8c8 7000 	str.w	r7, [r8]
 8006ffa:	e00f      	b.n	800701c <_malloc_r+0xa8>
 8006ffc:	6822      	ldr	r2, [r4, #0]
 8006ffe:	1b52      	subs	r2, r2, r5
 8007000:	d420      	bmi.n	8007044 <_malloc_r+0xd0>
 8007002:	2a0b      	cmp	r2, #11
 8007004:	d917      	bls.n	8007036 <_malloc_r+0xc2>
 8007006:	1961      	adds	r1, r4, r5
 8007008:	42a3      	cmp	r3, r4
 800700a:	6025      	str	r5, [r4, #0]
 800700c:	bf18      	it	ne
 800700e:	6059      	strne	r1, [r3, #4]
 8007010:	6863      	ldr	r3, [r4, #4]
 8007012:	bf08      	it	eq
 8007014:	f8c8 1000 	streq.w	r1, [r8]
 8007018:	5162      	str	r2, [r4, r5]
 800701a:	604b      	str	r3, [r1, #4]
 800701c:	4630      	mov	r0, r6
 800701e:	f000 f82f 	bl	8007080 <__malloc_unlock>
 8007022:	f104 000b 	add.w	r0, r4, #11
 8007026:	1d23      	adds	r3, r4, #4
 8007028:	f020 0007 	bic.w	r0, r0, #7
 800702c:	1ac2      	subs	r2, r0, r3
 800702e:	bf1c      	itt	ne
 8007030:	1a1b      	subne	r3, r3, r0
 8007032:	50a3      	strne	r3, [r4, r2]
 8007034:	e7af      	b.n	8006f96 <_malloc_r+0x22>
 8007036:	6862      	ldr	r2, [r4, #4]
 8007038:	42a3      	cmp	r3, r4
 800703a:	bf0c      	ite	eq
 800703c:	f8c8 2000 	streq.w	r2, [r8]
 8007040:	605a      	strne	r2, [r3, #4]
 8007042:	e7eb      	b.n	800701c <_malloc_r+0xa8>
 8007044:	4623      	mov	r3, r4
 8007046:	6864      	ldr	r4, [r4, #4]
 8007048:	e7ae      	b.n	8006fa8 <_malloc_r+0x34>
 800704a:	463c      	mov	r4, r7
 800704c:	687f      	ldr	r7, [r7, #4]
 800704e:	e7b6      	b.n	8006fbe <_malloc_r+0x4a>
 8007050:	461a      	mov	r2, r3
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	42a3      	cmp	r3, r4
 8007056:	d1fb      	bne.n	8007050 <_malloc_r+0xdc>
 8007058:	2300      	movs	r3, #0
 800705a:	6053      	str	r3, [r2, #4]
 800705c:	e7de      	b.n	800701c <_malloc_r+0xa8>
 800705e:	230c      	movs	r3, #12
 8007060:	4630      	mov	r0, r6
 8007062:	6033      	str	r3, [r6, #0]
 8007064:	f000 f80c 	bl	8007080 <__malloc_unlock>
 8007068:	e794      	b.n	8006f94 <_malloc_r+0x20>
 800706a:	6005      	str	r5, [r0, #0]
 800706c:	e7d6      	b.n	800701c <_malloc_r+0xa8>
 800706e:	bf00      	nop
 8007070:	20000438 	.word	0x20000438

08007074 <__malloc_lock>:
 8007074:	4801      	ldr	r0, [pc, #4]	@ (800707c <__malloc_lock+0x8>)
 8007076:	f7ff b8a8 	b.w	80061ca <__retarget_lock_acquire_recursive>
 800707a:	bf00      	nop
 800707c:	20000430 	.word	0x20000430

08007080 <__malloc_unlock>:
 8007080:	4801      	ldr	r0, [pc, #4]	@ (8007088 <__malloc_unlock+0x8>)
 8007082:	f7ff b8a3 	b.w	80061cc <__retarget_lock_release_recursive>
 8007086:	bf00      	nop
 8007088:	20000430 	.word	0x20000430

0800708c <_Balloc>:
 800708c:	b570      	push	{r4, r5, r6, lr}
 800708e:	69c6      	ldr	r6, [r0, #28]
 8007090:	4604      	mov	r4, r0
 8007092:	460d      	mov	r5, r1
 8007094:	b976      	cbnz	r6, 80070b4 <_Balloc+0x28>
 8007096:	2010      	movs	r0, #16
 8007098:	f7ff ff42 	bl	8006f20 <malloc>
 800709c:	4602      	mov	r2, r0
 800709e:	61e0      	str	r0, [r4, #28]
 80070a0:	b920      	cbnz	r0, 80070ac <_Balloc+0x20>
 80070a2:	216b      	movs	r1, #107	@ 0x6b
 80070a4:	4b17      	ldr	r3, [pc, #92]	@ (8007104 <_Balloc+0x78>)
 80070a6:	4818      	ldr	r0, [pc, #96]	@ (8007108 <_Balloc+0x7c>)
 80070a8:	f000 fdfa 	bl	8007ca0 <__assert_func>
 80070ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070b0:	6006      	str	r6, [r0, #0]
 80070b2:	60c6      	str	r6, [r0, #12]
 80070b4:	69e6      	ldr	r6, [r4, #28]
 80070b6:	68f3      	ldr	r3, [r6, #12]
 80070b8:	b183      	cbz	r3, 80070dc <_Balloc+0x50>
 80070ba:	69e3      	ldr	r3, [r4, #28]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80070c2:	b9b8      	cbnz	r0, 80070f4 <_Balloc+0x68>
 80070c4:	2101      	movs	r1, #1
 80070c6:	fa01 f605 	lsl.w	r6, r1, r5
 80070ca:	1d72      	adds	r2, r6, #5
 80070cc:	4620      	mov	r0, r4
 80070ce:	0092      	lsls	r2, r2, #2
 80070d0:	f000 fe04 	bl	8007cdc <_calloc_r>
 80070d4:	b160      	cbz	r0, 80070f0 <_Balloc+0x64>
 80070d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070da:	e00e      	b.n	80070fa <_Balloc+0x6e>
 80070dc:	2221      	movs	r2, #33	@ 0x21
 80070de:	2104      	movs	r1, #4
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 fdfb 	bl	8007cdc <_calloc_r>
 80070e6:	69e3      	ldr	r3, [r4, #28]
 80070e8:	60f0      	str	r0, [r6, #12]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1e4      	bne.n	80070ba <_Balloc+0x2e>
 80070f0:	2000      	movs	r0, #0
 80070f2:	bd70      	pop	{r4, r5, r6, pc}
 80070f4:	6802      	ldr	r2, [r0, #0]
 80070f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070fa:	2300      	movs	r3, #0
 80070fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007100:	e7f7      	b.n	80070f2 <_Balloc+0x66>
 8007102:	bf00      	nop
 8007104:	080082b7 	.word	0x080082b7
 8007108:	08008337 	.word	0x08008337

0800710c <_Bfree>:
 800710c:	b570      	push	{r4, r5, r6, lr}
 800710e:	69c6      	ldr	r6, [r0, #28]
 8007110:	4605      	mov	r5, r0
 8007112:	460c      	mov	r4, r1
 8007114:	b976      	cbnz	r6, 8007134 <_Bfree+0x28>
 8007116:	2010      	movs	r0, #16
 8007118:	f7ff ff02 	bl	8006f20 <malloc>
 800711c:	4602      	mov	r2, r0
 800711e:	61e8      	str	r0, [r5, #28]
 8007120:	b920      	cbnz	r0, 800712c <_Bfree+0x20>
 8007122:	218f      	movs	r1, #143	@ 0x8f
 8007124:	4b08      	ldr	r3, [pc, #32]	@ (8007148 <_Bfree+0x3c>)
 8007126:	4809      	ldr	r0, [pc, #36]	@ (800714c <_Bfree+0x40>)
 8007128:	f000 fdba 	bl	8007ca0 <__assert_func>
 800712c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007130:	6006      	str	r6, [r0, #0]
 8007132:	60c6      	str	r6, [r0, #12]
 8007134:	b13c      	cbz	r4, 8007146 <_Bfree+0x3a>
 8007136:	69eb      	ldr	r3, [r5, #28]
 8007138:	6862      	ldr	r2, [r4, #4]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007140:	6021      	str	r1, [r4, #0]
 8007142:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007146:	bd70      	pop	{r4, r5, r6, pc}
 8007148:	080082b7 	.word	0x080082b7
 800714c:	08008337 	.word	0x08008337

08007150 <__multadd>:
 8007150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007154:	4607      	mov	r7, r0
 8007156:	460c      	mov	r4, r1
 8007158:	461e      	mov	r6, r3
 800715a:	2000      	movs	r0, #0
 800715c:	690d      	ldr	r5, [r1, #16]
 800715e:	f101 0c14 	add.w	ip, r1, #20
 8007162:	f8dc 3000 	ldr.w	r3, [ip]
 8007166:	3001      	adds	r0, #1
 8007168:	b299      	uxth	r1, r3
 800716a:	fb02 6101 	mla	r1, r2, r1, r6
 800716e:	0c1e      	lsrs	r6, r3, #16
 8007170:	0c0b      	lsrs	r3, r1, #16
 8007172:	fb02 3306 	mla	r3, r2, r6, r3
 8007176:	b289      	uxth	r1, r1
 8007178:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800717c:	4285      	cmp	r5, r0
 800717e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007182:	f84c 1b04 	str.w	r1, [ip], #4
 8007186:	dcec      	bgt.n	8007162 <__multadd+0x12>
 8007188:	b30e      	cbz	r6, 80071ce <__multadd+0x7e>
 800718a:	68a3      	ldr	r3, [r4, #8]
 800718c:	42ab      	cmp	r3, r5
 800718e:	dc19      	bgt.n	80071c4 <__multadd+0x74>
 8007190:	6861      	ldr	r1, [r4, #4]
 8007192:	4638      	mov	r0, r7
 8007194:	3101      	adds	r1, #1
 8007196:	f7ff ff79 	bl	800708c <_Balloc>
 800719a:	4680      	mov	r8, r0
 800719c:	b928      	cbnz	r0, 80071aa <__multadd+0x5a>
 800719e:	4602      	mov	r2, r0
 80071a0:	21ba      	movs	r1, #186	@ 0xba
 80071a2:	4b0c      	ldr	r3, [pc, #48]	@ (80071d4 <__multadd+0x84>)
 80071a4:	480c      	ldr	r0, [pc, #48]	@ (80071d8 <__multadd+0x88>)
 80071a6:	f000 fd7b 	bl	8007ca0 <__assert_func>
 80071aa:	6922      	ldr	r2, [r4, #16]
 80071ac:	f104 010c 	add.w	r1, r4, #12
 80071b0:	3202      	adds	r2, #2
 80071b2:	0092      	lsls	r2, r2, #2
 80071b4:	300c      	adds	r0, #12
 80071b6:	f000 fd65 	bl	8007c84 <memcpy>
 80071ba:	4621      	mov	r1, r4
 80071bc:	4638      	mov	r0, r7
 80071be:	f7ff ffa5 	bl	800710c <_Bfree>
 80071c2:	4644      	mov	r4, r8
 80071c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80071c8:	3501      	adds	r5, #1
 80071ca:	615e      	str	r6, [r3, #20]
 80071cc:	6125      	str	r5, [r4, #16]
 80071ce:	4620      	mov	r0, r4
 80071d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071d4:	08008326 	.word	0x08008326
 80071d8:	08008337 	.word	0x08008337

080071dc <__hi0bits>:
 80071dc:	4603      	mov	r3, r0
 80071de:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80071e2:	bf3a      	itte	cc
 80071e4:	0403      	lslcc	r3, r0, #16
 80071e6:	2010      	movcc	r0, #16
 80071e8:	2000      	movcs	r0, #0
 80071ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071ee:	bf3c      	itt	cc
 80071f0:	021b      	lslcc	r3, r3, #8
 80071f2:	3008      	addcc	r0, #8
 80071f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071f8:	bf3c      	itt	cc
 80071fa:	011b      	lslcc	r3, r3, #4
 80071fc:	3004      	addcc	r0, #4
 80071fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007202:	bf3c      	itt	cc
 8007204:	009b      	lslcc	r3, r3, #2
 8007206:	3002      	addcc	r0, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	db05      	blt.n	8007218 <__hi0bits+0x3c>
 800720c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007210:	f100 0001 	add.w	r0, r0, #1
 8007214:	bf08      	it	eq
 8007216:	2020      	moveq	r0, #32
 8007218:	4770      	bx	lr

0800721a <__lo0bits>:
 800721a:	6803      	ldr	r3, [r0, #0]
 800721c:	4602      	mov	r2, r0
 800721e:	f013 0007 	ands.w	r0, r3, #7
 8007222:	d00b      	beq.n	800723c <__lo0bits+0x22>
 8007224:	07d9      	lsls	r1, r3, #31
 8007226:	d421      	bmi.n	800726c <__lo0bits+0x52>
 8007228:	0798      	lsls	r0, r3, #30
 800722a:	bf49      	itett	mi
 800722c:	085b      	lsrmi	r3, r3, #1
 800722e:	089b      	lsrpl	r3, r3, #2
 8007230:	2001      	movmi	r0, #1
 8007232:	6013      	strmi	r3, [r2, #0]
 8007234:	bf5c      	itt	pl
 8007236:	2002      	movpl	r0, #2
 8007238:	6013      	strpl	r3, [r2, #0]
 800723a:	4770      	bx	lr
 800723c:	b299      	uxth	r1, r3
 800723e:	b909      	cbnz	r1, 8007244 <__lo0bits+0x2a>
 8007240:	2010      	movs	r0, #16
 8007242:	0c1b      	lsrs	r3, r3, #16
 8007244:	b2d9      	uxtb	r1, r3
 8007246:	b909      	cbnz	r1, 800724c <__lo0bits+0x32>
 8007248:	3008      	adds	r0, #8
 800724a:	0a1b      	lsrs	r3, r3, #8
 800724c:	0719      	lsls	r1, r3, #28
 800724e:	bf04      	itt	eq
 8007250:	091b      	lsreq	r3, r3, #4
 8007252:	3004      	addeq	r0, #4
 8007254:	0799      	lsls	r1, r3, #30
 8007256:	bf04      	itt	eq
 8007258:	089b      	lsreq	r3, r3, #2
 800725a:	3002      	addeq	r0, #2
 800725c:	07d9      	lsls	r1, r3, #31
 800725e:	d403      	bmi.n	8007268 <__lo0bits+0x4e>
 8007260:	085b      	lsrs	r3, r3, #1
 8007262:	f100 0001 	add.w	r0, r0, #1
 8007266:	d003      	beq.n	8007270 <__lo0bits+0x56>
 8007268:	6013      	str	r3, [r2, #0]
 800726a:	4770      	bx	lr
 800726c:	2000      	movs	r0, #0
 800726e:	4770      	bx	lr
 8007270:	2020      	movs	r0, #32
 8007272:	4770      	bx	lr

08007274 <__i2b>:
 8007274:	b510      	push	{r4, lr}
 8007276:	460c      	mov	r4, r1
 8007278:	2101      	movs	r1, #1
 800727a:	f7ff ff07 	bl	800708c <_Balloc>
 800727e:	4602      	mov	r2, r0
 8007280:	b928      	cbnz	r0, 800728e <__i2b+0x1a>
 8007282:	f240 1145 	movw	r1, #325	@ 0x145
 8007286:	4b04      	ldr	r3, [pc, #16]	@ (8007298 <__i2b+0x24>)
 8007288:	4804      	ldr	r0, [pc, #16]	@ (800729c <__i2b+0x28>)
 800728a:	f000 fd09 	bl	8007ca0 <__assert_func>
 800728e:	2301      	movs	r3, #1
 8007290:	6144      	str	r4, [r0, #20]
 8007292:	6103      	str	r3, [r0, #16]
 8007294:	bd10      	pop	{r4, pc}
 8007296:	bf00      	nop
 8007298:	08008326 	.word	0x08008326
 800729c:	08008337 	.word	0x08008337

080072a0 <__multiply>:
 80072a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a4:	4614      	mov	r4, r2
 80072a6:	690a      	ldr	r2, [r1, #16]
 80072a8:	6923      	ldr	r3, [r4, #16]
 80072aa:	460f      	mov	r7, r1
 80072ac:	429a      	cmp	r2, r3
 80072ae:	bfa2      	ittt	ge
 80072b0:	4623      	movge	r3, r4
 80072b2:	460c      	movge	r4, r1
 80072b4:	461f      	movge	r7, r3
 80072b6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80072ba:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80072be:	68a3      	ldr	r3, [r4, #8]
 80072c0:	6861      	ldr	r1, [r4, #4]
 80072c2:	eb0a 0609 	add.w	r6, sl, r9
 80072c6:	42b3      	cmp	r3, r6
 80072c8:	b085      	sub	sp, #20
 80072ca:	bfb8      	it	lt
 80072cc:	3101      	addlt	r1, #1
 80072ce:	f7ff fedd 	bl	800708c <_Balloc>
 80072d2:	b930      	cbnz	r0, 80072e2 <__multiply+0x42>
 80072d4:	4602      	mov	r2, r0
 80072d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80072da:	4b43      	ldr	r3, [pc, #268]	@ (80073e8 <__multiply+0x148>)
 80072dc:	4843      	ldr	r0, [pc, #268]	@ (80073ec <__multiply+0x14c>)
 80072de:	f000 fcdf 	bl	8007ca0 <__assert_func>
 80072e2:	f100 0514 	add.w	r5, r0, #20
 80072e6:	462b      	mov	r3, r5
 80072e8:	2200      	movs	r2, #0
 80072ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80072ee:	4543      	cmp	r3, r8
 80072f0:	d321      	bcc.n	8007336 <__multiply+0x96>
 80072f2:	f107 0114 	add.w	r1, r7, #20
 80072f6:	f104 0214 	add.w	r2, r4, #20
 80072fa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80072fe:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007302:	9302      	str	r3, [sp, #8]
 8007304:	1b13      	subs	r3, r2, r4
 8007306:	3b15      	subs	r3, #21
 8007308:	f023 0303 	bic.w	r3, r3, #3
 800730c:	3304      	adds	r3, #4
 800730e:	f104 0715 	add.w	r7, r4, #21
 8007312:	42ba      	cmp	r2, r7
 8007314:	bf38      	it	cc
 8007316:	2304      	movcc	r3, #4
 8007318:	9301      	str	r3, [sp, #4]
 800731a:	9b02      	ldr	r3, [sp, #8]
 800731c:	9103      	str	r1, [sp, #12]
 800731e:	428b      	cmp	r3, r1
 8007320:	d80c      	bhi.n	800733c <__multiply+0x9c>
 8007322:	2e00      	cmp	r6, #0
 8007324:	dd03      	ble.n	800732e <__multiply+0x8e>
 8007326:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800732a:	2b00      	cmp	r3, #0
 800732c:	d05a      	beq.n	80073e4 <__multiply+0x144>
 800732e:	6106      	str	r6, [r0, #16]
 8007330:	b005      	add	sp, #20
 8007332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007336:	f843 2b04 	str.w	r2, [r3], #4
 800733a:	e7d8      	b.n	80072ee <__multiply+0x4e>
 800733c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007340:	f1ba 0f00 	cmp.w	sl, #0
 8007344:	d023      	beq.n	800738e <__multiply+0xee>
 8007346:	46a9      	mov	r9, r5
 8007348:	f04f 0c00 	mov.w	ip, #0
 800734c:	f104 0e14 	add.w	lr, r4, #20
 8007350:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007354:	f8d9 3000 	ldr.w	r3, [r9]
 8007358:	fa1f fb87 	uxth.w	fp, r7
 800735c:	b29b      	uxth	r3, r3
 800735e:	fb0a 330b 	mla	r3, sl, fp, r3
 8007362:	4463      	add	r3, ip
 8007364:	f8d9 c000 	ldr.w	ip, [r9]
 8007368:	0c3f      	lsrs	r7, r7, #16
 800736a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800736e:	fb0a c707 	mla	r7, sl, r7, ip
 8007372:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007376:	b29b      	uxth	r3, r3
 8007378:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800737c:	4572      	cmp	r2, lr
 800737e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007382:	f849 3b04 	str.w	r3, [r9], #4
 8007386:	d8e3      	bhi.n	8007350 <__multiply+0xb0>
 8007388:	9b01      	ldr	r3, [sp, #4]
 800738a:	f845 c003 	str.w	ip, [r5, r3]
 800738e:	9b03      	ldr	r3, [sp, #12]
 8007390:	3104      	adds	r1, #4
 8007392:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007396:	f1b9 0f00 	cmp.w	r9, #0
 800739a:	d021      	beq.n	80073e0 <__multiply+0x140>
 800739c:	46ae      	mov	lr, r5
 800739e:	f04f 0a00 	mov.w	sl, #0
 80073a2:	682b      	ldr	r3, [r5, #0]
 80073a4:	f104 0c14 	add.w	ip, r4, #20
 80073a8:	f8bc b000 	ldrh.w	fp, [ip]
 80073ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	fb09 770b 	mla	r7, r9, fp, r7
 80073b6:	4457      	add	r7, sl
 80073b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80073bc:	f84e 3b04 	str.w	r3, [lr], #4
 80073c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073c8:	f8be 3000 	ldrh.w	r3, [lr]
 80073cc:	4562      	cmp	r2, ip
 80073ce:	fb09 330a 	mla	r3, r9, sl, r3
 80073d2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80073d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073da:	d8e5      	bhi.n	80073a8 <__multiply+0x108>
 80073dc:	9f01      	ldr	r7, [sp, #4]
 80073de:	51eb      	str	r3, [r5, r7]
 80073e0:	3504      	adds	r5, #4
 80073e2:	e79a      	b.n	800731a <__multiply+0x7a>
 80073e4:	3e01      	subs	r6, #1
 80073e6:	e79c      	b.n	8007322 <__multiply+0x82>
 80073e8:	08008326 	.word	0x08008326
 80073ec:	08008337 	.word	0x08008337

080073f0 <__pow5mult>:
 80073f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073f4:	4615      	mov	r5, r2
 80073f6:	f012 0203 	ands.w	r2, r2, #3
 80073fa:	4607      	mov	r7, r0
 80073fc:	460e      	mov	r6, r1
 80073fe:	d007      	beq.n	8007410 <__pow5mult+0x20>
 8007400:	4c25      	ldr	r4, [pc, #148]	@ (8007498 <__pow5mult+0xa8>)
 8007402:	3a01      	subs	r2, #1
 8007404:	2300      	movs	r3, #0
 8007406:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800740a:	f7ff fea1 	bl	8007150 <__multadd>
 800740e:	4606      	mov	r6, r0
 8007410:	10ad      	asrs	r5, r5, #2
 8007412:	d03d      	beq.n	8007490 <__pow5mult+0xa0>
 8007414:	69fc      	ldr	r4, [r7, #28]
 8007416:	b97c      	cbnz	r4, 8007438 <__pow5mult+0x48>
 8007418:	2010      	movs	r0, #16
 800741a:	f7ff fd81 	bl	8006f20 <malloc>
 800741e:	4602      	mov	r2, r0
 8007420:	61f8      	str	r0, [r7, #28]
 8007422:	b928      	cbnz	r0, 8007430 <__pow5mult+0x40>
 8007424:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007428:	4b1c      	ldr	r3, [pc, #112]	@ (800749c <__pow5mult+0xac>)
 800742a:	481d      	ldr	r0, [pc, #116]	@ (80074a0 <__pow5mult+0xb0>)
 800742c:	f000 fc38 	bl	8007ca0 <__assert_func>
 8007430:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007434:	6004      	str	r4, [r0, #0]
 8007436:	60c4      	str	r4, [r0, #12]
 8007438:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800743c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007440:	b94c      	cbnz	r4, 8007456 <__pow5mult+0x66>
 8007442:	f240 2171 	movw	r1, #625	@ 0x271
 8007446:	4638      	mov	r0, r7
 8007448:	f7ff ff14 	bl	8007274 <__i2b>
 800744c:	2300      	movs	r3, #0
 800744e:	4604      	mov	r4, r0
 8007450:	f8c8 0008 	str.w	r0, [r8, #8]
 8007454:	6003      	str	r3, [r0, #0]
 8007456:	f04f 0900 	mov.w	r9, #0
 800745a:	07eb      	lsls	r3, r5, #31
 800745c:	d50a      	bpl.n	8007474 <__pow5mult+0x84>
 800745e:	4631      	mov	r1, r6
 8007460:	4622      	mov	r2, r4
 8007462:	4638      	mov	r0, r7
 8007464:	f7ff ff1c 	bl	80072a0 <__multiply>
 8007468:	4680      	mov	r8, r0
 800746a:	4631      	mov	r1, r6
 800746c:	4638      	mov	r0, r7
 800746e:	f7ff fe4d 	bl	800710c <_Bfree>
 8007472:	4646      	mov	r6, r8
 8007474:	106d      	asrs	r5, r5, #1
 8007476:	d00b      	beq.n	8007490 <__pow5mult+0xa0>
 8007478:	6820      	ldr	r0, [r4, #0]
 800747a:	b938      	cbnz	r0, 800748c <__pow5mult+0x9c>
 800747c:	4622      	mov	r2, r4
 800747e:	4621      	mov	r1, r4
 8007480:	4638      	mov	r0, r7
 8007482:	f7ff ff0d 	bl	80072a0 <__multiply>
 8007486:	6020      	str	r0, [r4, #0]
 8007488:	f8c0 9000 	str.w	r9, [r0]
 800748c:	4604      	mov	r4, r0
 800748e:	e7e4      	b.n	800745a <__pow5mult+0x6a>
 8007490:	4630      	mov	r0, r6
 8007492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007496:	bf00      	nop
 8007498:	08008390 	.word	0x08008390
 800749c:	080082b7 	.word	0x080082b7
 80074a0:	08008337 	.word	0x08008337

080074a4 <__lshift>:
 80074a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a8:	460c      	mov	r4, r1
 80074aa:	4607      	mov	r7, r0
 80074ac:	4691      	mov	r9, r2
 80074ae:	6923      	ldr	r3, [r4, #16]
 80074b0:	6849      	ldr	r1, [r1, #4]
 80074b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80074b6:	68a3      	ldr	r3, [r4, #8]
 80074b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80074bc:	f108 0601 	add.w	r6, r8, #1
 80074c0:	42b3      	cmp	r3, r6
 80074c2:	db0b      	blt.n	80074dc <__lshift+0x38>
 80074c4:	4638      	mov	r0, r7
 80074c6:	f7ff fde1 	bl	800708c <_Balloc>
 80074ca:	4605      	mov	r5, r0
 80074cc:	b948      	cbnz	r0, 80074e2 <__lshift+0x3e>
 80074ce:	4602      	mov	r2, r0
 80074d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80074d4:	4b27      	ldr	r3, [pc, #156]	@ (8007574 <__lshift+0xd0>)
 80074d6:	4828      	ldr	r0, [pc, #160]	@ (8007578 <__lshift+0xd4>)
 80074d8:	f000 fbe2 	bl	8007ca0 <__assert_func>
 80074dc:	3101      	adds	r1, #1
 80074de:	005b      	lsls	r3, r3, #1
 80074e0:	e7ee      	b.n	80074c0 <__lshift+0x1c>
 80074e2:	2300      	movs	r3, #0
 80074e4:	f100 0114 	add.w	r1, r0, #20
 80074e8:	f100 0210 	add.w	r2, r0, #16
 80074ec:	4618      	mov	r0, r3
 80074ee:	4553      	cmp	r3, sl
 80074f0:	db33      	blt.n	800755a <__lshift+0xb6>
 80074f2:	6920      	ldr	r0, [r4, #16]
 80074f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80074f8:	f104 0314 	add.w	r3, r4, #20
 80074fc:	f019 091f 	ands.w	r9, r9, #31
 8007500:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007504:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007508:	d02b      	beq.n	8007562 <__lshift+0xbe>
 800750a:	468a      	mov	sl, r1
 800750c:	2200      	movs	r2, #0
 800750e:	f1c9 0e20 	rsb	lr, r9, #32
 8007512:	6818      	ldr	r0, [r3, #0]
 8007514:	fa00 f009 	lsl.w	r0, r0, r9
 8007518:	4310      	orrs	r0, r2
 800751a:	f84a 0b04 	str.w	r0, [sl], #4
 800751e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007522:	459c      	cmp	ip, r3
 8007524:	fa22 f20e 	lsr.w	r2, r2, lr
 8007528:	d8f3      	bhi.n	8007512 <__lshift+0x6e>
 800752a:	ebac 0304 	sub.w	r3, ip, r4
 800752e:	3b15      	subs	r3, #21
 8007530:	f023 0303 	bic.w	r3, r3, #3
 8007534:	3304      	adds	r3, #4
 8007536:	f104 0015 	add.w	r0, r4, #21
 800753a:	4584      	cmp	ip, r0
 800753c:	bf38      	it	cc
 800753e:	2304      	movcc	r3, #4
 8007540:	50ca      	str	r2, [r1, r3]
 8007542:	b10a      	cbz	r2, 8007548 <__lshift+0xa4>
 8007544:	f108 0602 	add.w	r6, r8, #2
 8007548:	3e01      	subs	r6, #1
 800754a:	4638      	mov	r0, r7
 800754c:	4621      	mov	r1, r4
 800754e:	612e      	str	r6, [r5, #16]
 8007550:	f7ff fddc 	bl	800710c <_Bfree>
 8007554:	4628      	mov	r0, r5
 8007556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800755a:	f842 0f04 	str.w	r0, [r2, #4]!
 800755e:	3301      	adds	r3, #1
 8007560:	e7c5      	b.n	80074ee <__lshift+0x4a>
 8007562:	3904      	subs	r1, #4
 8007564:	f853 2b04 	ldr.w	r2, [r3], #4
 8007568:	459c      	cmp	ip, r3
 800756a:	f841 2f04 	str.w	r2, [r1, #4]!
 800756e:	d8f9      	bhi.n	8007564 <__lshift+0xc0>
 8007570:	e7ea      	b.n	8007548 <__lshift+0xa4>
 8007572:	bf00      	nop
 8007574:	08008326 	.word	0x08008326
 8007578:	08008337 	.word	0x08008337

0800757c <__mcmp>:
 800757c:	4603      	mov	r3, r0
 800757e:	690a      	ldr	r2, [r1, #16]
 8007580:	6900      	ldr	r0, [r0, #16]
 8007582:	b530      	push	{r4, r5, lr}
 8007584:	1a80      	subs	r0, r0, r2
 8007586:	d10e      	bne.n	80075a6 <__mcmp+0x2a>
 8007588:	3314      	adds	r3, #20
 800758a:	3114      	adds	r1, #20
 800758c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007590:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007594:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007598:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800759c:	4295      	cmp	r5, r2
 800759e:	d003      	beq.n	80075a8 <__mcmp+0x2c>
 80075a0:	d205      	bcs.n	80075ae <__mcmp+0x32>
 80075a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075a6:	bd30      	pop	{r4, r5, pc}
 80075a8:	42a3      	cmp	r3, r4
 80075aa:	d3f3      	bcc.n	8007594 <__mcmp+0x18>
 80075ac:	e7fb      	b.n	80075a6 <__mcmp+0x2a>
 80075ae:	2001      	movs	r0, #1
 80075b0:	e7f9      	b.n	80075a6 <__mcmp+0x2a>
	...

080075b4 <__mdiff>:
 80075b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b8:	4689      	mov	r9, r1
 80075ba:	4606      	mov	r6, r0
 80075bc:	4611      	mov	r1, r2
 80075be:	4648      	mov	r0, r9
 80075c0:	4614      	mov	r4, r2
 80075c2:	f7ff ffdb 	bl	800757c <__mcmp>
 80075c6:	1e05      	subs	r5, r0, #0
 80075c8:	d112      	bne.n	80075f0 <__mdiff+0x3c>
 80075ca:	4629      	mov	r1, r5
 80075cc:	4630      	mov	r0, r6
 80075ce:	f7ff fd5d 	bl	800708c <_Balloc>
 80075d2:	4602      	mov	r2, r0
 80075d4:	b928      	cbnz	r0, 80075e2 <__mdiff+0x2e>
 80075d6:	f240 2137 	movw	r1, #567	@ 0x237
 80075da:	4b3e      	ldr	r3, [pc, #248]	@ (80076d4 <__mdiff+0x120>)
 80075dc:	483e      	ldr	r0, [pc, #248]	@ (80076d8 <__mdiff+0x124>)
 80075de:	f000 fb5f 	bl	8007ca0 <__assert_func>
 80075e2:	2301      	movs	r3, #1
 80075e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80075e8:	4610      	mov	r0, r2
 80075ea:	b003      	add	sp, #12
 80075ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f0:	bfbc      	itt	lt
 80075f2:	464b      	movlt	r3, r9
 80075f4:	46a1      	movlt	r9, r4
 80075f6:	4630      	mov	r0, r6
 80075f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80075fc:	bfba      	itte	lt
 80075fe:	461c      	movlt	r4, r3
 8007600:	2501      	movlt	r5, #1
 8007602:	2500      	movge	r5, #0
 8007604:	f7ff fd42 	bl	800708c <_Balloc>
 8007608:	4602      	mov	r2, r0
 800760a:	b918      	cbnz	r0, 8007614 <__mdiff+0x60>
 800760c:	f240 2145 	movw	r1, #581	@ 0x245
 8007610:	4b30      	ldr	r3, [pc, #192]	@ (80076d4 <__mdiff+0x120>)
 8007612:	e7e3      	b.n	80075dc <__mdiff+0x28>
 8007614:	f100 0b14 	add.w	fp, r0, #20
 8007618:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800761c:	f109 0310 	add.w	r3, r9, #16
 8007620:	60c5      	str	r5, [r0, #12]
 8007622:	f04f 0c00 	mov.w	ip, #0
 8007626:	f109 0514 	add.w	r5, r9, #20
 800762a:	46d9      	mov	r9, fp
 800762c:	6926      	ldr	r6, [r4, #16]
 800762e:	f104 0e14 	add.w	lr, r4, #20
 8007632:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007636:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800763a:	9301      	str	r3, [sp, #4]
 800763c:	9b01      	ldr	r3, [sp, #4]
 800763e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007642:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007646:	b281      	uxth	r1, r0
 8007648:	9301      	str	r3, [sp, #4]
 800764a:	fa1f f38a 	uxth.w	r3, sl
 800764e:	1a5b      	subs	r3, r3, r1
 8007650:	0c00      	lsrs	r0, r0, #16
 8007652:	4463      	add	r3, ip
 8007654:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007658:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800765c:	b29b      	uxth	r3, r3
 800765e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007662:	4576      	cmp	r6, lr
 8007664:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007668:	f849 3b04 	str.w	r3, [r9], #4
 800766c:	d8e6      	bhi.n	800763c <__mdiff+0x88>
 800766e:	1b33      	subs	r3, r6, r4
 8007670:	3b15      	subs	r3, #21
 8007672:	f023 0303 	bic.w	r3, r3, #3
 8007676:	3415      	adds	r4, #21
 8007678:	3304      	adds	r3, #4
 800767a:	42a6      	cmp	r6, r4
 800767c:	bf38      	it	cc
 800767e:	2304      	movcc	r3, #4
 8007680:	441d      	add	r5, r3
 8007682:	445b      	add	r3, fp
 8007684:	461e      	mov	r6, r3
 8007686:	462c      	mov	r4, r5
 8007688:	4544      	cmp	r4, r8
 800768a:	d30e      	bcc.n	80076aa <__mdiff+0xf6>
 800768c:	f108 0103 	add.w	r1, r8, #3
 8007690:	1b49      	subs	r1, r1, r5
 8007692:	f021 0103 	bic.w	r1, r1, #3
 8007696:	3d03      	subs	r5, #3
 8007698:	45a8      	cmp	r8, r5
 800769a:	bf38      	it	cc
 800769c:	2100      	movcc	r1, #0
 800769e:	440b      	add	r3, r1
 80076a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076a4:	b199      	cbz	r1, 80076ce <__mdiff+0x11a>
 80076a6:	6117      	str	r7, [r2, #16]
 80076a8:	e79e      	b.n	80075e8 <__mdiff+0x34>
 80076aa:	46e6      	mov	lr, ip
 80076ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80076b0:	fa1f fc81 	uxth.w	ip, r1
 80076b4:	44f4      	add	ip, lr
 80076b6:	0c08      	lsrs	r0, r1, #16
 80076b8:	4471      	add	r1, lr
 80076ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80076be:	b289      	uxth	r1, r1
 80076c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80076c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80076c8:	f846 1b04 	str.w	r1, [r6], #4
 80076cc:	e7dc      	b.n	8007688 <__mdiff+0xd4>
 80076ce:	3f01      	subs	r7, #1
 80076d0:	e7e6      	b.n	80076a0 <__mdiff+0xec>
 80076d2:	bf00      	nop
 80076d4:	08008326 	.word	0x08008326
 80076d8:	08008337 	.word	0x08008337

080076dc <__d2b>:
 80076dc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80076e0:	2101      	movs	r1, #1
 80076e2:	4690      	mov	r8, r2
 80076e4:	4699      	mov	r9, r3
 80076e6:	9e08      	ldr	r6, [sp, #32]
 80076e8:	f7ff fcd0 	bl	800708c <_Balloc>
 80076ec:	4604      	mov	r4, r0
 80076ee:	b930      	cbnz	r0, 80076fe <__d2b+0x22>
 80076f0:	4602      	mov	r2, r0
 80076f2:	f240 310f 	movw	r1, #783	@ 0x30f
 80076f6:	4b23      	ldr	r3, [pc, #140]	@ (8007784 <__d2b+0xa8>)
 80076f8:	4823      	ldr	r0, [pc, #140]	@ (8007788 <__d2b+0xac>)
 80076fa:	f000 fad1 	bl	8007ca0 <__assert_func>
 80076fe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007702:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007706:	b10d      	cbz	r5, 800770c <__d2b+0x30>
 8007708:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800770c:	9301      	str	r3, [sp, #4]
 800770e:	f1b8 0300 	subs.w	r3, r8, #0
 8007712:	d024      	beq.n	800775e <__d2b+0x82>
 8007714:	4668      	mov	r0, sp
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	f7ff fd7f 	bl	800721a <__lo0bits>
 800771c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007720:	b1d8      	cbz	r0, 800775a <__d2b+0x7e>
 8007722:	f1c0 0320 	rsb	r3, r0, #32
 8007726:	fa02 f303 	lsl.w	r3, r2, r3
 800772a:	430b      	orrs	r3, r1
 800772c:	40c2      	lsrs	r2, r0
 800772e:	6163      	str	r3, [r4, #20]
 8007730:	9201      	str	r2, [sp, #4]
 8007732:	9b01      	ldr	r3, [sp, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	bf0c      	ite	eq
 8007738:	2201      	moveq	r2, #1
 800773a:	2202      	movne	r2, #2
 800773c:	61a3      	str	r3, [r4, #24]
 800773e:	6122      	str	r2, [r4, #16]
 8007740:	b1ad      	cbz	r5, 800776e <__d2b+0x92>
 8007742:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007746:	4405      	add	r5, r0
 8007748:	6035      	str	r5, [r6, #0]
 800774a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800774e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007750:	6018      	str	r0, [r3, #0]
 8007752:	4620      	mov	r0, r4
 8007754:	b002      	add	sp, #8
 8007756:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800775a:	6161      	str	r1, [r4, #20]
 800775c:	e7e9      	b.n	8007732 <__d2b+0x56>
 800775e:	a801      	add	r0, sp, #4
 8007760:	f7ff fd5b 	bl	800721a <__lo0bits>
 8007764:	9b01      	ldr	r3, [sp, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	6163      	str	r3, [r4, #20]
 800776a:	3020      	adds	r0, #32
 800776c:	e7e7      	b.n	800773e <__d2b+0x62>
 800776e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007772:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007776:	6030      	str	r0, [r6, #0]
 8007778:	6918      	ldr	r0, [r3, #16]
 800777a:	f7ff fd2f 	bl	80071dc <__hi0bits>
 800777e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007782:	e7e4      	b.n	800774e <__d2b+0x72>
 8007784:	08008326 	.word	0x08008326
 8007788:	08008337 	.word	0x08008337

0800778c <__sfputc_r>:
 800778c:	6893      	ldr	r3, [r2, #8]
 800778e:	b410      	push	{r4}
 8007790:	3b01      	subs	r3, #1
 8007792:	2b00      	cmp	r3, #0
 8007794:	6093      	str	r3, [r2, #8]
 8007796:	da07      	bge.n	80077a8 <__sfputc_r+0x1c>
 8007798:	6994      	ldr	r4, [r2, #24]
 800779a:	42a3      	cmp	r3, r4
 800779c:	db01      	blt.n	80077a2 <__sfputc_r+0x16>
 800779e:	290a      	cmp	r1, #10
 80077a0:	d102      	bne.n	80077a8 <__sfputc_r+0x1c>
 80077a2:	bc10      	pop	{r4}
 80077a4:	f7fe bbff 	b.w	8005fa6 <__swbuf_r>
 80077a8:	6813      	ldr	r3, [r2, #0]
 80077aa:	1c58      	adds	r0, r3, #1
 80077ac:	6010      	str	r0, [r2, #0]
 80077ae:	7019      	strb	r1, [r3, #0]
 80077b0:	4608      	mov	r0, r1
 80077b2:	bc10      	pop	{r4}
 80077b4:	4770      	bx	lr

080077b6 <__sfputs_r>:
 80077b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b8:	4606      	mov	r6, r0
 80077ba:	460f      	mov	r7, r1
 80077bc:	4614      	mov	r4, r2
 80077be:	18d5      	adds	r5, r2, r3
 80077c0:	42ac      	cmp	r4, r5
 80077c2:	d101      	bne.n	80077c8 <__sfputs_r+0x12>
 80077c4:	2000      	movs	r0, #0
 80077c6:	e007      	b.n	80077d8 <__sfputs_r+0x22>
 80077c8:	463a      	mov	r2, r7
 80077ca:	4630      	mov	r0, r6
 80077cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077d0:	f7ff ffdc 	bl	800778c <__sfputc_r>
 80077d4:	1c43      	adds	r3, r0, #1
 80077d6:	d1f3      	bne.n	80077c0 <__sfputs_r+0xa>
 80077d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077dc <_vfiprintf_r>:
 80077dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	460d      	mov	r5, r1
 80077e2:	4614      	mov	r4, r2
 80077e4:	4698      	mov	r8, r3
 80077e6:	4606      	mov	r6, r0
 80077e8:	b09d      	sub	sp, #116	@ 0x74
 80077ea:	b118      	cbz	r0, 80077f4 <_vfiprintf_r+0x18>
 80077ec:	6a03      	ldr	r3, [r0, #32]
 80077ee:	b90b      	cbnz	r3, 80077f4 <_vfiprintf_r+0x18>
 80077f0:	f7fe faf0 	bl	8005dd4 <__sinit>
 80077f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077f6:	07d9      	lsls	r1, r3, #31
 80077f8:	d405      	bmi.n	8007806 <_vfiprintf_r+0x2a>
 80077fa:	89ab      	ldrh	r3, [r5, #12]
 80077fc:	059a      	lsls	r2, r3, #22
 80077fe:	d402      	bmi.n	8007806 <_vfiprintf_r+0x2a>
 8007800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007802:	f7fe fce2 	bl	80061ca <__retarget_lock_acquire_recursive>
 8007806:	89ab      	ldrh	r3, [r5, #12]
 8007808:	071b      	lsls	r3, r3, #28
 800780a:	d501      	bpl.n	8007810 <_vfiprintf_r+0x34>
 800780c:	692b      	ldr	r3, [r5, #16]
 800780e:	b99b      	cbnz	r3, 8007838 <_vfiprintf_r+0x5c>
 8007810:	4629      	mov	r1, r5
 8007812:	4630      	mov	r0, r6
 8007814:	f7fe fc06 	bl	8006024 <__swsetup_r>
 8007818:	b170      	cbz	r0, 8007838 <_vfiprintf_r+0x5c>
 800781a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800781c:	07dc      	lsls	r4, r3, #31
 800781e:	d504      	bpl.n	800782a <_vfiprintf_r+0x4e>
 8007820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007824:	b01d      	add	sp, #116	@ 0x74
 8007826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782a:	89ab      	ldrh	r3, [r5, #12]
 800782c:	0598      	lsls	r0, r3, #22
 800782e:	d4f7      	bmi.n	8007820 <_vfiprintf_r+0x44>
 8007830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007832:	f7fe fccb 	bl	80061cc <__retarget_lock_release_recursive>
 8007836:	e7f3      	b.n	8007820 <_vfiprintf_r+0x44>
 8007838:	2300      	movs	r3, #0
 800783a:	9309      	str	r3, [sp, #36]	@ 0x24
 800783c:	2320      	movs	r3, #32
 800783e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007842:	2330      	movs	r3, #48	@ 0x30
 8007844:	f04f 0901 	mov.w	r9, #1
 8007848:	f8cd 800c 	str.w	r8, [sp, #12]
 800784c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80079f8 <_vfiprintf_r+0x21c>
 8007850:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007854:	4623      	mov	r3, r4
 8007856:	469a      	mov	sl, r3
 8007858:	f813 2b01 	ldrb.w	r2, [r3], #1
 800785c:	b10a      	cbz	r2, 8007862 <_vfiprintf_r+0x86>
 800785e:	2a25      	cmp	r2, #37	@ 0x25
 8007860:	d1f9      	bne.n	8007856 <_vfiprintf_r+0x7a>
 8007862:	ebba 0b04 	subs.w	fp, sl, r4
 8007866:	d00b      	beq.n	8007880 <_vfiprintf_r+0xa4>
 8007868:	465b      	mov	r3, fp
 800786a:	4622      	mov	r2, r4
 800786c:	4629      	mov	r1, r5
 800786e:	4630      	mov	r0, r6
 8007870:	f7ff ffa1 	bl	80077b6 <__sfputs_r>
 8007874:	3001      	adds	r0, #1
 8007876:	f000 80a7 	beq.w	80079c8 <_vfiprintf_r+0x1ec>
 800787a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800787c:	445a      	add	r2, fp
 800787e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007880:	f89a 3000 	ldrb.w	r3, [sl]
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 809f 	beq.w	80079c8 <_vfiprintf_r+0x1ec>
 800788a:	2300      	movs	r3, #0
 800788c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007890:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007894:	f10a 0a01 	add.w	sl, sl, #1
 8007898:	9304      	str	r3, [sp, #16]
 800789a:	9307      	str	r3, [sp, #28]
 800789c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80078a2:	4654      	mov	r4, sl
 80078a4:	2205      	movs	r2, #5
 80078a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078aa:	4853      	ldr	r0, [pc, #332]	@ (80079f8 <_vfiprintf_r+0x21c>)
 80078ac:	f7fe fc8f 	bl	80061ce <memchr>
 80078b0:	9a04      	ldr	r2, [sp, #16]
 80078b2:	b9d8      	cbnz	r0, 80078ec <_vfiprintf_r+0x110>
 80078b4:	06d1      	lsls	r1, r2, #27
 80078b6:	bf44      	itt	mi
 80078b8:	2320      	movmi	r3, #32
 80078ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078be:	0713      	lsls	r3, r2, #28
 80078c0:	bf44      	itt	mi
 80078c2:	232b      	movmi	r3, #43	@ 0x2b
 80078c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078c8:	f89a 3000 	ldrb.w	r3, [sl]
 80078cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80078ce:	d015      	beq.n	80078fc <_vfiprintf_r+0x120>
 80078d0:	4654      	mov	r4, sl
 80078d2:	2000      	movs	r0, #0
 80078d4:	f04f 0c0a 	mov.w	ip, #10
 80078d8:	9a07      	ldr	r2, [sp, #28]
 80078da:	4621      	mov	r1, r4
 80078dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078e0:	3b30      	subs	r3, #48	@ 0x30
 80078e2:	2b09      	cmp	r3, #9
 80078e4:	d94b      	bls.n	800797e <_vfiprintf_r+0x1a2>
 80078e6:	b1b0      	cbz	r0, 8007916 <_vfiprintf_r+0x13a>
 80078e8:	9207      	str	r2, [sp, #28]
 80078ea:	e014      	b.n	8007916 <_vfiprintf_r+0x13a>
 80078ec:	eba0 0308 	sub.w	r3, r0, r8
 80078f0:	fa09 f303 	lsl.w	r3, r9, r3
 80078f4:	4313      	orrs	r3, r2
 80078f6:	46a2      	mov	sl, r4
 80078f8:	9304      	str	r3, [sp, #16]
 80078fa:	e7d2      	b.n	80078a2 <_vfiprintf_r+0xc6>
 80078fc:	9b03      	ldr	r3, [sp, #12]
 80078fe:	1d19      	adds	r1, r3, #4
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	9103      	str	r1, [sp, #12]
 8007904:	2b00      	cmp	r3, #0
 8007906:	bfbb      	ittet	lt
 8007908:	425b      	neglt	r3, r3
 800790a:	f042 0202 	orrlt.w	r2, r2, #2
 800790e:	9307      	strge	r3, [sp, #28]
 8007910:	9307      	strlt	r3, [sp, #28]
 8007912:	bfb8      	it	lt
 8007914:	9204      	strlt	r2, [sp, #16]
 8007916:	7823      	ldrb	r3, [r4, #0]
 8007918:	2b2e      	cmp	r3, #46	@ 0x2e
 800791a:	d10a      	bne.n	8007932 <_vfiprintf_r+0x156>
 800791c:	7863      	ldrb	r3, [r4, #1]
 800791e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007920:	d132      	bne.n	8007988 <_vfiprintf_r+0x1ac>
 8007922:	9b03      	ldr	r3, [sp, #12]
 8007924:	3402      	adds	r4, #2
 8007926:	1d1a      	adds	r2, r3, #4
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	9203      	str	r2, [sp, #12]
 800792c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007930:	9305      	str	r3, [sp, #20]
 8007932:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079fc <_vfiprintf_r+0x220>
 8007936:	2203      	movs	r2, #3
 8007938:	4650      	mov	r0, sl
 800793a:	7821      	ldrb	r1, [r4, #0]
 800793c:	f7fe fc47 	bl	80061ce <memchr>
 8007940:	b138      	cbz	r0, 8007952 <_vfiprintf_r+0x176>
 8007942:	2240      	movs	r2, #64	@ 0x40
 8007944:	9b04      	ldr	r3, [sp, #16]
 8007946:	eba0 000a 	sub.w	r0, r0, sl
 800794a:	4082      	lsls	r2, r0
 800794c:	4313      	orrs	r3, r2
 800794e:	3401      	adds	r4, #1
 8007950:	9304      	str	r3, [sp, #16]
 8007952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007956:	2206      	movs	r2, #6
 8007958:	4829      	ldr	r0, [pc, #164]	@ (8007a00 <_vfiprintf_r+0x224>)
 800795a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800795e:	f7fe fc36 	bl	80061ce <memchr>
 8007962:	2800      	cmp	r0, #0
 8007964:	d03f      	beq.n	80079e6 <_vfiprintf_r+0x20a>
 8007966:	4b27      	ldr	r3, [pc, #156]	@ (8007a04 <_vfiprintf_r+0x228>)
 8007968:	bb1b      	cbnz	r3, 80079b2 <_vfiprintf_r+0x1d6>
 800796a:	9b03      	ldr	r3, [sp, #12]
 800796c:	3307      	adds	r3, #7
 800796e:	f023 0307 	bic.w	r3, r3, #7
 8007972:	3308      	adds	r3, #8
 8007974:	9303      	str	r3, [sp, #12]
 8007976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007978:	443b      	add	r3, r7
 800797a:	9309      	str	r3, [sp, #36]	@ 0x24
 800797c:	e76a      	b.n	8007854 <_vfiprintf_r+0x78>
 800797e:	460c      	mov	r4, r1
 8007980:	2001      	movs	r0, #1
 8007982:	fb0c 3202 	mla	r2, ip, r2, r3
 8007986:	e7a8      	b.n	80078da <_vfiprintf_r+0xfe>
 8007988:	2300      	movs	r3, #0
 800798a:	f04f 0c0a 	mov.w	ip, #10
 800798e:	4619      	mov	r1, r3
 8007990:	3401      	adds	r4, #1
 8007992:	9305      	str	r3, [sp, #20]
 8007994:	4620      	mov	r0, r4
 8007996:	f810 2b01 	ldrb.w	r2, [r0], #1
 800799a:	3a30      	subs	r2, #48	@ 0x30
 800799c:	2a09      	cmp	r2, #9
 800799e:	d903      	bls.n	80079a8 <_vfiprintf_r+0x1cc>
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d0c6      	beq.n	8007932 <_vfiprintf_r+0x156>
 80079a4:	9105      	str	r1, [sp, #20]
 80079a6:	e7c4      	b.n	8007932 <_vfiprintf_r+0x156>
 80079a8:	4604      	mov	r4, r0
 80079aa:	2301      	movs	r3, #1
 80079ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80079b0:	e7f0      	b.n	8007994 <_vfiprintf_r+0x1b8>
 80079b2:	ab03      	add	r3, sp, #12
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	462a      	mov	r2, r5
 80079b8:	4630      	mov	r0, r6
 80079ba:	4b13      	ldr	r3, [pc, #76]	@ (8007a08 <_vfiprintf_r+0x22c>)
 80079bc:	a904      	add	r1, sp, #16
 80079be:	f7fd fdbf 	bl	8005540 <_printf_float>
 80079c2:	4607      	mov	r7, r0
 80079c4:	1c78      	adds	r0, r7, #1
 80079c6:	d1d6      	bne.n	8007976 <_vfiprintf_r+0x19a>
 80079c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079ca:	07d9      	lsls	r1, r3, #31
 80079cc:	d405      	bmi.n	80079da <_vfiprintf_r+0x1fe>
 80079ce:	89ab      	ldrh	r3, [r5, #12]
 80079d0:	059a      	lsls	r2, r3, #22
 80079d2:	d402      	bmi.n	80079da <_vfiprintf_r+0x1fe>
 80079d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079d6:	f7fe fbf9 	bl	80061cc <__retarget_lock_release_recursive>
 80079da:	89ab      	ldrh	r3, [r5, #12]
 80079dc:	065b      	lsls	r3, r3, #25
 80079de:	f53f af1f 	bmi.w	8007820 <_vfiprintf_r+0x44>
 80079e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079e4:	e71e      	b.n	8007824 <_vfiprintf_r+0x48>
 80079e6:	ab03      	add	r3, sp, #12
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	462a      	mov	r2, r5
 80079ec:	4630      	mov	r0, r6
 80079ee:	4b06      	ldr	r3, [pc, #24]	@ (8007a08 <_vfiprintf_r+0x22c>)
 80079f0:	a904      	add	r1, sp, #16
 80079f2:	f7fe f843 	bl	8005a7c <_printf_i>
 80079f6:	e7e4      	b.n	80079c2 <_vfiprintf_r+0x1e6>
 80079f8:	08008490 	.word	0x08008490
 80079fc:	08008496 	.word	0x08008496
 8007a00:	0800849a 	.word	0x0800849a
 8007a04:	08005541 	.word	0x08005541
 8007a08:	080077b7 	.word	0x080077b7

08007a0c <__sflush_r>:
 8007a0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a12:	0716      	lsls	r6, r2, #28
 8007a14:	4605      	mov	r5, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	d454      	bmi.n	8007ac4 <__sflush_r+0xb8>
 8007a1a:	684b      	ldr	r3, [r1, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dc02      	bgt.n	8007a26 <__sflush_r+0x1a>
 8007a20:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	dd48      	ble.n	8007ab8 <__sflush_r+0xac>
 8007a26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a28:	2e00      	cmp	r6, #0
 8007a2a:	d045      	beq.n	8007ab8 <__sflush_r+0xac>
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a32:	682f      	ldr	r7, [r5, #0]
 8007a34:	6a21      	ldr	r1, [r4, #32]
 8007a36:	602b      	str	r3, [r5, #0]
 8007a38:	d030      	beq.n	8007a9c <__sflush_r+0x90>
 8007a3a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a3c:	89a3      	ldrh	r3, [r4, #12]
 8007a3e:	0759      	lsls	r1, r3, #29
 8007a40:	d505      	bpl.n	8007a4e <__sflush_r+0x42>
 8007a42:	6863      	ldr	r3, [r4, #4]
 8007a44:	1ad2      	subs	r2, r2, r3
 8007a46:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a48:	b10b      	cbz	r3, 8007a4e <__sflush_r+0x42>
 8007a4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a4c:	1ad2      	subs	r2, r2, r3
 8007a4e:	2300      	movs	r3, #0
 8007a50:	4628      	mov	r0, r5
 8007a52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a54:	6a21      	ldr	r1, [r4, #32]
 8007a56:	47b0      	blx	r6
 8007a58:	1c43      	adds	r3, r0, #1
 8007a5a:	89a3      	ldrh	r3, [r4, #12]
 8007a5c:	d106      	bne.n	8007a6c <__sflush_r+0x60>
 8007a5e:	6829      	ldr	r1, [r5, #0]
 8007a60:	291d      	cmp	r1, #29
 8007a62:	d82b      	bhi.n	8007abc <__sflush_r+0xb0>
 8007a64:	4a28      	ldr	r2, [pc, #160]	@ (8007b08 <__sflush_r+0xfc>)
 8007a66:	410a      	asrs	r2, r1
 8007a68:	07d6      	lsls	r6, r2, #31
 8007a6a:	d427      	bmi.n	8007abc <__sflush_r+0xb0>
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	6062      	str	r2, [r4, #4]
 8007a70:	6922      	ldr	r2, [r4, #16]
 8007a72:	04d9      	lsls	r1, r3, #19
 8007a74:	6022      	str	r2, [r4, #0]
 8007a76:	d504      	bpl.n	8007a82 <__sflush_r+0x76>
 8007a78:	1c42      	adds	r2, r0, #1
 8007a7a:	d101      	bne.n	8007a80 <__sflush_r+0x74>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	b903      	cbnz	r3, 8007a82 <__sflush_r+0x76>
 8007a80:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a84:	602f      	str	r7, [r5, #0]
 8007a86:	b1b9      	cbz	r1, 8007ab8 <__sflush_r+0xac>
 8007a88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a8c:	4299      	cmp	r1, r3
 8007a8e:	d002      	beq.n	8007a96 <__sflush_r+0x8a>
 8007a90:	4628      	mov	r0, r5
 8007a92:	f7ff f9fd 	bl	8006e90 <_free_r>
 8007a96:	2300      	movs	r3, #0
 8007a98:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a9a:	e00d      	b.n	8007ab8 <__sflush_r+0xac>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	47b0      	blx	r6
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	1c50      	adds	r0, r2, #1
 8007aa6:	d1c9      	bne.n	8007a3c <__sflush_r+0x30>
 8007aa8:	682b      	ldr	r3, [r5, #0]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d0c6      	beq.n	8007a3c <__sflush_r+0x30>
 8007aae:	2b1d      	cmp	r3, #29
 8007ab0:	d001      	beq.n	8007ab6 <__sflush_r+0xaa>
 8007ab2:	2b16      	cmp	r3, #22
 8007ab4:	d11d      	bne.n	8007af2 <__sflush_r+0xe6>
 8007ab6:	602f      	str	r7, [r5, #0]
 8007ab8:	2000      	movs	r0, #0
 8007aba:	e021      	b.n	8007b00 <__sflush_r+0xf4>
 8007abc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ac0:	b21b      	sxth	r3, r3
 8007ac2:	e01a      	b.n	8007afa <__sflush_r+0xee>
 8007ac4:	690f      	ldr	r7, [r1, #16]
 8007ac6:	2f00      	cmp	r7, #0
 8007ac8:	d0f6      	beq.n	8007ab8 <__sflush_r+0xac>
 8007aca:	0793      	lsls	r3, r2, #30
 8007acc:	bf18      	it	ne
 8007ace:	2300      	movne	r3, #0
 8007ad0:	680e      	ldr	r6, [r1, #0]
 8007ad2:	bf08      	it	eq
 8007ad4:	694b      	ldreq	r3, [r1, #20]
 8007ad6:	1bf6      	subs	r6, r6, r7
 8007ad8:	600f      	str	r7, [r1, #0]
 8007ada:	608b      	str	r3, [r1, #8]
 8007adc:	2e00      	cmp	r6, #0
 8007ade:	ddeb      	ble.n	8007ab8 <__sflush_r+0xac>
 8007ae0:	4633      	mov	r3, r6
 8007ae2:	463a      	mov	r2, r7
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	6a21      	ldr	r1, [r4, #32]
 8007ae8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007aec:	47e0      	blx	ip
 8007aee:	2800      	cmp	r0, #0
 8007af0:	dc07      	bgt.n	8007b02 <__sflush_r+0xf6>
 8007af2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007af6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007afa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007afe:	81a3      	strh	r3, [r4, #12]
 8007b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b02:	4407      	add	r7, r0
 8007b04:	1a36      	subs	r6, r6, r0
 8007b06:	e7e9      	b.n	8007adc <__sflush_r+0xd0>
 8007b08:	dfbffffe 	.word	0xdfbffffe

08007b0c <_fflush_r>:
 8007b0c:	b538      	push	{r3, r4, r5, lr}
 8007b0e:	690b      	ldr	r3, [r1, #16]
 8007b10:	4605      	mov	r5, r0
 8007b12:	460c      	mov	r4, r1
 8007b14:	b913      	cbnz	r3, 8007b1c <_fflush_r+0x10>
 8007b16:	2500      	movs	r5, #0
 8007b18:	4628      	mov	r0, r5
 8007b1a:	bd38      	pop	{r3, r4, r5, pc}
 8007b1c:	b118      	cbz	r0, 8007b26 <_fflush_r+0x1a>
 8007b1e:	6a03      	ldr	r3, [r0, #32]
 8007b20:	b90b      	cbnz	r3, 8007b26 <_fflush_r+0x1a>
 8007b22:	f7fe f957 	bl	8005dd4 <__sinit>
 8007b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d0f3      	beq.n	8007b16 <_fflush_r+0xa>
 8007b2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b30:	07d0      	lsls	r0, r2, #31
 8007b32:	d404      	bmi.n	8007b3e <_fflush_r+0x32>
 8007b34:	0599      	lsls	r1, r3, #22
 8007b36:	d402      	bmi.n	8007b3e <_fflush_r+0x32>
 8007b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b3a:	f7fe fb46 	bl	80061ca <__retarget_lock_acquire_recursive>
 8007b3e:	4628      	mov	r0, r5
 8007b40:	4621      	mov	r1, r4
 8007b42:	f7ff ff63 	bl	8007a0c <__sflush_r>
 8007b46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b48:	4605      	mov	r5, r0
 8007b4a:	07da      	lsls	r2, r3, #31
 8007b4c:	d4e4      	bmi.n	8007b18 <_fflush_r+0xc>
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	059b      	lsls	r3, r3, #22
 8007b52:	d4e1      	bmi.n	8007b18 <_fflush_r+0xc>
 8007b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b56:	f7fe fb39 	bl	80061cc <__retarget_lock_release_recursive>
 8007b5a:	e7dd      	b.n	8007b18 <_fflush_r+0xc>

08007b5c <__swhatbuf_r>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	460c      	mov	r4, r1
 8007b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b64:	4615      	mov	r5, r2
 8007b66:	2900      	cmp	r1, #0
 8007b68:	461e      	mov	r6, r3
 8007b6a:	b096      	sub	sp, #88	@ 0x58
 8007b6c:	da0c      	bge.n	8007b88 <__swhatbuf_r+0x2c>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	2100      	movs	r1, #0
 8007b72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b76:	bf14      	ite	ne
 8007b78:	2340      	movne	r3, #64	@ 0x40
 8007b7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b7e:	2000      	movs	r0, #0
 8007b80:	6031      	str	r1, [r6, #0]
 8007b82:	602b      	str	r3, [r5, #0]
 8007b84:	b016      	add	sp, #88	@ 0x58
 8007b86:	bd70      	pop	{r4, r5, r6, pc}
 8007b88:	466a      	mov	r2, sp
 8007b8a:	f000 f849 	bl	8007c20 <_fstat_r>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	dbed      	blt.n	8007b6e <__swhatbuf_r+0x12>
 8007b92:	9901      	ldr	r1, [sp, #4]
 8007b94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007b98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007b9c:	4259      	negs	r1, r3
 8007b9e:	4159      	adcs	r1, r3
 8007ba0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ba4:	e7eb      	b.n	8007b7e <__swhatbuf_r+0x22>

08007ba6 <__smakebuf_r>:
 8007ba6:	898b      	ldrh	r3, [r1, #12]
 8007ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007baa:	079d      	lsls	r5, r3, #30
 8007bac:	4606      	mov	r6, r0
 8007bae:	460c      	mov	r4, r1
 8007bb0:	d507      	bpl.n	8007bc2 <__smakebuf_r+0x1c>
 8007bb2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007bb6:	6023      	str	r3, [r4, #0]
 8007bb8:	6123      	str	r3, [r4, #16]
 8007bba:	2301      	movs	r3, #1
 8007bbc:	6163      	str	r3, [r4, #20]
 8007bbe:	b003      	add	sp, #12
 8007bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bc2:	466a      	mov	r2, sp
 8007bc4:	ab01      	add	r3, sp, #4
 8007bc6:	f7ff ffc9 	bl	8007b5c <__swhatbuf_r>
 8007bca:	9f00      	ldr	r7, [sp, #0]
 8007bcc:	4605      	mov	r5, r0
 8007bce:	4639      	mov	r1, r7
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	f7ff f9cf 	bl	8006f74 <_malloc_r>
 8007bd6:	b948      	cbnz	r0, 8007bec <__smakebuf_r+0x46>
 8007bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bdc:	059a      	lsls	r2, r3, #22
 8007bde:	d4ee      	bmi.n	8007bbe <__smakebuf_r+0x18>
 8007be0:	f023 0303 	bic.w	r3, r3, #3
 8007be4:	f043 0302 	orr.w	r3, r3, #2
 8007be8:	81a3      	strh	r3, [r4, #12]
 8007bea:	e7e2      	b.n	8007bb2 <__smakebuf_r+0xc>
 8007bec:	89a3      	ldrh	r3, [r4, #12]
 8007bee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bf6:	81a3      	strh	r3, [r4, #12]
 8007bf8:	9b01      	ldr	r3, [sp, #4]
 8007bfa:	6020      	str	r0, [r4, #0]
 8007bfc:	b15b      	cbz	r3, 8007c16 <__smakebuf_r+0x70>
 8007bfe:	4630      	mov	r0, r6
 8007c00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c04:	f000 f81e 	bl	8007c44 <_isatty_r>
 8007c08:	b128      	cbz	r0, 8007c16 <__smakebuf_r+0x70>
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	f023 0303 	bic.w	r3, r3, #3
 8007c10:	f043 0301 	orr.w	r3, r3, #1
 8007c14:	81a3      	strh	r3, [r4, #12]
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	431d      	orrs	r5, r3
 8007c1a:	81a5      	strh	r5, [r4, #12]
 8007c1c:	e7cf      	b.n	8007bbe <__smakebuf_r+0x18>
	...

08007c20 <_fstat_r>:
 8007c20:	b538      	push	{r3, r4, r5, lr}
 8007c22:	2300      	movs	r3, #0
 8007c24:	4d06      	ldr	r5, [pc, #24]	@ (8007c40 <_fstat_r+0x20>)
 8007c26:	4604      	mov	r4, r0
 8007c28:	4608      	mov	r0, r1
 8007c2a:	4611      	mov	r1, r2
 8007c2c:	602b      	str	r3, [r5, #0]
 8007c2e:	f7f9 fe57 	bl	80018e0 <_fstat>
 8007c32:	1c43      	adds	r3, r0, #1
 8007c34:	d102      	bne.n	8007c3c <_fstat_r+0x1c>
 8007c36:	682b      	ldr	r3, [r5, #0]
 8007c38:	b103      	cbz	r3, 8007c3c <_fstat_r+0x1c>
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	bd38      	pop	{r3, r4, r5, pc}
 8007c3e:	bf00      	nop
 8007c40:	2000042c 	.word	0x2000042c

08007c44 <_isatty_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	2300      	movs	r3, #0
 8007c48:	4d05      	ldr	r5, [pc, #20]	@ (8007c60 <_isatty_r+0x1c>)
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	4608      	mov	r0, r1
 8007c4e:	602b      	str	r3, [r5, #0]
 8007c50:	f7f9 fe55 	bl	80018fe <_isatty>
 8007c54:	1c43      	adds	r3, r0, #1
 8007c56:	d102      	bne.n	8007c5e <_isatty_r+0x1a>
 8007c58:	682b      	ldr	r3, [r5, #0]
 8007c5a:	b103      	cbz	r3, 8007c5e <_isatty_r+0x1a>
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	bd38      	pop	{r3, r4, r5, pc}
 8007c60:	2000042c 	.word	0x2000042c

08007c64 <_sbrk_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	2300      	movs	r3, #0
 8007c68:	4d05      	ldr	r5, [pc, #20]	@ (8007c80 <_sbrk_r+0x1c>)
 8007c6a:	4604      	mov	r4, r0
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	602b      	str	r3, [r5, #0]
 8007c70:	f7f9 fe5c 	bl	800192c <_sbrk>
 8007c74:	1c43      	adds	r3, r0, #1
 8007c76:	d102      	bne.n	8007c7e <_sbrk_r+0x1a>
 8007c78:	682b      	ldr	r3, [r5, #0]
 8007c7a:	b103      	cbz	r3, 8007c7e <_sbrk_r+0x1a>
 8007c7c:	6023      	str	r3, [r4, #0]
 8007c7e:	bd38      	pop	{r3, r4, r5, pc}
 8007c80:	2000042c 	.word	0x2000042c

08007c84 <memcpy>:
 8007c84:	440a      	add	r2, r1
 8007c86:	4291      	cmp	r1, r2
 8007c88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007c8c:	d100      	bne.n	8007c90 <memcpy+0xc>
 8007c8e:	4770      	bx	lr
 8007c90:	b510      	push	{r4, lr}
 8007c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c96:	4291      	cmp	r1, r2
 8007c98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c9c:	d1f9      	bne.n	8007c92 <memcpy+0xe>
 8007c9e:	bd10      	pop	{r4, pc}

08007ca0 <__assert_func>:
 8007ca0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ca2:	4614      	mov	r4, r2
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	4b09      	ldr	r3, [pc, #36]	@ (8007ccc <__assert_func+0x2c>)
 8007ca8:	4605      	mov	r5, r0
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68d8      	ldr	r0, [r3, #12]
 8007cae:	b954      	cbnz	r4, 8007cc6 <__assert_func+0x26>
 8007cb0:	4b07      	ldr	r3, [pc, #28]	@ (8007cd0 <__assert_func+0x30>)
 8007cb2:	461c      	mov	r4, r3
 8007cb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cb8:	9100      	str	r1, [sp, #0]
 8007cba:	462b      	mov	r3, r5
 8007cbc:	4905      	ldr	r1, [pc, #20]	@ (8007cd4 <__assert_func+0x34>)
 8007cbe:	f000 f841 	bl	8007d44 <fiprintf>
 8007cc2:	f000 f851 	bl	8007d68 <abort>
 8007cc6:	4b04      	ldr	r3, [pc, #16]	@ (8007cd8 <__assert_func+0x38>)
 8007cc8:	e7f4      	b.n	8007cb4 <__assert_func+0x14>
 8007cca:	bf00      	nop
 8007ccc:	20000018 	.word	0x20000018
 8007cd0:	080084e6 	.word	0x080084e6
 8007cd4:	080084b8 	.word	0x080084b8
 8007cd8:	080084ab 	.word	0x080084ab

08007cdc <_calloc_r>:
 8007cdc:	b570      	push	{r4, r5, r6, lr}
 8007cde:	fba1 5402 	umull	r5, r4, r1, r2
 8007ce2:	b93c      	cbnz	r4, 8007cf4 <_calloc_r+0x18>
 8007ce4:	4629      	mov	r1, r5
 8007ce6:	f7ff f945 	bl	8006f74 <_malloc_r>
 8007cea:	4606      	mov	r6, r0
 8007cec:	b928      	cbnz	r0, 8007cfa <_calloc_r+0x1e>
 8007cee:	2600      	movs	r6, #0
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	bd70      	pop	{r4, r5, r6, pc}
 8007cf4:	220c      	movs	r2, #12
 8007cf6:	6002      	str	r2, [r0, #0]
 8007cf8:	e7f9      	b.n	8007cee <_calloc_r+0x12>
 8007cfa:	462a      	mov	r2, r5
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	f7fe f9e7 	bl	80060d0 <memset>
 8007d02:	e7f5      	b.n	8007cf0 <_calloc_r+0x14>

08007d04 <__ascii_mbtowc>:
 8007d04:	b082      	sub	sp, #8
 8007d06:	b901      	cbnz	r1, 8007d0a <__ascii_mbtowc+0x6>
 8007d08:	a901      	add	r1, sp, #4
 8007d0a:	b142      	cbz	r2, 8007d1e <__ascii_mbtowc+0x1a>
 8007d0c:	b14b      	cbz	r3, 8007d22 <__ascii_mbtowc+0x1e>
 8007d0e:	7813      	ldrb	r3, [r2, #0]
 8007d10:	600b      	str	r3, [r1, #0]
 8007d12:	7812      	ldrb	r2, [r2, #0]
 8007d14:	1e10      	subs	r0, r2, #0
 8007d16:	bf18      	it	ne
 8007d18:	2001      	movne	r0, #1
 8007d1a:	b002      	add	sp, #8
 8007d1c:	4770      	bx	lr
 8007d1e:	4610      	mov	r0, r2
 8007d20:	e7fb      	b.n	8007d1a <__ascii_mbtowc+0x16>
 8007d22:	f06f 0001 	mvn.w	r0, #1
 8007d26:	e7f8      	b.n	8007d1a <__ascii_mbtowc+0x16>

08007d28 <__ascii_wctomb>:
 8007d28:	4603      	mov	r3, r0
 8007d2a:	4608      	mov	r0, r1
 8007d2c:	b141      	cbz	r1, 8007d40 <__ascii_wctomb+0x18>
 8007d2e:	2aff      	cmp	r2, #255	@ 0xff
 8007d30:	d904      	bls.n	8007d3c <__ascii_wctomb+0x14>
 8007d32:	228a      	movs	r2, #138	@ 0x8a
 8007d34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	4770      	bx	lr
 8007d3c:	2001      	movs	r0, #1
 8007d3e:	700a      	strb	r2, [r1, #0]
 8007d40:	4770      	bx	lr
	...

08007d44 <fiprintf>:
 8007d44:	b40e      	push	{r1, r2, r3}
 8007d46:	b503      	push	{r0, r1, lr}
 8007d48:	4601      	mov	r1, r0
 8007d4a:	ab03      	add	r3, sp, #12
 8007d4c:	4805      	ldr	r0, [pc, #20]	@ (8007d64 <fiprintf+0x20>)
 8007d4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d52:	6800      	ldr	r0, [r0, #0]
 8007d54:	9301      	str	r3, [sp, #4]
 8007d56:	f7ff fd41 	bl	80077dc <_vfiprintf_r>
 8007d5a:	b002      	add	sp, #8
 8007d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d60:	b003      	add	sp, #12
 8007d62:	4770      	bx	lr
 8007d64:	20000018 	.word	0x20000018

08007d68 <abort>:
 8007d68:	2006      	movs	r0, #6
 8007d6a:	b508      	push	{r3, lr}
 8007d6c:	f000 f82c 	bl	8007dc8 <raise>
 8007d70:	2001      	movs	r0, #1
 8007d72:	f7f9 fd66 	bl	8001842 <_exit>

08007d76 <_raise_r>:
 8007d76:	291f      	cmp	r1, #31
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	4605      	mov	r5, r0
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	d904      	bls.n	8007d8a <_raise_r+0x14>
 8007d80:	2316      	movs	r3, #22
 8007d82:	6003      	str	r3, [r0, #0]
 8007d84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d88:	bd38      	pop	{r3, r4, r5, pc}
 8007d8a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007d8c:	b112      	cbz	r2, 8007d94 <_raise_r+0x1e>
 8007d8e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d92:	b94b      	cbnz	r3, 8007da8 <_raise_r+0x32>
 8007d94:	4628      	mov	r0, r5
 8007d96:	f000 f831 	bl	8007dfc <_getpid_r>
 8007d9a:	4622      	mov	r2, r4
 8007d9c:	4601      	mov	r1, r0
 8007d9e:	4628      	mov	r0, r5
 8007da0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007da4:	f000 b818 	b.w	8007dd8 <_kill_r>
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d00a      	beq.n	8007dc2 <_raise_r+0x4c>
 8007dac:	1c59      	adds	r1, r3, #1
 8007dae:	d103      	bne.n	8007db8 <_raise_r+0x42>
 8007db0:	2316      	movs	r3, #22
 8007db2:	6003      	str	r3, [r0, #0]
 8007db4:	2001      	movs	r0, #1
 8007db6:	e7e7      	b.n	8007d88 <_raise_r+0x12>
 8007db8:	2100      	movs	r1, #0
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007dc0:	4798      	blx	r3
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e7e0      	b.n	8007d88 <_raise_r+0x12>
	...

08007dc8 <raise>:
 8007dc8:	4b02      	ldr	r3, [pc, #8]	@ (8007dd4 <raise+0xc>)
 8007dca:	4601      	mov	r1, r0
 8007dcc:	6818      	ldr	r0, [r3, #0]
 8007dce:	f7ff bfd2 	b.w	8007d76 <_raise_r>
 8007dd2:	bf00      	nop
 8007dd4:	20000018 	.word	0x20000018

08007dd8 <_kill_r>:
 8007dd8:	b538      	push	{r3, r4, r5, lr}
 8007dda:	2300      	movs	r3, #0
 8007ddc:	4d06      	ldr	r5, [pc, #24]	@ (8007df8 <_kill_r+0x20>)
 8007dde:	4604      	mov	r4, r0
 8007de0:	4608      	mov	r0, r1
 8007de2:	4611      	mov	r1, r2
 8007de4:	602b      	str	r3, [r5, #0]
 8007de6:	f7f9 fd1c 	bl	8001822 <_kill>
 8007dea:	1c43      	adds	r3, r0, #1
 8007dec:	d102      	bne.n	8007df4 <_kill_r+0x1c>
 8007dee:	682b      	ldr	r3, [r5, #0]
 8007df0:	b103      	cbz	r3, 8007df4 <_kill_r+0x1c>
 8007df2:	6023      	str	r3, [r4, #0]
 8007df4:	bd38      	pop	{r3, r4, r5, pc}
 8007df6:	bf00      	nop
 8007df8:	2000042c 	.word	0x2000042c

08007dfc <_getpid_r>:
 8007dfc:	f7f9 bd0a 	b.w	8001814 <_getpid>

08007e00 <log>:
 8007e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e02:	4604      	mov	r4, r0
 8007e04:	460d      	mov	r5, r1
 8007e06:	f000 f833 	bl	8007e70 <__ieee754_log>
 8007e0a:	4622      	mov	r2, r4
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	460f      	mov	r7, r1
 8007e10:	462b      	mov	r3, r5
 8007e12:	4620      	mov	r0, r4
 8007e14:	4629      	mov	r1, r5
 8007e16:	f7f8 fdf9 	bl	8000a0c <__aeabi_dcmpun>
 8007e1a:	b998      	cbnz	r0, 8007e44 <log+0x44>
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	2300      	movs	r3, #0
 8007e20:	4620      	mov	r0, r4
 8007e22:	4629      	mov	r1, r5
 8007e24:	f7f8 fde8 	bl	80009f8 <__aeabi_dcmpgt>
 8007e28:	b960      	cbnz	r0, 8007e44 <log+0x44>
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	4620      	mov	r0, r4
 8007e30:	4629      	mov	r1, r5
 8007e32:	f7f8 fdb9 	bl	80009a8 <__aeabi_dcmpeq>
 8007e36:	b140      	cbz	r0, 8007e4a <log+0x4a>
 8007e38:	f7fe f99c 	bl	8006174 <__errno>
 8007e3c:	2322      	movs	r3, #34	@ 0x22
 8007e3e:	2600      	movs	r6, #0
 8007e40:	4f06      	ldr	r7, [pc, #24]	@ (8007e5c <log+0x5c>)
 8007e42:	6003      	str	r3, [r0, #0]
 8007e44:	4630      	mov	r0, r6
 8007e46:	4639      	mov	r1, r7
 8007e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e4a:	f7fe f993 	bl	8006174 <__errno>
 8007e4e:	2321      	movs	r3, #33	@ 0x21
 8007e50:	6003      	str	r3, [r0, #0]
 8007e52:	4803      	ldr	r0, [pc, #12]	@ (8007e60 <log+0x60>)
 8007e54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007e58:	f000 b804 	b.w	8007e64 <nan>
 8007e5c:	fff00000 	.word	0xfff00000
 8007e60:	080084e6 	.word	0x080084e6

08007e64 <nan>:
 8007e64:	2000      	movs	r0, #0
 8007e66:	4901      	ldr	r1, [pc, #4]	@ (8007e6c <nan+0x8>)
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	7ff80000 	.word	0x7ff80000

08007e70 <__ieee754_log>:
 8007e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e74:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007e78:	4602      	mov	r2, r0
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	460d      	mov	r5, r1
 8007e7e:	b087      	sub	sp, #28
 8007e80:	da24      	bge.n	8007ecc <__ieee754_log+0x5c>
 8007e82:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8007e86:	4304      	orrs	r4, r0
 8007e88:	d108      	bne.n	8007e9c <__ieee754_log+0x2c>
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	2000      	movs	r0, #0
 8007e90:	49cb      	ldr	r1, [pc, #812]	@ (80081c0 <__ieee754_log+0x350>)
 8007e92:	f7f8 fc4b 	bl	800072c <__aeabi_ddiv>
 8007e96:	b007      	add	sp, #28
 8007e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9c:	2900      	cmp	r1, #0
 8007e9e:	da04      	bge.n	8007eaa <__ieee754_log+0x3a>
 8007ea0:	f7f8 f962 	bl	8000168 <__aeabi_dsub>
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	e7f3      	b.n	8007e92 <__ieee754_log+0x22>
 8007eaa:	2200      	movs	r2, #0
 8007eac:	4bc5      	ldr	r3, [pc, #788]	@ (80081c4 <__ieee754_log+0x354>)
 8007eae:	f7f8 fb13 	bl	80004d8 <__aeabi_dmul>
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	460d      	mov	r5, r1
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8007ebc:	48c2      	ldr	r0, [pc, #776]	@ (80081c8 <__ieee754_log+0x358>)
 8007ebe:	4285      	cmp	r5, r0
 8007ec0:	dd06      	ble.n	8007ed0 <__ieee754_log+0x60>
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	f7f8 f951 	bl	800016c <__adddf3>
 8007eca:	e7e4      	b.n	8007e96 <__ieee754_log+0x26>
 8007ecc:	2100      	movs	r1, #0
 8007ece:	e7f5      	b.n	8007ebc <__ieee754_log+0x4c>
 8007ed0:	152c      	asrs	r4, r5, #20
 8007ed2:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8007ed6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007eda:	440c      	add	r4, r1
 8007edc:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8007ee0:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8007ee4:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8007ee8:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 8007eec:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8007ef0:	ea41 0305 	orr.w	r3, r1, r5
 8007ef4:	4610      	mov	r0, r2
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	2200      	movs	r2, #0
 8007efa:	4bb4      	ldr	r3, [pc, #720]	@ (80081cc <__ieee754_log+0x35c>)
 8007efc:	f7f8 f934 	bl	8000168 <__aeabi_dsub>
 8007f00:	1cab      	adds	r3, r5, #2
 8007f02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	4682      	mov	sl, r0
 8007f0a:	468b      	mov	fp, r1
 8007f0c:	f04f 0200 	mov.w	r2, #0
 8007f10:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 8007f14:	dc53      	bgt.n	8007fbe <__ieee754_log+0x14e>
 8007f16:	2300      	movs	r3, #0
 8007f18:	f7f8 fd46 	bl	80009a8 <__aeabi_dcmpeq>
 8007f1c:	b1d0      	cbz	r0, 8007f54 <__ieee754_log+0xe4>
 8007f1e:	2c00      	cmp	r4, #0
 8007f20:	f000 8120 	beq.w	8008164 <__ieee754_log+0x2f4>
 8007f24:	4620      	mov	r0, r4
 8007f26:	f7f8 fa6d 	bl	8000404 <__aeabi_i2d>
 8007f2a:	a391      	add	r3, pc, #580	@ (adr r3, 8008170 <__ieee754_log+0x300>)
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	4606      	mov	r6, r0
 8007f32:	460f      	mov	r7, r1
 8007f34:	f7f8 fad0 	bl	80004d8 <__aeabi_dmul>
 8007f38:	a38f      	add	r3, pc, #572	@ (adr r3, 8008178 <__ieee754_log+0x308>)
 8007f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3e:	4604      	mov	r4, r0
 8007f40:	460d      	mov	r5, r1
 8007f42:	4630      	mov	r0, r6
 8007f44:	4639      	mov	r1, r7
 8007f46:	f7f8 fac7 	bl	80004d8 <__aeabi_dmul>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	4620      	mov	r0, r4
 8007f50:	4629      	mov	r1, r5
 8007f52:	e7b8      	b.n	8007ec6 <__ieee754_log+0x56>
 8007f54:	a38a      	add	r3, pc, #552	@ (adr r3, 8008180 <__ieee754_log+0x310>)
 8007f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5a:	4650      	mov	r0, sl
 8007f5c:	4659      	mov	r1, fp
 8007f5e:	f7f8 fabb 	bl	80004d8 <__aeabi_dmul>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	2000      	movs	r0, #0
 8007f68:	4999      	ldr	r1, [pc, #612]	@ (80081d0 <__ieee754_log+0x360>)
 8007f6a:	f7f8 f8fd 	bl	8000168 <__aeabi_dsub>
 8007f6e:	4652      	mov	r2, sl
 8007f70:	4606      	mov	r6, r0
 8007f72:	460f      	mov	r7, r1
 8007f74:	465b      	mov	r3, fp
 8007f76:	4650      	mov	r0, sl
 8007f78:	4659      	mov	r1, fp
 8007f7a:	f7f8 faad 	bl	80004d8 <__aeabi_dmul>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	460b      	mov	r3, r1
 8007f82:	4630      	mov	r0, r6
 8007f84:	4639      	mov	r1, r7
 8007f86:	f7f8 faa7 	bl	80004d8 <__aeabi_dmul>
 8007f8a:	4606      	mov	r6, r0
 8007f8c:	460f      	mov	r7, r1
 8007f8e:	b914      	cbnz	r4, 8007f96 <__ieee754_log+0x126>
 8007f90:	4632      	mov	r2, r6
 8007f92:	463b      	mov	r3, r7
 8007f94:	e0a0      	b.n	80080d8 <__ieee754_log+0x268>
 8007f96:	4620      	mov	r0, r4
 8007f98:	f7f8 fa34 	bl	8000404 <__aeabi_i2d>
 8007f9c:	a374      	add	r3, pc, #464	@ (adr r3, 8008170 <__ieee754_log+0x300>)
 8007f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa2:	4680      	mov	r8, r0
 8007fa4:	4689      	mov	r9, r1
 8007fa6:	f7f8 fa97 	bl	80004d8 <__aeabi_dmul>
 8007faa:	a373      	add	r3, pc, #460	@ (adr r3, 8008178 <__ieee754_log+0x308>)
 8007fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb0:	4604      	mov	r4, r0
 8007fb2:	460d      	mov	r5, r1
 8007fb4:	4640      	mov	r0, r8
 8007fb6:	4649      	mov	r1, r9
 8007fb8:	f7f8 fa8e 	bl	80004d8 <__aeabi_dmul>
 8007fbc:	e0a5      	b.n	800810a <__ieee754_log+0x29a>
 8007fbe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007fc2:	f7f8 f8d3 	bl	800016c <__adddf3>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	460b      	mov	r3, r1
 8007fca:	4650      	mov	r0, sl
 8007fcc:	4659      	mov	r1, fp
 8007fce:	f7f8 fbad 	bl	800072c <__aeabi_ddiv>
 8007fd2:	e9cd 0100 	strd	r0, r1, [sp]
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f7f8 fa14 	bl	8000404 <__aeabi_i2d>
 8007fdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fe0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	f7f8 fa76 	bl	80004d8 <__aeabi_dmul>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ff4:	f7f8 fa70 	bl	80004d8 <__aeabi_dmul>
 8007ff8:	a363      	add	r3, pc, #396	@ (adr r3, 8008188 <__ieee754_log+0x318>)
 8007ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffe:	4680      	mov	r8, r0
 8008000:	4689      	mov	r9, r1
 8008002:	f7f8 fa69 	bl	80004d8 <__aeabi_dmul>
 8008006:	a362      	add	r3, pc, #392	@ (adr r3, 8008190 <__ieee754_log+0x320>)
 8008008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800c:	f7f8 f8ae 	bl	800016c <__adddf3>
 8008010:	4642      	mov	r2, r8
 8008012:	464b      	mov	r3, r9
 8008014:	f7f8 fa60 	bl	80004d8 <__aeabi_dmul>
 8008018:	a35f      	add	r3, pc, #380	@ (adr r3, 8008198 <__ieee754_log+0x328>)
 800801a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801e:	f7f8 f8a5 	bl	800016c <__adddf3>
 8008022:	4642      	mov	r2, r8
 8008024:	464b      	mov	r3, r9
 8008026:	f7f8 fa57 	bl	80004d8 <__aeabi_dmul>
 800802a:	a35d      	add	r3, pc, #372	@ (adr r3, 80081a0 <__ieee754_log+0x330>)
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f7f8 f89c 	bl	800016c <__adddf3>
 8008034:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008038:	f7f8 fa4e 	bl	80004d8 <__aeabi_dmul>
 800803c:	a35a      	add	r3, pc, #360	@ (adr r3, 80081a8 <__ieee754_log+0x338>)
 800803e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008042:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008046:	4640      	mov	r0, r8
 8008048:	4649      	mov	r1, r9
 800804a:	f7f8 fa45 	bl	80004d8 <__aeabi_dmul>
 800804e:	a358      	add	r3, pc, #352	@ (adr r3, 80081b0 <__ieee754_log+0x340>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	f7f8 f88a 	bl	800016c <__adddf3>
 8008058:	4642      	mov	r2, r8
 800805a:	464b      	mov	r3, r9
 800805c:	f7f8 fa3c 	bl	80004d8 <__aeabi_dmul>
 8008060:	a355      	add	r3, pc, #340	@ (adr r3, 80081b8 <__ieee754_log+0x348>)
 8008062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008066:	f7f8 f881 	bl	800016c <__adddf3>
 800806a:	4642      	mov	r2, r8
 800806c:	464b      	mov	r3, r9
 800806e:	f7f8 fa33 	bl	80004d8 <__aeabi_dmul>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800807a:	f7f8 f877 	bl	800016c <__adddf3>
 800807e:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8008082:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8008086:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800808a:	3551      	adds	r5, #81	@ 0x51
 800808c:	4335      	orrs	r5, r6
 800808e:	2d00      	cmp	r5, #0
 8008090:	4680      	mov	r8, r0
 8008092:	4689      	mov	r9, r1
 8008094:	dd48      	ble.n	8008128 <__ieee754_log+0x2b8>
 8008096:	2200      	movs	r2, #0
 8008098:	4b4d      	ldr	r3, [pc, #308]	@ (80081d0 <__ieee754_log+0x360>)
 800809a:	4650      	mov	r0, sl
 800809c:	4659      	mov	r1, fp
 800809e:	f7f8 fa1b 	bl	80004d8 <__aeabi_dmul>
 80080a2:	4652      	mov	r2, sl
 80080a4:	465b      	mov	r3, fp
 80080a6:	f7f8 fa17 	bl	80004d8 <__aeabi_dmul>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4606      	mov	r6, r0
 80080b0:	460f      	mov	r7, r1
 80080b2:	4640      	mov	r0, r8
 80080b4:	4649      	mov	r1, r9
 80080b6:	f7f8 f859 	bl	800016c <__adddf3>
 80080ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080be:	f7f8 fa0b 	bl	80004d8 <__aeabi_dmul>
 80080c2:	4680      	mov	r8, r0
 80080c4:	4689      	mov	r9, r1
 80080c6:	b964      	cbnz	r4, 80080e2 <__ieee754_log+0x272>
 80080c8:	4602      	mov	r2, r0
 80080ca:	460b      	mov	r3, r1
 80080cc:	4630      	mov	r0, r6
 80080ce:	4639      	mov	r1, r7
 80080d0:	f7f8 f84a 	bl	8000168 <__aeabi_dsub>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	4650      	mov	r0, sl
 80080da:	4659      	mov	r1, fp
 80080dc:	f7f8 f844 	bl	8000168 <__aeabi_dsub>
 80080e0:	e6d9      	b.n	8007e96 <__ieee754_log+0x26>
 80080e2:	a323      	add	r3, pc, #140	@ (adr r3, 8008170 <__ieee754_log+0x300>)
 80080e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080ec:	f7f8 f9f4 	bl	80004d8 <__aeabi_dmul>
 80080f0:	a321      	add	r3, pc, #132	@ (adr r3, 8008178 <__ieee754_log+0x308>)
 80080f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f6:	4604      	mov	r4, r0
 80080f8:	460d      	mov	r5, r1
 80080fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080fe:	f7f8 f9eb 	bl	80004d8 <__aeabi_dmul>
 8008102:	4642      	mov	r2, r8
 8008104:	464b      	mov	r3, r9
 8008106:	f7f8 f831 	bl	800016c <__adddf3>
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	4630      	mov	r0, r6
 8008110:	4639      	mov	r1, r7
 8008112:	f7f8 f829 	bl	8000168 <__aeabi_dsub>
 8008116:	4652      	mov	r2, sl
 8008118:	465b      	mov	r3, fp
 800811a:	f7f8 f825 	bl	8000168 <__aeabi_dsub>
 800811e:	4602      	mov	r2, r0
 8008120:	460b      	mov	r3, r1
 8008122:	4620      	mov	r0, r4
 8008124:	4629      	mov	r1, r5
 8008126:	e7d9      	b.n	80080dc <__ieee754_log+0x26c>
 8008128:	4602      	mov	r2, r0
 800812a:	460b      	mov	r3, r1
 800812c:	4650      	mov	r0, sl
 800812e:	4659      	mov	r1, fp
 8008130:	f7f8 f81a 	bl	8000168 <__aeabi_dsub>
 8008134:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008138:	f7f8 f9ce 	bl	80004d8 <__aeabi_dmul>
 800813c:	4606      	mov	r6, r0
 800813e:	460f      	mov	r7, r1
 8008140:	2c00      	cmp	r4, #0
 8008142:	f43f af25 	beq.w	8007f90 <__ieee754_log+0x120>
 8008146:	a30a      	add	r3, pc, #40	@ (adr r3, 8008170 <__ieee754_log+0x300>)
 8008148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008150:	f7f8 f9c2 	bl	80004d8 <__aeabi_dmul>
 8008154:	a308      	add	r3, pc, #32	@ (adr r3, 8008178 <__ieee754_log+0x308>)
 8008156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815a:	4604      	mov	r4, r0
 800815c:	460d      	mov	r5, r1
 800815e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008162:	e729      	b.n	8007fb8 <__ieee754_log+0x148>
 8008164:	2000      	movs	r0, #0
 8008166:	2100      	movs	r1, #0
 8008168:	e695      	b.n	8007e96 <__ieee754_log+0x26>
 800816a:	bf00      	nop
 800816c:	f3af 8000 	nop.w
 8008170:	fee00000 	.word	0xfee00000
 8008174:	3fe62e42 	.word	0x3fe62e42
 8008178:	35793c76 	.word	0x35793c76
 800817c:	3dea39ef 	.word	0x3dea39ef
 8008180:	55555555 	.word	0x55555555
 8008184:	3fd55555 	.word	0x3fd55555
 8008188:	df3e5244 	.word	0xdf3e5244
 800818c:	3fc2f112 	.word	0x3fc2f112
 8008190:	96cb03de 	.word	0x96cb03de
 8008194:	3fc74664 	.word	0x3fc74664
 8008198:	94229359 	.word	0x94229359
 800819c:	3fd24924 	.word	0x3fd24924
 80081a0:	55555593 	.word	0x55555593
 80081a4:	3fe55555 	.word	0x3fe55555
 80081a8:	d078c69f 	.word	0xd078c69f
 80081ac:	3fc39a09 	.word	0x3fc39a09
 80081b0:	1d8e78af 	.word	0x1d8e78af
 80081b4:	3fcc71c5 	.word	0x3fcc71c5
 80081b8:	9997fa04 	.word	0x9997fa04
 80081bc:	3fd99999 	.word	0x3fd99999
 80081c0:	c3500000 	.word	0xc3500000
 80081c4:	43500000 	.word	0x43500000
 80081c8:	7fefffff 	.word	0x7fefffff
 80081cc:	3ff00000 	.word	0x3ff00000
 80081d0:	3fe00000 	.word	0x3fe00000

080081d4 <_init>:
 80081d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d6:	bf00      	nop
 80081d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081da:	bc08      	pop	{r3}
 80081dc:	469e      	mov	lr, r3
 80081de:	4770      	bx	lr

080081e0 <_fini>:
 80081e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e2:	bf00      	nop
 80081e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081e6:	bc08      	pop	{r3}
 80081e8:	469e      	mov	lr, r3
 80081ea:	4770      	bx	lr
