

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr 10 21:16:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filt_Pipeline_VITIS_LOOP_30_2_fu_303  |filt_Pipeline_VITIS_LOOP_30_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    299|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    1270|   1251|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    324|    -|
|Register         |        -|    -|     367|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1637|   1874|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|  100|  168|    0|
    |grp_filt_Pipeline_VITIS_LOOP_30_2_fu_303  |filt_Pipeline_VITIS_LOOP_30_2  |        0|   0|  340|  349|    0|
    |gmem_m_axi_U                              |gmem_m_axi                     |        4|   0|  830|  734|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |        4|   0| 1270| 1251|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_411_p2                |         +|   0|  0|  71|          64|          64|
    |grp_fu_365_p2                     |         +|   0|  0|  39|          32|           2|
    |i_4_fu_453_p2                     |         +|   0|  0|  39|          32|           1|
    |ap_block_state16_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state5                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_436_p2               |      icmp|   0|  0|  39|          32|          16|
    |read_coefs_2_fu_381_p2            |      icmp|   0|  0|  39|          32|          16|
    |ap_block_state16                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op106_write_state16  |        or|   0|  0|   2|           1|           1|
    |i_3_fu_386_p3                     |    select|   0|  0|  32|           1|          32|
    |select_ln60_fu_442_p3             |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 299|         198|         167|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_phi_mux_output_signal_1351358_phi_fu_294_p4  |   9|          2|    1|          2|
    |ap_phi_mux_spec_select323359_phi_fu_282_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                         |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_load_1                       |   9|          2|   32|         64|
    |gmem_AWVALID                                    |   9|          2|    1|          2|
    |gmem_BREADY                                     |   9|          2|    1|          2|
    |gmem_WVALID                                     |   9|          2|    1|          2|
    |gmem_blk_n_AR                                   |   9|          2|    1|          2|
    |gmem_blk_n_R                                    |   9|          2|    1|          2|
    |grp_load_fu_356_p1                              |  20|          4|   32|        128|
    |i_fu_114                                        |  20|          4|   32|        128|
    |output_signal_reg_191                           |   9|          2|    1|          2|
    |read_coefs_reg_179                              |   9|          2|    1|          2|
    |spec_select323359_reg_278                       |   9|          2|    1|          2|
    |tmp_data_1348_reg_203                           |   9|          2|   32|         64|
    |tmp_dest_1340_reg_267                           |   9|          2|    1|          2|
    |tmp_id_1341_reg_256                             |   9|          2|    1|          2|
    |tmp_keep_1346_reg_212                           |   9|          2|    4|          8|
    |tmp_last_1342_reg_245                           |   9|          2|    1|          2|
    |tmp_strb_1345_reg_223                           |   9|          2|    4|          8|
    |tmp_user_1344_reg_234                           |   9|          2|    1|          2|
    |x_TDATA_blk_n                                   |   9|          2|    1|          2|
    |x_TREADY_int_regslice                           |  14|          3|    1|          3|
    |y_TDATA_blk_n                                   |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 324|         70|  186|        516|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  16|   0|   16|          0|
    |c_read_reg_474                                         |  64|   0|   64|          0|
    |gmem_addr_reg_561                                      |  64|   0|   64|          0|
    |grp_filt_Pipeline_VITIS_LOOP_30_2_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_114                                               |  32|   0|   32|          0|
    |icmp_ln60_reg_567                                      |   1|   0|    1|          0|
    |output_data_reg_573                                    |  32|   0|   32|          0|
    |output_signal_1351358_reg_289                          |   1|   0|    1|          0|
    |output_signal_reg_191                                  |   1|   0|    1|          0|
    |read_coefs_reg_179                                     |   1|   0|    1|          0|
    |reg_360                                                |  32|   0|   32|          0|
    |select_ln60_reg_578                                    |  32|   0|   32|          0|
    |spec_select323359_reg_278                              |   1|   0|    1|          0|
    |targetBlock_reg_517                                    |   1|   0|    1|          0|
    |tmp_data_1348_reg_203                                  |  32|   0|   32|          0|
    |tmp_data_reg_480                                       |  32|   0|   32|          0|
    |tmp_dest_1340_reg_267                                  |   1|   0|    1|          0|
    |tmp_dest_reg_512                                       |   1|   0|    1|          0|
    |tmp_id_1341_reg_256                                    |   1|   0|    1|          0|
    |tmp_id_reg_507                                         |   1|   0|    1|          0|
    |tmp_keep_1346_reg_212                                  |   4|   0|    4|          0|
    |tmp_keep_reg_487                                       |   4|   0|    4|          0|
    |tmp_last_1342_reg_245                                  |   1|   0|    1|          0|
    |tmp_last_reg_502                                       |   1|   0|    1|          0|
    |tmp_strb_1345_reg_223                                  |   4|   0|    4|          0|
    |tmp_strb_reg_492                                       |   4|   0|    4|          0|
    |tmp_user_1344_reg_234                                  |   1|   0|    1|          0|
    |tmp_user_reg_497                                       |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 367|   0|  367|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|          gmem|       pointer|
|y_TDATA                |  out|   32|          axis|    y_V_data_V|       pointer|
|y_TVALID               |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TREADY               |   in|    1|          axis|    y_V_dest_V|       pointer|
|y_TDEST                |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TKEEP                |  out|    4|          axis|    y_V_keep_V|       pointer|
|y_TSTRB                |  out|    4|          axis|    y_V_strb_V|       pointer|
|y_TUSER                |  out|    1|          axis|    y_V_user_V|       pointer|
|y_TLAST                |  out|    1|          axis|    y_V_last_V|       pointer|
|y_TID                  |  out|    1|          axis|      y_V_id_V|       pointer|
|x_TDATA                |   in|   32|          axis|    x_V_data_V|       pointer|
|x_TVALID               |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TREADY               |  out|    1|          axis|    x_V_dest_V|       pointer|
|x_TDEST                |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TKEEP                |   in|    4|          axis|    x_V_keep_V|       pointer|
|x_TSTRB                |   in|    4|          axis|    x_V_strb_V|       pointer|
|x_TUSER                |   in|    1|          axis|    x_V_user_V|       pointer|
|x_TLAST                |   in|    1|          axis|    x_V_last_V|       pointer|
|x_TID                  |   in|    1|          axis|      x_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

