#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 29 18:41:22 2026
# Process ID: 29044
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips/dis_alpha_gen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24220 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-1\all_sub_ips\dis_alpha_gen\dis_alpha_gen.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips/dis_alpha_gen/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips/dis_alpha_gen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips/dis_alpha_gen/dis_alpha_gen.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/dis_alpha_gen/dis_alpha_gen' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips/dis_alpha_gen/dis_alpha_gen.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 929.941 ; gain = 244.109
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 18:42:13 2026...
