// Seed: 1323670901
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output tri id_2
    , id_17,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    input wand id_14,
    output wire id_15
);
  assign id_13 = id_17;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4
);
  if (1 - 1) begin
    supply0 id_6 = id_4, id_7, id_8, id_9;
  end else wire id_10;
  assign id_0 = 1;
  module_0(
      id_1, id_0, id_0, id_2, id_4, id_2, id_3, id_0, id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_0
  );
  wire id_11;
  wire id_12;
endmodule
