Simulator report for clock_top
Wed May 21 16:01:11 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 ms      ;
; Simulation Netlist Size     ; 1320 nodes   ;
; Simulation Coverage         ;      45.15 % ;
; Total Number of Transitions ; 3321641      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; End time                                                                                   ; 10 ms      ;               ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; 2.vwf      ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      45.15 % ;
; Total nodes checked                                 ; 1320         ;
; Total output ports checked                          ; 1320         ;
; Total output ports with complete 1/0-value coverage ; 596          ;
; Total output ports with no 1/0-value coverage       ; 688          ;
; Total output ports with no 1-value coverage         ; 694          ;
; Total output ports with no 0-value coverage         ; 718          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |clock_top|clk                                                                                                  ; |clock_top|clk                                                                                                  ; out              ;
; |clock_top|rst_n                                                                                                ; |clock_top|rst_n                                                                                                ; out              ;
; |clock_top|set_clock                                                                                            ; |clock_top|set_clock                                                                                            ; out              ;
; |clock_top|set_alarm                                                                                            ; |clock_top|set_alarm                                                                                            ; out              ;
; |clock_top|set_shift_pre                                                                                        ; |clock_top|set_shift_pre                                                                                        ; out              ;
; |clock_top|set_time_pre                                                                                         ; |clock_top|set_time_pre                                                                                         ; out              ;
; |clock_top|alarm_ring                                                                                           ; |clock_top|alarm_ring                                                                                           ; pin_out          ;
; |clock_top|time_ring                                                                                            ; |clock_top|time_ring                                                                                            ; pin_out          ;
; |clock_top|sec_ten_zero                                                                                         ; |clock_top|sec_ten_zero                                                                                         ; pin_out          ;
; |clock_top|seven_led[0]                                                                                         ; |clock_top|seven_led[0]                                                                                         ; pin_out          ;
; |clock_top|seven_led[1]                                                                                         ; |clock_top|seven_led[1]                                                                                         ; pin_out          ;
; |clock_top|seven_led[2]                                                                                         ; |clock_top|seven_led[2]                                                                                         ; pin_out          ;
; |clock_top|seven_led[3]                                                                                         ; |clock_top|seven_led[3]                                                                                         ; pin_out          ;
; |clock_top|seven_led[4]                                                                                         ; |clock_top|seven_led[4]                                                                                         ; pin_out          ;
; |clock_top|seven_led[5]                                                                                         ; |clock_top|seven_led[5]                                                                                         ; pin_out          ;
; |clock_top|seven_led[6]                                                                                         ; |clock_top|seven_led[6]                                                                                         ; pin_out          ;
; |clock_top|display_sec_tens[0]                                                                                  ; |clock_top|display_sec_tens[0]                                                                                  ; pin_out          ;
; |clock_top|display_sec_tens[1]                                                                                  ; |clock_top|display_sec_tens[1]                                                                                  ; pin_out          ;
; |clock_top|display_sec_tens[2]                                                                                  ; |clock_top|display_sec_tens[2]                                                                                  ; pin_out          ;
; |clock_top|display_min_ones[0]                                                                                  ; |clock_top|display_min_ones[0]                                                                                  ; pin_out          ;
; |clock_top|display_min_ones[1]                                                                                  ; |clock_top|display_min_ones[1]                                                                                  ; pin_out          ;
; |clock_top|display_min_ones[2]                                                                                  ; |clock_top|display_min_ones[2]                                                                                  ; pin_out          ;
; |clock_top|display_min_ones[3]                                                                                  ; |clock_top|display_min_ones[3]                                                                                  ; pin_out          ;
; |clock_top|tone_divide[0]                                                                                       ; |clock_top|tone_divide[0]                                                                                       ; pin_out          ;
; |clock_top|tone_divide[1]                                                                                       ; |clock_top|tone_divide[1]                                                                                       ; pin_out          ;
; |clock_top|speaker                                                                                              ; |clock_top|speaker                                                                                              ; pin_out          ;
; |clock_top|display_control:u_display_controller|blink_enable                                                    ; |clock_top|display_control:u_display_controller|blink_enable                                                    ; out0             ;
; |clock_top|display_control:u_display_controller|min_ones_blink                                                  ; |clock_top|display_control:u_display_controller|min_ones_blink                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|sec_tens_blink                                                  ; |clock_top|display_control:u_display_controller|sec_tens_blink                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|sec_ones_blink                                                  ; |clock_top|display_control:u_display_controller|sec_ones_blink                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|sec_ten_zero~0                                                  ; |clock_top|display_control:u_display_controller|sec_ten_zero~0                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|sec_ten_zero                                                    ; |clock_top|display_control:u_display_controller|sec_ten_zero                                                    ; out              ;
; |clock_top|display_control:u_display_controller|WideOr0                                                         ; |clock_top|display_control:u_display_controller|WideOr0                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|WideOr1                                                         ; |clock_top|display_control:u_display_controller|WideOr1                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|WideOr2                                                         ; |clock_top|display_control:u_display_controller|WideOr2                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|WideOr3                                                         ; |clock_top|display_control:u_display_controller|WideOr3                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|WideOr4                                                         ; |clock_top|display_control:u_display_controller|WideOr4                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|WideOr5                                                         ; |clock_top|display_control:u_display_controller|WideOr5                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|WideOr6                                                         ; |clock_top|display_control:u_display_controller|WideOr6                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|seven_led~0                                                     ; |clock_top|display_control:u_display_controller|seven_led~0                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~1                                                     ; |clock_top|display_control:u_display_controller|seven_led~1                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~2                                                     ; |clock_top|display_control:u_display_controller|seven_led~2                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~3                                                     ; |clock_top|display_control:u_display_controller|seven_led~3                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~4                                                     ; |clock_top|display_control:u_display_controller|seven_led~4                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~5                                                     ; |clock_top|display_control:u_display_controller|seven_led~5                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~6                                                     ; |clock_top|display_control:u_display_controller|seven_led~6                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~7                                                     ; |clock_top|display_control:u_display_controller|seven_led~7                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~8                                                     ; |clock_top|display_control:u_display_controller|seven_led~8                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~9                                                     ; |clock_top|display_control:u_display_controller|seven_led~9                                                     ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~10                                                    ; |clock_top|display_control:u_display_controller|seven_led~10                                                    ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~11                                                    ; |clock_top|display_control:u_display_controller|seven_led~11                                                    ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~12                                                    ; |clock_top|display_control:u_display_controller|seven_led~12                                                    ; out              ;
; |clock_top|display_control:u_display_controller|seven_led~13                                                    ; |clock_top|display_control:u_display_controller|seven_led~13                                                    ; out              ;
; |clock_top|display_control:u_display_controller|seven_led[6]                                                    ; |clock_top|display_control:u_display_controller|seven_led[6]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|seven_led[5]                                                    ; |clock_top|display_control:u_display_controller|seven_led[5]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|seven_led[4]                                                    ; |clock_top|display_control:u_display_controller|seven_led[4]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|seven_led[3]                                                    ; |clock_top|display_control:u_display_controller|seven_led[3]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|seven_led[2]                                                    ; |clock_top|display_control:u_display_controller|seven_led[2]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|seven_led[1]                                                    ; |clock_top|display_control:u_display_controller|seven_led[1]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|display_sec_tens~0                                              ; |clock_top|display_control:u_display_controller|display_sec_tens~0                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_sec_tens~1                                              ; |clock_top|display_control:u_display_controller|display_sec_tens~1                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_sec_tens~2                                              ; |clock_top|display_control:u_display_controller|display_sec_tens~2                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_sec_tens~3                                              ; |clock_top|display_control:u_display_controller|display_sec_tens~3                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_sec_tens~4                                              ; |clock_top|display_control:u_display_controller|display_sec_tens~4                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_sec_tens~5                                              ; |clock_top|display_control:u_display_controller|display_sec_tens~5                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~0                                              ; |clock_top|display_control:u_display_controller|display_min_ones~0                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~1                                              ; |clock_top|display_control:u_display_controller|display_min_ones~1                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~2                                              ; |clock_top|display_control:u_display_controller|display_min_ones~2                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~3                                              ; |clock_top|display_control:u_display_controller|display_min_ones~3                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~4                                              ; |clock_top|display_control:u_display_controller|display_min_ones~4                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~5                                              ; |clock_top|display_control:u_display_controller|display_min_ones~5                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~6                                              ; |clock_top|display_control:u_display_controller|display_min_ones~6                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~7                                              ; |clock_top|display_control:u_display_controller|display_min_ones~7                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~8                                              ; |clock_top|display_control:u_display_controller|display_min_ones~8                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~9                                              ; |clock_top|display_control:u_display_controller|display_min_ones~9                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~10                                             ; |clock_top|display_control:u_display_controller|display_min_ones~10                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_min_ones~11                                             ; |clock_top|display_control:u_display_controller|display_min_ones~11                                             ; out              ;
; |clock_top|display_control:u_display_controller|seven_led[0]                                                    ; |clock_top|display_control:u_display_controller|seven_led[0]                                                    ; regout           ;
; |clock_top|display_control:u_display_controller|display_sec_tens[2]                                             ; |clock_top|display_control:u_display_controller|display_sec_tens[2]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_sec_tens[1]                                             ; |clock_top|display_control:u_display_controller|display_sec_tens[1]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_sec_tens[0]                                             ; |clock_top|display_control:u_display_controller|display_sec_tens[0]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_ones[3]                                             ; |clock_top|display_control:u_display_controller|display_min_ones[3]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_ones[2]                                             ; |clock_top|display_control:u_display_controller|display_min_ones[2]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_ones[1]                                             ; |clock_top|display_control:u_display_controller|display_min_ones[1]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_ones[0]                                             ; |clock_top|display_control:u_display_controller|display_min_ones[0]                                             ; regout           ;
; |clock_top|ring:u_ring|always0~0                                                                                ; |clock_top|ring:u_ring|always0~0                                                                                ; out0             ;
; |clock_top|ring:u_ring|always0~2                                                                                ; |clock_top|ring:u_ring|always0~2                                                                                ; out0             ;
; |clock_top|ring:u_ring|always0~4                                                                                ; |clock_top|ring:u_ring|always0~4                                                                                ; out0             ;
; |clock_top|ring:u_ring|always0~6                                                                                ; |clock_top|ring:u_ring|always0~6                                                                                ; out0             ;
; |clock_top|ring:u_ring|ring~0                                                                                   ; |clock_top|ring:u_ring|ring~0                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~0                                                                                    ; |clock_top|ring:u_ring|ban~0                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring1_active~0                                                                           ; |clock_top|ring:u_ring|ring1_active~0                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~0                                                                            ; |clock_top|ring:u_ring|tone_divide~0                                                                            ; out              ;
; |clock_top|ring:u_ring|tone_divide~1                                                                            ; |clock_top|ring:u_ring|tone_divide~1                                                                            ; out              ;
; |clock_top|ring:u_ring|counter[2]                                                                               ; |clock_top|ring:u_ring|counter[2]                                                                               ; regout           ;
; |clock_top|ring:u_ring|counter[1]                                                                               ; |clock_top|ring:u_ring|counter[1]                                                                               ; regout           ;
; |clock_top|ring:u_ring|ring~1                                                                                   ; |clock_top|ring:u_ring|ring~1                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~1                                                                                    ; |clock_top|ring:u_ring|ban~1                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring2_active~0                                                                           ; |clock_top|ring:u_ring|ring2_active~0                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~2                                                                            ; |clock_top|ring:u_ring|tone_divide~2                                                                            ; out              ;
; |clock_top|ring:u_ring|tone_divide~3                                                                            ; |clock_top|ring:u_ring|tone_divide~3                                                                            ; out              ;
; |clock_top|ring:u_ring|ring~2                                                                                   ; |clock_top|ring:u_ring|ring~2                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~2                                                                                    ; |clock_top|ring:u_ring|ban~2                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring2_active~1                                                                           ; |clock_top|ring:u_ring|ring2_active~1                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~4                                                                            ; |clock_top|ring:u_ring|tone_divide~4                                                                            ; out              ;
; |clock_top|ring:u_ring|tone_divide~5                                                                            ; |clock_top|ring:u_ring|tone_divide~5                                                                            ; out              ;
; |clock_top|ring:u_ring|ring~3                                                                                   ; |clock_top|ring:u_ring|ring~3                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~3                                                                                    ; |clock_top|ring:u_ring|ban~3                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring1_active~1                                                                           ; |clock_top|ring:u_ring|ring1_active~1                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~6                                                                            ; |clock_top|ring:u_ring|tone_divide~6                                                                            ; out              ;
; |clock_top|ring:u_ring|tone_divide~7                                                                            ; |clock_top|ring:u_ring|tone_divide~7                                                                            ; out              ;
; |clock_top|ring:u_ring|ring2_active~2                                                                           ; |clock_top|ring:u_ring|ring2_active~2                                                                           ; out              ;
; |clock_top|ring:u_ring|ring~4                                                                                   ; |clock_top|ring:u_ring|ring~4                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~4                                                                                    ; |clock_top|ring:u_ring|ban~4                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring1_active~2                                                                           ; |clock_top|ring:u_ring|ring1_active~2                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~8                                                                            ; |clock_top|ring:u_ring|tone_divide~8                                                                            ; out              ;
; |clock_top|ring:u_ring|tone_divide~9                                                                            ; |clock_top|ring:u_ring|tone_divide~9                                                                            ; out              ;
; |clock_top|ring:u_ring|ring2_active~3                                                                           ; |clock_top|ring:u_ring|ring2_active~3                                                                           ; out              ;
; |clock_top|ring:u_ring|ring~5                                                                                   ; |clock_top|ring:u_ring|ring~5                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~5                                                                                    ; |clock_top|ring:u_ring|ban~5                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring2_active~4                                                                           ; |clock_top|ring:u_ring|ring2_active~4                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~10                                                                           ; |clock_top|ring:u_ring|tone_divide~10                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~11                                                                           ; |clock_top|ring:u_ring|tone_divide~11                                                                           ; out              ;
; |clock_top|ring:u_ring|ring1_active~3                                                                           ; |clock_top|ring:u_ring|ring1_active~3                                                                           ; out              ;
; |clock_top|ring:u_ring|ring~6                                                                                   ; |clock_top|ring:u_ring|ring~6                                                                                   ; out              ;
; |clock_top|ring:u_ring|ban~6                                                                                    ; |clock_top|ring:u_ring|ban~6                                                                                    ; out              ;
; |clock_top|ring:u_ring|ring1_active~4                                                                           ; |clock_top|ring:u_ring|ring1_active~4                                                                           ; out              ;
; |clock_top|ring:u_ring|ring2_active~5                                                                           ; |clock_top|ring:u_ring|ring2_active~5                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~12                                                                           ; |clock_top|ring:u_ring|tone_divide~12                                                                           ; out              ;
; |clock_top|ring:u_ring|tone_divide~13                                                                           ; |clock_top|ring:u_ring|tone_divide~13                                                                           ; out              ;
; |clock_top|ring:u_ring|speaker                                                                                  ; |clock_top|ring:u_ring|speaker                                                                                  ; regout           ;
; |clock_top|ring:u_ring|counter~1                                                                                ; |clock_top|ring:u_ring|counter~1                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~2                                                                                ; |clock_top|ring:u_ring|counter~2                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~3                                                                                ; |clock_top|ring:u_ring|counter~3                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~5                                                                                ; |clock_top|ring:u_ring|counter~5                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~6                                                                                ; |clock_top|ring:u_ring|counter~6                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~7                                                                                ; |clock_top|ring:u_ring|counter~7                                                                                ; out              ;
; |clock_top|ring:u_ring|tone_divide[0]                                                                           ; |clock_top|ring:u_ring|tone_divide[0]                                                                           ; regout           ;
; |clock_top|ring:u_ring|speaker~0                                                                                ; |clock_top|ring:u_ring|speaker~0                                                                                ; out              ;
; |clock_top|ring:u_ring|counter[0]                                                                               ; |clock_top|ring:u_ring|counter[0]                                                                               ; regout           ;
; |clock_top|ring:u_ring|tone_divide[1]                                                                           ; |clock_top|ring:u_ring|tone_divide[1]                                                                           ; regout           ;
; |clock_top|ring:u_ring|ring2_active                                                                             ; |clock_top|ring:u_ring|ring2_active                                                                             ; regout           ;
; |clock_top|ring:u_ring|ring1_active                                                                             ; |clock_top|ring:u_ring|ring1_active                                                                             ; regout           ;
; |clock_top|ring:u_ring|ban                                                                                      ; |clock_top|ring:u_ring|ban                                                                                      ; regout           ;
; |clock_top|ring:u_ring|ring                                                                                     ; |clock_top|ring:u_ring|ring                                                                                     ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|always0~1                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~1                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always0~2                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~2                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~6                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~6                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~9                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~9                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~10                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~10                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~11                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~11                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|always0~4                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~4                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always0~7                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~7                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always0~8                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~8                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always0~9                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~9                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_set~0                                                         ; |clock_top|alarm_control:u_alarm_controller|alarm_set~0                                                         ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_set~1                                                         ; |clock_top|alarm_control:u_alarm_controller|alarm_set~1                                                         ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_set~2                                                         ; |clock_top|alarm_control:u_alarm_controller|alarm_set~2                                                         ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_set~3                                                         ; |clock_top|alarm_control:u_alarm_controller|alarm_set~3                                                         ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active~0                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active~0                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|time_ring_active~0                                                  ; |clock_top|alarm_control:u_alarm_controller|time_ring_active~0                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|time_ring_active                                                    ; |clock_top|alarm_control:u_alarm_controller|time_ring_active                                                    ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|always1~0                                                           ; |clock_top|alarm_control:u_alarm_controller|always1~0                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active~1                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active~1                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|always1~2                                                           ; |clock_top|alarm_control:u_alarm_controller|always1~2                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always1~3                                                           ; |clock_top|alarm_control:u_alarm_controller|always1~3                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|time_ring_active~2                                                  ; |clock_top|alarm_control:u_alarm_controller|time_ring_active~2                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active~2                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active~2                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|time_ring_active~3                                                  ; |clock_top|alarm_control:u_alarm_controller|time_ring_active~3                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_set                                                           ; |clock_top|alarm_control:u_alarm_controller|alarm_set                                                           ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_ring                                                          ; |clock_top|alarm_control:u_alarm_controller|alarm_ring                                                          ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|time_ring                                                           ; |clock_top|alarm_control:u_alarm_controller|time_ring                                                           ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_ring_active                                                   ; regout           ;
; |clock_top|clock_control:u_clock_controller|always0~1                                                           ; |clock_top|clock_control:u_clock_controller|always0~1                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|sec_ones~4                                                          ; |clock_top|clock_control:u_clock_controller|sec_ones~4                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~5                                                          ; |clock_top|clock_control:u_clock_controller|sec_ones~5                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~6                                                          ; |clock_top|clock_control:u_clock_controller|sec_ones~6                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~7                                                          ; |clock_top|clock_control:u_clock_controller|sec_ones~7                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~3                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~3                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~4                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~4                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~5                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~5                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~7                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~7                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|always0~4                                                           ; |clock_top|clock_control:u_clock_controller|always0~4                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|min_ones~10                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~10                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~11                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~11                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~6                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~6                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~7                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~7                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~8                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~8                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~15                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~15                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~8                                                          ; |clock_top|clock_control:u_clock_controller|sec_ones~8                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~9                                                          ; |clock_top|clock_control:u_clock_controller|sec_ones~9                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~10                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~10                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~11                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~11                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~9                                                          ; |clock_top|clock_control:u_clock_controller|sec_tens~9                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~10                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~10                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~11                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~11                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~19                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~19                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~12                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~12                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~13                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~13                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~14                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~14                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~15                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~15                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~12                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~12                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~13                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~13                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~14                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~14                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~23                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~23                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~16                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~16                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~17                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~17                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~18                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~18                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones~19                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones~19                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~15                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~15                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~16                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~16                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_tens~17                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens~17                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~27                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~27                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|sec_ones[3]                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones[3]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|sec_ones[2]                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones[2]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|sec_ones[1]                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones[1]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|sec_ones[0]                                                         ; |clock_top|clock_control:u_clock_controller|sec_ones[0]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|sec_tens[2]                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens[2]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|sec_tens[1]                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens[1]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|sec_tens[0]                                                         ; |clock_top|clock_control:u_clock_controller|sec_tens[0]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_ones[0]                                                         ; |clock_top|clock_control:u_clock_controller|min_ones[0]                                                         ; regout           ;
; |clock_top|mode_control:u_mode_controller|pos[0]                                                                ; |clock_top|mode_control:u_mode_controller|pos[0]                                                                ; regout           ;
; |clock_top|mode_control:u_mode_controller|always0~3                                                             ; |clock_top|mode_control:u_mode_controller|always0~3                                                             ; out0             ;
; |clock_top|mode_control:u_mode_controller|always0~5                                                             ; |clock_top|mode_control:u_mode_controller|always0~5                                                             ; out0             ;
; |clock_top|mode_control:u_mode_controller|mode~0                                                                ; |clock_top|mode_control:u_mode_controller|mode~0                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode~1                                                                ; |clock_top|mode_control:u_mode_controller|mode~1                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode~2                                                                ; |clock_top|mode_control:u_mode_controller|mode~2                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode~3                                                                ; |clock_top|mode_control:u_mode_controller|mode~3                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode~4                                                                ; |clock_top|mode_control:u_mode_controller|mode~4                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode~5                                                                ; |clock_top|mode_control:u_mode_controller|mode~5                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode[1]                                                               ; |clock_top|mode_control:u_mode_controller|mode[1]                                                               ; regout           ;
; |clock_top|mode_control:u_mode_controller|pos~0                                                                 ; |clock_top|mode_control:u_mode_controller|pos~0                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~1                                                                 ; |clock_top|mode_control:u_mode_controller|pos~1                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~2                                                                 ; |clock_top|mode_control:u_mode_controller|pos~2                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~3                                                                 ; |clock_top|mode_control:u_mode_controller|pos~3                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~4                                                                 ; |clock_top|mode_control:u_mode_controller|pos~4                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~5                                                                 ; |clock_top|mode_control:u_mode_controller|pos~5                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~6                                                                 ; |clock_top|mode_control:u_mode_controller|pos~6                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~7                                                                 ; |clock_top|mode_control:u_mode_controller|pos~7                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~8                                                                 ; |clock_top|mode_control:u_mode_controller|pos~8                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~9                                                                 ; |clock_top|mode_control:u_mode_controller|pos~9                                                                 ; out              ;
; |clock_top|mode_control:u_mode_controller|pos~10                                                                ; |clock_top|mode_control:u_mode_controller|pos~10                                                                ; out              ;
; |clock_top|mode_control:u_mode_controller|mode[0]                                                               ; |clock_top|mode_control:u_mode_controller|mode[0]                                                               ; regout           ;
; |clock_top|mode_control:u_mode_controller|pos[2]                                                                ; |clock_top|mode_control:u_mode_controller|pos[2]                                                                ; regout           ;
; |clock_top|mode_control:u_mode_controller|pos[1]                                                                ; |clock_top|mode_control:u_mode_controller|pos[1]                                                                ; regout           ;
; |clock_top|key_handle:u_key_handle|set_shift_pos                                                                ; |clock_top|key_handle:u_key_handle|set_shift_pos                                                                ; out0             ;
; |clock_top|key_handle:u_key_handle|set_shift_pre_r                                                              ; |clock_top|key_handle:u_key_handle|set_shift_pre_r                                                              ; regout           ;
; |clock_top|key_handle:u_key_handle|set_time_pos                                                                 ; |clock_top|key_handle:u_key_handle|set_time_pos                                                                 ; out0             ;
; |clock_top|key_handle:u_key_handle|set_time_pre_r                                                               ; |clock_top|key_handle:u_key_handle|set_time_pre_r                                                               ; regout           ;
; |clock_top|key_handle:u_key_handle|set_shift                                                                    ; |clock_top|key_handle:u_key_handle|set_shift                                                                    ; regout           ;
; |clock_top|key_handle:u_key_handle|set_time                                                                     ; |clock_top|key_handle:u_key_handle|set_time                                                                     ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[0]                                                                                ; |clock_top|Hz_12:u_Hz|counter[0]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|clk_2hz                                                                                   ; |clock_top|Hz_12:u_Hz|clk_2hz                                                                                   ; regout           ;
; |clock_top|Hz_12:u_Hz|clk_2hz~1                                                                                 ; |clock_top|Hz_12:u_Hz|clk_2hz~1                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~0                                                                                 ; |clock_top|Hz_12:u_Hz|counter~0                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~1                                                                                 ; |clock_top|Hz_12:u_Hz|counter~1                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~2                                                                                 ; |clock_top|Hz_12:u_Hz|counter~2                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~3                                                                                 ; |clock_top|Hz_12:u_Hz|counter~3                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~4                                                                                 ; |clock_top|Hz_12:u_Hz|counter~4                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~5                                                                                 ; |clock_top|Hz_12:u_Hz|counter~5                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~6                                                                                 ; |clock_top|Hz_12:u_Hz|counter~6                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~7                                                                                 ; |clock_top|Hz_12:u_Hz|counter~7                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~8                                                                                 ; |clock_top|Hz_12:u_Hz|counter~8                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter~9                                                                                 ; |clock_top|Hz_12:u_Hz|counter~9                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|clk_2hz~2                                                                                 ; |clock_top|Hz_12:u_Hz|clk_2hz~2                                                                                 ; out              ;
; |clock_top|Hz_12:u_Hz|counter[1]                                                                                ; |clock_top|Hz_12:u_Hz|counter[1]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[2]                                                                                ; |clock_top|Hz_12:u_Hz|counter[2]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[3]                                                                                ; |clock_top|Hz_12:u_Hz|counter[3]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[4]                                                                                ; |clock_top|Hz_12:u_Hz|counter[4]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[5]                                                                                ; |clock_top|Hz_12:u_Hz|counter[5]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[6]                                                                                ; |clock_top|Hz_12:u_Hz|counter[6]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[7]                                                                                ; |clock_top|Hz_12:u_Hz|counter[7]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[8]                                                                                ; |clock_top|Hz_12:u_Hz|counter[8]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|counter[9]                                                                                ; |clock_top|Hz_12:u_Hz|counter[9]                                                                                ; regout           ;
; |clock_top|Hz_12:u_Hz|clk_1hz                                                                                   ; |clock_top|Hz_12:u_Hz|clk_1hz                                                                                   ; regout           ;
; |clock_top|display_control:u_display_controller|Decoder0~0                                                      ; |clock_top|display_control:u_display_controller|Decoder0~0                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~1                                                      ; |clock_top|display_control:u_display_controller|Decoder0~1                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~2                                                      ; |clock_top|display_control:u_display_controller|Decoder0~2                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~3                                                      ; |clock_top|display_control:u_display_controller|Decoder0~3                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~4                                                      ; |clock_top|display_control:u_display_controller|Decoder0~4                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~5                                                      ; |clock_top|display_control:u_display_controller|Decoder0~5                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~6                                                      ; |clock_top|display_control:u_display_controller|Decoder0~6                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~7                                                      ; |clock_top|display_control:u_display_controller|Decoder0~7                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~8                                                      ; |clock_top|display_control:u_display_controller|Decoder0~8                                                      ; out              ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~3                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~3                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~2                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~2                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~3                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~3                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~4                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~4                                                          ; out0             ;
; |clock_top|ring:u_ring|LessThan0~0                                                                              ; |clock_top|ring:u_ring|LessThan0~0                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~1                                                                              ; |clock_top|ring:u_ring|LessThan0~1                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~2                                                                              ; |clock_top|ring:u_ring|LessThan0~2                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~3                                                                              ; |clock_top|ring:u_ring|LessThan0~3                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~4                                                                              ; |clock_top|ring:u_ring|LessThan0~4                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~5                                                                              ; |clock_top|ring:u_ring|LessThan0~5                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~6                                                                              ; |clock_top|ring:u_ring|LessThan0~6                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~7                                                                              ; |clock_top|ring:u_ring|LessThan0~7                                                                              ; out0             ;
; |clock_top|ring:u_ring|LessThan0~8                                                                              ; |clock_top|ring:u_ring|LessThan0~8                                                                              ; out0             ;
; |clock_top|mode_control:u_mode_controller|LessThan0~0                                                           ; |clock_top|mode_control:u_mode_controller|LessThan0~0                                                           ; out0             ;
; |clock_top|mode_control:u_mode_controller|LessThan0~1                                                           ; |clock_top|mode_control:u_mode_controller|LessThan0~1                                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~0                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~0                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~1                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~1                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~2                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~2                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~3                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~3                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~4                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~4                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~5                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~5                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~6                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~6                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~7                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~7                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~8                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~8                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~9                                                                               ; |clock_top|Hz_12:u_Hz|LessThan0~9                                                                               ; out0             ;
; |clock_top|Hz_12:u_Hz|LessThan0~10                                                                              ; |clock_top|Hz_12:u_Hz|LessThan0~10                                                                              ; out0             ;
; |clock_top|display_control:u_display_controller|Equal0~0                                                        ; |clock_top|display_control:u_display_controller|Equal0~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal4~0                                                        ; |clock_top|display_control:u_display_controller|Equal4~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal5~0                                                        ; |clock_top|display_control:u_display_controller|Equal5~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal6~0                                                        ; |clock_top|display_control:u_display_controller|Equal6~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal7~0                                                        ; |clock_top|display_control:u_display_controller|Equal7~0                                                        ; out0             ;
; |clock_top|ring:u_ring|Equal0~0                                                                                 ; |clock_top|ring:u_ring|Equal0~0                                                                                 ; out0             ;
; |clock_top|ring:u_ring|Equal1~0                                                                                 ; |clock_top|ring:u_ring|Equal1~0                                                                                 ; out0             ;
; |clock_top|ring:u_ring|Equal2~0                                                                                 ; |clock_top|ring:u_ring|Equal2~0                                                                                 ; out0             ;
; |clock_top|ring:u_ring|Equal2~1                                                                                 ; |clock_top|ring:u_ring|Equal2~1                                                                                 ; out0             ;
; |clock_top|ring:u_ring|Equal2~2                                                                                 ; |clock_top|ring:u_ring|Equal2~2                                                                                 ; out0             ;
; |clock_top|ring:u_ring|Equal2~3                                                                                 ; |clock_top|ring:u_ring|Equal2~3                                                                                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal0~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal0~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal1~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal1~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~0                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~1                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~1                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~4                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~4                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal11~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal11~0                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal14~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal14~0                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal15~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal15~0                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal1~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal1~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal2~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal2~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal3~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal3~0                                                            ; out0             ;
; |clock_top|mode_control:u_mode_controller|Equal0~0                                                              ; |clock_top|mode_control:u_mode_controller|Equal0~0                                                              ; out0             ;
; |clock_top|mode_control:u_mode_controller|Equal1~0                                                              ; |clock_top|mode_control:u_mode_controller|Equal1~0                                                              ; out0             ;
; |clock_top|Hz_12:u_Hz|Equal0~0                                                                                  ; |clock_top|Hz_12:u_Hz|Equal0~0                                                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|look_add:look_ahead_unit|cout[1]~0                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|look_add:look_ahead_unit|cout[1]~0                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[1]~1                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[1]~1                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[1]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[1]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[2]~2                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[2]~2                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[2]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[2]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[3]~3                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[3]~3                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[3]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[3]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[4]~4                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[4]~4                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[4]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[4]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[5]~5                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[5]~5                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[5]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[5]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[6]~6                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[6]~6                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[6]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[6]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[7]~7                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[7]~7                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[7]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[7]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g3                                                      ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g3                                                      ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~0                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~0                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g4~0                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g4~0                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|p2c[0]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|p2c[0]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|p2c[1]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|p2c[1]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|p2c[2]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|p2c[2]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[1]~0                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[1]~0                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[2]~1                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[2]~1                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[2]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gc[2]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[0]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[0]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[1]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[1]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[2]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[2]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[3]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[3]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~1                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~1                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_result[0]~0                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_result[0]~0                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]~0                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]~0                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]~1                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]~1                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]~2                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]~2                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~3                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~3                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~4                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~4                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~5                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~5                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~16                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~16                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[0]~0                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[0]~0                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~19                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~19                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~20                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~20                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~21                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~21                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[0]~0                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[0]~0                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~22                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~22                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~23                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~23                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[1]~1                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[1]~1                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~25                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~25                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~28                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~28                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~29                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~29                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[2]~2                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[2]~2                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~31                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~31                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~34                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~34                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~35                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~35                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~3                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~3                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~37                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~37                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~40                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~40                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gp0~0                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gp0~0                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gp0                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gp0                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~41                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~41                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~42                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~42                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|bg_out~0                                                ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|bg_out~0                                                ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~43                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~43                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~44                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~44                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|bp_out~0                                                ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|bp_out~0                                                ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|ps[0]~0                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|ps[0]~0                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|psi[0]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|psi[0]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|ps[1]~1                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|ps[1]~1                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|psi[1]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|psi[1]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|pc[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|pc[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[0]                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[0]                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|_~1                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|_~1                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~0                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~0                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]~0                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]~0                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]                                       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|sel_node[2]                                            ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|sel_node[2]                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|sel_node[2]                                            ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|sel_node[2]                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|sel_node[2]                                            ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|sel_node[2]                                            ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[2]~1                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[2]~1                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[2]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[2]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0                        ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[3]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[3]                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0                        ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0                      ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]                        ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]                        ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]                        ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |clock_top|min_ten_zero                                                                                         ; |clock_top|min_ten_zero                                                                                         ; pin_out          ;
; |clock_top|hour_ten_zero1                                                                                       ; |clock_top|hour_ten_zero1                                                                                       ; pin_out          ;
; |clock_top|hour_ten_zero2                                                                                       ; |clock_top|hour_ten_zero2                                                                                       ; pin_out          ;
; |clock_top|display_min_tens[0]                                                                                  ; |clock_top|display_min_tens[0]                                                                                  ; pin_out          ;
; |clock_top|display_min_tens[1]                                                                                  ; |clock_top|display_min_tens[1]                                                                                  ; pin_out          ;
; |clock_top|display_min_tens[2]                                                                                  ; |clock_top|display_min_tens[2]                                                                                  ; pin_out          ;
; |clock_top|display_hour_ones[0]                                                                                 ; |clock_top|display_hour_ones[0]                                                                                 ; pin_out          ;
; |clock_top|display_hour_ones[1]                                                                                 ; |clock_top|display_hour_ones[1]                                                                                 ; pin_out          ;
; |clock_top|display_hour_ones[2]                                                                                 ; |clock_top|display_hour_ones[2]                                                                                 ; pin_out          ;
; |clock_top|display_hour_ones[3]                                                                                 ; |clock_top|display_hour_ones[3]                                                                                 ; pin_out          ;
; |clock_top|display_hour_tens[0]                                                                                 ; |clock_top|display_hour_tens[0]                                                                                 ; pin_out          ;
; |clock_top|display_hour_tens[1]                                                                                 ; |clock_top|display_hour_tens[1]                                                                                 ; pin_out          ;
; |clock_top|display_control:u_display_controller|hour_tens_blink                                                 ; |clock_top|display_control:u_display_controller|hour_tens_blink                                                 ; out0             ;
; |clock_top|display_control:u_display_controller|hour_ones_blink                                                 ; |clock_top|display_control:u_display_controller|hour_ones_blink                                                 ; out0             ;
; |clock_top|display_control:u_display_controller|min_tens_blink                                                  ; |clock_top|display_control:u_display_controller|min_tens_blink                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|min_ten_zero~0                                                  ; |clock_top|display_control:u_display_controller|min_ten_zero~0                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|min_ten_zero                                                    ; |clock_top|display_control:u_display_controller|min_ten_zero                                                    ; out              ;
; |clock_top|display_control:u_display_controller|hour_ten_zero1~0                                                ; |clock_top|display_control:u_display_controller|hour_ten_zero1~0                                                ; out0             ;
; |clock_top|display_control:u_display_controller|hour_ten_zero1                                                  ; |clock_top|display_control:u_display_controller|hour_ten_zero1                                                  ; out              ;
; |clock_top|display_control:u_display_controller|hour_ten_zero2                                                  ; |clock_top|display_control:u_display_controller|hour_ten_zero2                                                  ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens[0]                                            ; |clock_top|display_control:u_display_controller|display_hour_tens[0]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_tens~0                                              ; |clock_top|display_control:u_display_controller|display_min_tens~0                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~1                                              ; |clock_top|display_control:u_display_controller|display_min_tens~1                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~2                                              ; |clock_top|display_control:u_display_controller|display_min_tens~2                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~3                                              ; |clock_top|display_control:u_display_controller|display_min_tens~3                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~4                                              ; |clock_top|display_control:u_display_controller|display_min_tens~4                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~5                                              ; |clock_top|display_control:u_display_controller|display_min_tens~5                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~6                                              ; |clock_top|display_control:u_display_controller|display_min_tens~6                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~7                                              ; |clock_top|display_control:u_display_controller|display_min_tens~7                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~8                                              ; |clock_top|display_control:u_display_controller|display_min_tens~8                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~0                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~0                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~1                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~1                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~2                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~2                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~3                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~3                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~4                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~4                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~5                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~5                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~6                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~6                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~7                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~7                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~8                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~8                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~9                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~9                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~10                                            ; |clock_top|display_control:u_display_controller|display_hour_ones~10                                            ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~11                                            ; |clock_top|display_control:u_display_controller|display_hour_ones~11                                            ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~0                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~0                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~1                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~1                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~2                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~2                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~3                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~3                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~4                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~4                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~5                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~5                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens[2]                                             ; |clock_top|display_control:u_display_controller|display_min_tens[2]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_tens[1]                                             ; |clock_top|display_control:u_display_controller|display_min_tens[1]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_tens[0]                                             ; |clock_top|display_control:u_display_controller|display_min_tens[0]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[3]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[3]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[2]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[2]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[1]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[1]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[0]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[0]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_tens[1]                                            ; |clock_top|display_control:u_display_controller|display_hour_tens[1]                                            ; regout           ;
; |clock_top|ring:u_ring|counter[3]                                                                               ; |clock_top|ring:u_ring|counter[3]                                                                               ; regout           ;
; |clock_top|ring:u_ring|counter~0                                                                                ; |clock_top|ring:u_ring|counter~0                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~4                                                                                ; |clock_top|ring:u_ring|counter~4                                                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~2                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~2                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~3                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~3                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|always0~3                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~3                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~4                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~4                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~5                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~5                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~6                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~6                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~7                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~7                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~8                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~8                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~9                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~9                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~10                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~10                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~11                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~11                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~3                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~3                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~4                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~4                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~5                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~5                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~4                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~4                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~7                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~7                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~8                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~8                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~6                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~6                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~7                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~7                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~8                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~8                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~12                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~12                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~13                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~13                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~14                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~14                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~15                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~15                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~4                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~4                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~5                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~5                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|always0~5                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~5                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always0~6                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~6                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~12                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~12                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~13                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~13                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~9                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~9                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~10                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~10                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~11                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~11                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~16                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~16                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~17                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~17                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~18                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~18                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~19                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~19                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~6                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~6                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~7                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~7                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~20                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~20                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~21                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~21                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~22                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~22                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~23                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~23                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~8                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~8                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~9                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~9                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~16                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~16                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~17                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~17                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~12                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~12                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~13                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~13                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~14                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~14                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[1]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[1]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[0]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[0]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[3]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[3]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[2]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[2]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[1]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[1]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[0]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[0]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[2]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[2]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[1]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[1]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[0]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[0]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[3]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[3]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[2]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[2]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|always1~1                                                           ; |clock_top|alarm_control:u_alarm_controller|always1~1                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|hour_tens~2                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~2                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~3                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~3                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|always0~2                                                           ; |clock_top|clock_control:u_clock_controller|always0~2                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|hour_ones~4                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~4                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~5                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~5                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~6                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~6                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~7                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~7                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~4                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~4                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~5                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~5                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~3                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~3                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~4                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~4                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~5                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~5                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~4                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~4                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~5                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~5                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens[0]                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens[0]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|always0~5                                                           ; |clock_top|clock_control:u_clock_controller|always0~5                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|hour_ones~8                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~8                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~9                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~9                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~10                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~10                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~11                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~11                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~6                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~6                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~7                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~7                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~8                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~8                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~9                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~9                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~12                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~12                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~13                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~13                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~14                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~14                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~15                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~15                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~6                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~6                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~7                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~7                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~8                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~8                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~10                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~10                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~11                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~11                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~16                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~16                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~17                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~17                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~18                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~18                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~19                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~19                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~8                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~8                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~9                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~9                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~10                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~10                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~11                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~11                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~12                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~12                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~13                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~13                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~20                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~20                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~21                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~21                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~22                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~22                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~23                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~23                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~12                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~12                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~13                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~13                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~12                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~12                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~13                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~13                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~14                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~14                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~14                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~14                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~15                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~15                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~24                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~24                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~25                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~25                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~26                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~26                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~27                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~27                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~16                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~16                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~17                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~17                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~15                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~15                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~16                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~16                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~17                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~17                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~16                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~16                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~17                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~17                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~28                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~28                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~29                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~29                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~30                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~30                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~31                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~31                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~20                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~20                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~21                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~21                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~18                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~18                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~19                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~19                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~20                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~20                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~18                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~18                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~19                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~19                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~32                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~32                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~33                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~33                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~34                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~34                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~35                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~35                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~24                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~24                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~25                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~25                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~21                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~21                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~22                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~22                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~23                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~23                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~36                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~36                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~37                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~37                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~38                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~38                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~39                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~39                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~20                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~20                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~21                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~21                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones[3]                                                         ; |clock_top|clock_control:u_clock_controller|min_ones[3]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_ones[2]                                                         ; |clock_top|clock_control:u_clock_controller|min_ones[2]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_tens[2]                                                         ; |clock_top|clock_control:u_clock_controller|min_tens[2]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_tens[1]                                                         ; |clock_top|clock_control:u_clock_controller|min_tens[1]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_tens[0]                                                         ; |clock_top|clock_control:u_clock_controller|min_tens[0]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[3]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[3]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[2]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[2]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[1]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[1]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[0]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[0]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_tens[1]                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens[1]                                                        ; regout           ;
; |clock_top|display_control:u_display_controller|Decoder0~9                                                      ; |clock_top|display_control:u_display_controller|Decoder0~9                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~10                                                     ; |clock_top|display_control:u_display_controller|Decoder0~10                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~11                                                     ; |clock_top|display_control:u_display_controller|Decoder0~11                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~12                                                     ; |clock_top|display_control:u_display_controller|Decoder0~12                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~13                                                     ; |clock_top|display_control:u_display_controller|Decoder0~13                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~14                                                     ; |clock_top|display_control:u_display_controller|Decoder0~14                                                     ; out              ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~0                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~0                                                          ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~1                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~1                                                          ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~2                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~2                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~0                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~0                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~1                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~1                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|LessThan0~0                                                         ; |clock_top|clock_control:u_clock_controller|LessThan0~0                                                         ; out0             ;
; |clock_top|clock_control:u_clock_controller|LessThan0~1                                                         ; |clock_top|clock_control:u_clock_controller|LessThan0~1                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|Equal1~0                                                        ; |clock_top|display_control:u_display_controller|Equal1~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal2~0                                                        ; |clock_top|display_control:u_display_controller|Equal2~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal3~0                                                        ; |clock_top|display_control:u_display_controller|Equal3~0                                                        ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal2~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal2~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal3~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal3~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal4~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal4~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal5~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal5~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal6~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal6~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal7~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal7~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal7~1                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal7~1                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal7~2                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal7~2                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~1                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~1                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~2                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~2                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~3                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~3                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~4                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~4                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~1                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~1                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~2                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~2                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~3                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~3                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~2                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~2                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~3                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~3                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal12~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal12~0                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal13~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal13~0                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal0~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal0~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal4~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal4~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal5~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal5~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal6~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal6~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal7~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal7~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal8~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal8~0                                                            ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                                             ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                                             ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g3~0                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g3~0                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                                                ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                                                ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                                                ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                                                ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~2                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~2                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~3                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~3                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~4                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~4                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~5                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~5                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~6                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~6                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~7                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~7                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~17                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~17                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~18                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~18                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~24                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~24                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~26                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~26                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~27                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~27                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~30                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~30                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~32                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~32                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~33                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~33                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~36                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~36                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~38                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~38                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~39                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~39                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|_~2                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|_~2                                                     ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[3]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[3]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[3]~3                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[3]~3                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[3]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[3]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[3]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[3]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3~0                                     ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3~0                                     ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3                                       ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3                                       ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                                      ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |clock_top|min_ten_zero                                                                                         ; |clock_top|min_ten_zero                                                                                         ; pin_out          ;
; |clock_top|hour_ten_zero1                                                                                       ; |clock_top|hour_ten_zero1                                                                                       ; pin_out          ;
; |clock_top|hour_ten_zero2                                                                                       ; |clock_top|hour_ten_zero2                                                                                       ; pin_out          ;
; |clock_top|display_min_tens[0]                                                                                  ; |clock_top|display_min_tens[0]                                                                                  ; pin_out          ;
; |clock_top|display_min_tens[1]                                                                                  ; |clock_top|display_min_tens[1]                                                                                  ; pin_out          ;
; |clock_top|display_min_tens[2]                                                                                  ; |clock_top|display_min_tens[2]                                                                                  ; pin_out          ;
; |clock_top|display_hour_ones[0]                                                                                 ; |clock_top|display_hour_ones[0]                                                                                 ; pin_out          ;
; |clock_top|display_hour_ones[1]                                                                                 ; |clock_top|display_hour_ones[1]                                                                                 ; pin_out          ;
; |clock_top|display_hour_ones[2]                                                                                 ; |clock_top|display_hour_ones[2]                                                                                 ; pin_out          ;
; |clock_top|display_hour_ones[3]                                                                                 ; |clock_top|display_hour_ones[3]                                                                                 ; pin_out          ;
; |clock_top|display_hour_tens[0]                                                                                 ; |clock_top|display_hour_tens[0]                                                                                 ; pin_out          ;
; |clock_top|display_hour_tens[1]                                                                                 ; |clock_top|display_hour_tens[1]                                                                                 ; pin_out          ;
; |clock_top|display_control:u_display_controller|hour_tens_blink                                                 ; |clock_top|display_control:u_display_controller|hour_tens_blink                                                 ; out0             ;
; |clock_top|display_control:u_display_controller|hour_ones_blink                                                 ; |clock_top|display_control:u_display_controller|hour_ones_blink                                                 ; out0             ;
; |clock_top|display_control:u_display_controller|min_tens_blink                                                  ; |clock_top|display_control:u_display_controller|min_tens_blink                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|min_ten_zero~0                                                  ; |clock_top|display_control:u_display_controller|min_ten_zero~0                                                  ; out0             ;
; |clock_top|display_control:u_display_controller|min_ten_zero                                                    ; |clock_top|display_control:u_display_controller|min_ten_zero                                                    ; out              ;
; |clock_top|display_control:u_display_controller|hour_ten_zero1~0                                                ; |clock_top|display_control:u_display_controller|hour_ten_zero1~0                                                ; out0             ;
; |clock_top|display_control:u_display_controller|hour_ten_zero1                                                  ; |clock_top|display_control:u_display_controller|hour_ten_zero1                                                  ; out              ;
; |clock_top|display_control:u_display_controller|hour_ten_zero2                                                  ; |clock_top|display_control:u_display_controller|hour_ten_zero2                                                  ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens[0]                                            ; |clock_top|display_control:u_display_controller|display_hour_tens[0]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_tens~0                                              ; |clock_top|display_control:u_display_controller|display_min_tens~0                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~1                                              ; |clock_top|display_control:u_display_controller|display_min_tens~1                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~2                                              ; |clock_top|display_control:u_display_controller|display_min_tens~2                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~3                                              ; |clock_top|display_control:u_display_controller|display_min_tens~3                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~4                                              ; |clock_top|display_control:u_display_controller|display_min_tens~4                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~5                                              ; |clock_top|display_control:u_display_controller|display_min_tens~5                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~6                                              ; |clock_top|display_control:u_display_controller|display_min_tens~6                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~7                                              ; |clock_top|display_control:u_display_controller|display_min_tens~7                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens~8                                              ; |clock_top|display_control:u_display_controller|display_min_tens~8                                              ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~0                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~0                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~1                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~1                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~2                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~2                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~3                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~3                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~4                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~4                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~5                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~5                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~6                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~6                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~7                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~7                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~8                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~8                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~9                                             ; |clock_top|display_control:u_display_controller|display_hour_ones~9                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~10                                            ; |clock_top|display_control:u_display_controller|display_hour_ones~10                                            ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_ones~11                                            ; |clock_top|display_control:u_display_controller|display_hour_ones~11                                            ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~0                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~0                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~1                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~1                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~2                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~2                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~3                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~3                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~4                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~4                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_hour_tens~5                                             ; |clock_top|display_control:u_display_controller|display_hour_tens~5                                             ; out              ;
; |clock_top|display_control:u_display_controller|display_min_tens[2]                                             ; |clock_top|display_control:u_display_controller|display_min_tens[2]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_tens[1]                                             ; |clock_top|display_control:u_display_controller|display_min_tens[1]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_min_tens[0]                                             ; |clock_top|display_control:u_display_controller|display_min_tens[0]                                             ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[3]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[3]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[2]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[2]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[1]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[1]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_ones[0]                                            ; |clock_top|display_control:u_display_controller|display_hour_ones[0]                                            ; regout           ;
; |clock_top|display_control:u_display_controller|display_hour_tens[1]                                            ; |clock_top|display_control:u_display_controller|display_hour_tens[1]                                            ; regout           ;
; |clock_top|ring:u_ring|counter[3]                                                                               ; |clock_top|ring:u_ring|counter[3]                                                                               ; regout           ;
; |clock_top|ring:u_ring|counter~0                                                                                ; |clock_top|ring:u_ring|counter~0                                                                                ; out              ;
; |clock_top|ring:u_ring|counter~4                                                                                ; |clock_top|ring:u_ring|counter~4                                                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~2                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~2                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~3                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~3                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|always0~3                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~3                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~4                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~4                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~5                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~5                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~6                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~6                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~7                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~7                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~8                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~8                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~9                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~9                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~10                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~10                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~11                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~11                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~3                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~3                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~4                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~4                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~5                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~5                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~4                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~4                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~5                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~5                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~8                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~8                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~6                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~6                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~7                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~7                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~8                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~8                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~12                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~12                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~13                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~13                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~14                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~14                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~15                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~15                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~4                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~4                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~5                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~5                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|always0~5                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~5                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|always0~6                                                           ; |clock_top|alarm_control:u_alarm_controller|always0~6                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~12                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~12                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~13                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~13                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~14                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~14                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~15                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~15                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~9                                                 ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~9                                                 ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~10                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~10                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~11                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~11                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~16                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~16                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~17                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~17                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~18                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~18                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~19                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~19                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~6                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~6                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~7                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~7                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~20                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~20                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~21                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~21                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~22                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~22                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~23                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones~23                                                  ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~8                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~8                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~9                                                   ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens~9                                                   ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~16                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~16                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~17                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~17                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~18                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~18                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~19                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones~19                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~12                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~12                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~13                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~13                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~14                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens~14                                                ; out              ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[1]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[1]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[0]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_tens[0]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[3]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[3]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[2]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[2]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[1]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[1]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[0]                                                  ; |clock_top|alarm_control:u_alarm_controller|alarm_hour_ones[0]                                                  ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[2]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[2]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[1]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[1]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[0]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_tens[0]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[3]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[3]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[2]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[2]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[1]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[1]                                                ; regout           ;
; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[0]                                                ; |clock_top|alarm_control:u_alarm_controller|alarm_minute_ones[0]                                                ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_tens~2                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~2                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~3                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~3                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|always0~2                                                           ; |clock_top|clock_control:u_clock_controller|always0~2                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|hour_ones~4                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~4                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~5                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~5                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~6                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~6                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~7                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~7                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~4                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~4                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~5                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~5                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~6                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~6                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~3                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~3                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~4                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~4                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~5                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~5                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~4                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~4                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~5                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~5                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens[0]                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens[0]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|always0~5                                                           ; |clock_top|clock_control:u_clock_controller|always0~5                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|hour_ones~8                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~8                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~9                                                         ; |clock_top|clock_control:u_clock_controller|hour_ones~9                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~10                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~10                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~11                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~11                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~6                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~6                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~7                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~7                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~8                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~8                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~9                                                         ; |clock_top|clock_control:u_clock_controller|hour_tens~9                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~12                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~12                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~13                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~13                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~14                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~14                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~15                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~15                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~6                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~6                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~7                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~7                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~8                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~8                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~10                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~10                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~11                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~11                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~16                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~16                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~17                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~17                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~18                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~18                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~19                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~19                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~8                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~8                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~9                                                          ; |clock_top|clock_control:u_clock_controller|min_ones~9                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~9                                                          ; |clock_top|clock_control:u_clock_controller|min_tens~9                                                          ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~10                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~10                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~11                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~11                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~12                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~12                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~13                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~13                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~20                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~20                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~21                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~21                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~22                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~22                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~23                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~23                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~12                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~12                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~13                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~13                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~14                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~14                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~12                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~12                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~13                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~13                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~14                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~14                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~14                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~14                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~15                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~15                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~24                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~24                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~25                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~25                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~26                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~26                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~27                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~27                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~16                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~16                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~17                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~17                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~18                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~18                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~15                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~15                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~16                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~16                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~17                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~17                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~16                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~16                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~17                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~17                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~28                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~28                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~29                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~29                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~30                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~30                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~31                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~31                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~20                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~20                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~21                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~21                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~22                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~22                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~18                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~18                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~19                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~19                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~20                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~20                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~18                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~18                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~19                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~19                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~32                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~32                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~33                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~33                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~34                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~34                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~35                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~35                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~24                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~24                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~25                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~25                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones~26                                                         ; |clock_top|clock_control:u_clock_controller|min_ones~26                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~21                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~21                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~22                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~22                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|min_tens~23                                                         ; |clock_top|clock_control:u_clock_controller|min_tens~23                                                         ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~36                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~36                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~37                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~37                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~38                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~38                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_ones~39                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones~39                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~20                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~20                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|hour_tens~21                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens~21                                                        ; out              ;
; |clock_top|clock_control:u_clock_controller|min_ones[3]                                                         ; |clock_top|clock_control:u_clock_controller|min_ones[3]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_ones[2]                                                         ; |clock_top|clock_control:u_clock_controller|min_ones[2]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_ones[1]                                                         ; |clock_top|clock_control:u_clock_controller|min_ones[1]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_tens[2]                                                         ; |clock_top|clock_control:u_clock_controller|min_tens[2]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_tens[1]                                                         ; |clock_top|clock_control:u_clock_controller|min_tens[1]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|min_tens[0]                                                         ; |clock_top|clock_control:u_clock_controller|min_tens[0]                                                         ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[3]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[3]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[2]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[2]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[1]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[1]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_ones[0]                                                        ; |clock_top|clock_control:u_clock_controller|hour_ones[0]                                                        ; regout           ;
; |clock_top|clock_control:u_clock_controller|hour_tens[1]                                                        ; |clock_top|clock_control:u_clock_controller|hour_tens[1]                                                        ; regout           ;
; |clock_top|display_control:u_display_controller|Decoder0~9                                                      ; |clock_top|display_control:u_display_controller|Decoder0~9                                                      ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~10                                                     ; |clock_top|display_control:u_display_controller|Decoder0~10                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~11                                                     ; |clock_top|display_control:u_display_controller|Decoder0~11                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~12                                                     ; |clock_top|display_control:u_display_controller|Decoder0~12                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~13                                                     ; |clock_top|display_control:u_display_controller|Decoder0~13                                                     ; out              ;
; |clock_top|display_control:u_display_controller|Decoder0~14                                                     ; |clock_top|display_control:u_display_controller|Decoder0~14                                                     ; out              ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~0                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~0                                                          ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~1                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~1                                                          ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Decoder0~2                                                          ; |clock_top|alarm_control:u_alarm_controller|Decoder0~2                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~0                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~0                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|Decoder0~1                                                          ; |clock_top|clock_control:u_clock_controller|Decoder0~1                                                          ; out0             ;
; |clock_top|clock_control:u_clock_controller|LessThan0~0                                                         ; |clock_top|clock_control:u_clock_controller|LessThan0~0                                                         ; out0             ;
; |clock_top|clock_control:u_clock_controller|LessThan0~1                                                         ; |clock_top|clock_control:u_clock_controller|LessThan0~1                                                         ; out0             ;
; |clock_top|display_control:u_display_controller|Equal1~0                                                        ; |clock_top|display_control:u_display_controller|Equal1~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal2~0                                                        ; |clock_top|display_control:u_display_controller|Equal2~0                                                        ; out0             ;
; |clock_top|display_control:u_display_controller|Equal3~0                                                        ; |clock_top|display_control:u_display_controller|Equal3~0                                                        ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal2~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal2~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal3~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal3~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal4~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal4~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal5~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal5~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal6~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal6~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal7~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal7~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal7~1                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal7~1                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal7~2                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal7~2                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~1                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~1                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~2                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~2                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~3                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~3                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal8~4                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal8~4                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~0                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~0                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~1                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~1                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~2                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~2                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal9~3                                                            ; |clock_top|alarm_control:u_alarm_controller|Equal9~3                                                            ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~2                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~2                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal10~3                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal10~3                                                           ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|Equal12~0                                                           ; |clock_top|alarm_control:u_alarm_controller|Equal12~0                                                           ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal0~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal0~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal4~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal4~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal5~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal5~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal6~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal6~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal7~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal7~0                                                            ; out0             ;
; |clock_top|clock_control:u_clock_controller|Equal8~0                                                            ; |clock_top|clock_control:u_clock_controller|Equal8~0                                                            ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                                             ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                                             ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                                                 ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                                                 ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g3~0                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g3~0                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                                                ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                                                ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                                                ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                                                ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                                                  ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                                                  ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                                       ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                                       ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~2                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~2                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~3                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~3                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~4                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~4                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~5                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~5                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~6                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~6                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~7                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~7                                                     ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~17                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~17                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~18                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~18                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~24                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~24                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~26                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~26                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~27                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~27                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~30                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~30                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~32                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~32                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~33                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~33                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~36                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~36                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~38                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~38                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~39                                                    ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|_~39                                                    ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                                          ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                                          ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                                         ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                                         ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                                           ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                                           ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                                                   ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                                                   ; out0             ;
; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|_~2                                                     ; |clock_top|Hz_12:u_Hz|lpm_add_sub:Add0|addcore:adder[1]|_~2                                                     ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |clock_top|mode_control:u_mode_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add5|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|clock_control:u_clock_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |clock_top|clock_control:u_clock_controller|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add3|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_top|alarm_control:u_alarm_controller|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[3]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[3]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[2]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[1]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|datab_node[0]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[0]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[3]~3                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|ps[3]~3                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[3]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|psi[3]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[3]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|gn[3]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|pc[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3~0                                     ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3~0                                     ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3                                       ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|g3                                       ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~2                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|_~3                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; |clock_top|ring:u_ring|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1                      ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]                            ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]                            ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                                  ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                                   ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                                   ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                                    ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                                    ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]                          ; out0             ;
; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                                      ; |clock_top|ring:u_ring|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                                      ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 21 16:01:05 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off clock_top -c clock_top
Info: Using vector source file "F:/verliog/20250514/2.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      45.15 %
Info: Number of transitions in simulation is 3321641
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Wed May 21 16:01:14 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


