# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_project_6.srcs/sources_1/new/combinee.v" \
"../../../../test_project_6.srcs/sources_1/new/fp_bolme.v" \
"../../../../test_project_6.srcs/sources_1/new/fp_carpma.v" \
"../../../../test_project_6.srcs/sources_1/new/fp_cikarma.v" \
"../../../../test_project_6.srcs/sources_1/new/fp_int_don.v" \
"../../../../test_project_6.srcs/sources_1/new/fp_topla.v" \
"../../../../test_project_6.srcs/sources_1/new/int_fp_don.v" \
"../../../../test_project_6.srcs/sources_1/new/multiplier.v" \
"../../../../test_project_6.srcs/sources_1/new/ram.v" \
"../../../../test_project_6.srcs/sources_1/new/uart_rx_t.v" \
"../../../../test_project_6.srcs/sources_1/new/uart_top.v" \
"../../../../test_project_6.srcs/sources_1/new/uart_tx_t.v" \
"../../../../test_project_6.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
