---
name: Verilog feature set request
about: For describing a set of features to implement
title: Design [FEATURE SET]
labels: enhancement
assignees: ''

---

Create a set of Verilog scripts that connect together through instances at design file cpu_top.sv and run on a simple testbench cpu_top_tb.sv for quick simulation.

At simulation, ...

The files should represent ...
[Elaborate here]
