# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../week6.srcs/sources_1/new/week6.vhd" \
"../../../../week6.ip_user_files/bd/design_1/ip/design_1_week6_0_0/sim/design_1_week6_0_0.vhd" \
"../../../../week6.ip_user_files/bd/design_1/ip/design_1_week6_0_1/sim/design_1_week6_0_1.vhd" \
"../../../../week6.ip_user_files/bd/design_1/ip/design_1_week6_0_2/sim/design_1_week6_0_2.vhd" \
"../../../../week6.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../week6.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../week6.srcs/sim_1/new/tb_blockDesign.vhd" \

# Do not sort compile order
nosort
