\hypertarget{structFSMC__PCCARDInitTypeDef}{
\section{FSMC\_\-PCCARDInitTypeDef Struct Reference}
\label{structFSMC__PCCARDInitTypeDef}\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
}


FSMC PCCARD Init structure definition.  




{\ttfamily \#include $<$stm32f10x\_\-fsmc.h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\_\-t \hyperlink{structFSMC__PCCARDInitTypeDef_a3ffd8c627ffe3ac90dfbfe93a8b97c26}{FSMC\_\-Waitfeature}
\item 
uint32\_\-t \hyperlink{structFSMC__PCCARDInitTypeDef_a15db9675791f6f9c7fd82fe1084ff694}{FSMC\_\-TCLRSetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__PCCARDInitTypeDef_ac83f977e01623595e0aa8dd0b1eb3fcc}{FSMC\_\-TARSetupTime}
\item 
\hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef}{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef} $\ast$ \hyperlink{structFSMC__PCCARDInitTypeDef_a87cb99ebe9b5ed570c6467abc9c2ef6d}{FSMC\_\-CommonSpaceTimingStruct}
\item 
\hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef}{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef} $\ast$ \hyperlink{structFSMC__PCCARDInitTypeDef_aee510f2e6e6ef18e7f5eedfed702f697}{FSMC\_\-AttributeSpaceTimingStruct}
\item 
\hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef}{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef} $\ast$ \hyperlink{structFSMC__PCCARDInitTypeDef_abd9b9e8d7623829a40e5255b0949a3a1}{FSMC\_\-IOSpaceTimingStruct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
FSMC PCCARD Init structure definition. 

\subsection{Member Data Documentation}
\hypertarget{structFSMC__PCCARDInitTypeDef_aee510f2e6e6ef18e7f5eedfed702f697}{
\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}!FSMC\_\-AttributeSpaceTimingStruct@{FSMC\_\-AttributeSpaceTimingStruct}}
\index{FSMC\_\-AttributeSpaceTimingStruct@{FSMC\_\-AttributeSpaceTimingStruct}!FSMC_PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
\subsubsection[{FSMC\_\-AttributeSpaceTimingStruct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}$\ast$ {\bf FSMC\_\-PCCARDInitTypeDef::FSMC\_\-AttributeSpaceTimingStruct}}}
\label{structFSMC__PCCARDInitTypeDef_aee510f2e6e6ef18e7f5eedfed702f697}
FSMC Attribute Space Timing \hypertarget{structFSMC__PCCARDInitTypeDef_a87cb99ebe9b5ed570c6467abc9c2ef6d}{
\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}!FSMC\_\-CommonSpaceTimingStruct@{FSMC\_\-CommonSpaceTimingStruct}}
\index{FSMC\_\-CommonSpaceTimingStruct@{FSMC\_\-CommonSpaceTimingStruct}!FSMC_PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
\subsubsection[{FSMC\_\-CommonSpaceTimingStruct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}$\ast$ {\bf FSMC\_\-PCCARDInitTypeDef::FSMC\_\-CommonSpaceTimingStruct}}}
\label{structFSMC__PCCARDInitTypeDef_a87cb99ebe9b5ed570c6467abc9c2ef6d}
FSMC Common Space Timing \hypertarget{structFSMC__PCCARDInitTypeDef_abd9b9e8d7623829a40e5255b0949a3a1}{
\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}!FSMC\_\-IOSpaceTimingStruct@{FSMC\_\-IOSpaceTimingStruct}}
\index{FSMC\_\-IOSpaceTimingStruct@{FSMC\_\-IOSpaceTimingStruct}!FSMC_PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
\subsubsection[{FSMC\_\-IOSpaceTimingStruct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}$\ast$ {\bf FSMC\_\-PCCARDInitTypeDef::FSMC\_\-IOSpaceTimingStruct}}}
\label{structFSMC__PCCARDInitTypeDef_abd9b9e8d7623829a40e5255b0949a3a1}
FSMC IO Space Timing \hypertarget{structFSMC__PCCARDInitTypeDef_ac83f977e01623595e0aa8dd0b1eb3fcc}{
\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}!FSMC\_\-TARSetupTime@{FSMC\_\-TARSetupTime}}
\index{FSMC\_\-TARSetupTime@{FSMC\_\-TARSetupTime}!FSMC_PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
\subsubsection[{FSMC\_\-TARSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-PCCARDInitTypeDef::FSMC\_\-TARSetupTime}}}
\label{structFSMC__PCCARDInitTypeDef_ac83f977e01623595e0aa8dd0b1eb3fcc}
Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between 0x0 and 0xFF \hypertarget{structFSMC__PCCARDInitTypeDef_a15db9675791f6f9c7fd82fe1084ff694}{
\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}!FSMC\_\-TCLRSetupTime@{FSMC\_\-TCLRSetupTime}}
\index{FSMC\_\-TCLRSetupTime@{FSMC\_\-TCLRSetupTime}!FSMC_PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
\subsubsection[{FSMC\_\-TCLRSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-PCCARDInitTypeDef::FSMC\_\-TCLRSetupTime}}}
\label{structFSMC__PCCARDInitTypeDef_a15db9675791f6f9c7fd82fe1084ff694}
Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between 0 and 0xFF. \hypertarget{structFSMC__PCCARDInitTypeDef_a3ffd8c627ffe3ac90dfbfe93a8b97c26}{
\index{FSMC\_\-PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}!FSMC\_\-Waitfeature@{FSMC\_\-Waitfeature}}
\index{FSMC\_\-Waitfeature@{FSMC\_\-Waitfeature}!FSMC_PCCARDInitTypeDef@{FSMC\_\-PCCARDInitTypeDef}}
\subsubsection[{FSMC\_\-Waitfeature}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-PCCARDInitTypeDef::FSMC\_\-Waitfeature}}}
\label{structFSMC__PCCARDInitTypeDef_a3ffd8c627ffe3ac90dfbfe93a8b97c26}
Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \hyperlink{group__FSMC__Wait__feature}{FSMC\_\-Wait\_\-feature} 

The documentation for this struct was generated from the following file:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\_\-fsmc.h}\end{DoxyCompactItemize}
