<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_i2s_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6E00_2ip_2hpm__i2s__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_i2s_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__i2s__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_I2S_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_I2S_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    __RW uint32_t CTRL;                        <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    __R  uint32_t RFIFO_FILLINGS;              <span class="comment">/* 0x4: Rx FIFO  Filling Level */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    __R  uint32_t TFIFO_FILLINGS;              <span class="comment">/* 0x8: Tx FIFO  Filling Level */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    __RW uint32_t FIFO_THRESH;                 <span class="comment">/* 0xC: TX/RX FIFO Threshold setting. */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    __RW uint32_t STA;                         <span class="comment">/* 0x10: Status Registers */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    __R  uint8_t  RESERVED0[12];               <span class="comment">/* 0x14 - 0x1F: Reserved */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    __R  uint32_t RXD[4];                      <span class="comment">/* 0x20 - 0x2C: Rx Data0 */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    __W  uint32_t TXD[4];                      <span class="comment">/* 0x30 - 0x3C: Tx Data0 */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    __R  uint8_t  RESERVED1[16];               <span class="comment">/* 0x40 - 0x4F: Reserved */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    __RW uint32_t CFGR;                        <span class="comment">/* 0x50: Configruation Regsiters */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x54 - 0x57: Reserved */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    __RW uint32_t MISC_CFGR;                   <span class="comment">/* 0x58: Misc configuration Registers */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0x5C - 0x5F: Reserved */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    __RW uint32_t RXDSLOT[4];                  <span class="comment">/* 0x60 - 0x6C: Rx Slots Enable for Rx Data0 */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    __RW uint32_t TXDSLOT[4];                  <span class="comment">/* 0x70 - 0x7C: Tx Slots Enable for Tx Data0. */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;} <a class="code" href="structI2S__Type.html">I2S_Type</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SFTRST_RX (RW)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * software reset the RX module if asserted to be 1&#39;b1. Self-clear.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af8d1bcc091e17a598ae266c2b0ef6651">   37</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_RX_MASK (0x40000UL)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac3a46538a17f012ef7bea28e1e7e4a9c">   38</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_RX_SHIFT (18U)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a36ccc3800d2e803ca28216fb5df8af27">   39</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_RX_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_SFTRST_RX_SHIFT) &amp; I2S_CTRL_SFTRST_RX_MASK)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa89d67cbe5a626069ab5c277f8805bb4">   40</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_RX_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_SFTRST_RX_MASK) &gt;&gt; I2S_CTRL_SFTRST_RX_SHIFT)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * SFTRST_TX (RW)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * software reset the TX module if asserted to be 1&#39;b1. Self-clear.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a3ceeb504bbe7cfdc74476df07988d4a4">   47</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_TX_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ada33096abe87a62f31f08d1ca727b355">   48</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_TX_SHIFT (17U)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af199f386bff8bfca28fde4fab095caff">   49</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_TX_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_SFTRST_TX_SHIFT) &amp; I2S_CTRL_SFTRST_TX_MASK)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7c57231663b5d3ff571058584e4bf549">   50</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_TX_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_SFTRST_TX_MASK) &gt;&gt; I2S_CTRL_SFTRST_TX_SHIFT)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * SFTRST_CLKGEN (RW)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * software reset the CLK GEN module if asserted to be 1&#39;b1.  Self-clear.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#acbc608c450a74c89819ae09789793c73">   57</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_CLKGEN_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7e3943673176d6f86c08bdc382e52aee">   58</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_CLKGEN_SHIFT (16U)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac349806f7ec786103c94217e1084a282">   59</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_CLKGEN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_SFTRST_CLKGEN_SHIFT) &amp; I2S_CTRL_SFTRST_CLKGEN_MASK)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a33c9164780d63ab0e0f15ecce7f5f873">   60</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_SFTRST_CLKGEN_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_SFTRST_CLKGEN_MASK) &gt;&gt; I2S_CTRL_SFTRST_CLKGEN_SHIFT)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * TXDNIE (RW)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * TX buffer data needed interrupt enable</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * 0: TXE interrupt masked</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * 1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#addb02f51eff706e9eb8dff2d33c8c415">   69</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXDNIE_MASK (0x8000U)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a926178ac6c18e44916ff9409cfc8d3fc">   70</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXDNIE_SHIFT (15U)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5ce0bfe9065ab832f2e5f837e3f7a70f">   71</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXDNIE_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_TXDNIE_SHIFT) &amp; I2S_CTRL_TXDNIE_MASK)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a071c120c356f747bbe74fae6436473d5">   72</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXDNIE_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_TXDNIE_MASK) &gt;&gt; I2S_CTRL_TXDNIE_SHIFT)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * RXDAIE (RW)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * RX buffer data available interrupt enable</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * 0: RXNE interrupt masked</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * 1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2dd78e30e40e1bdc26e0a35e35c761a2">   81</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXDAIE_MASK (0x4000U)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae924d12d39a8d63eb110f114c75fb0e5">   82</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXDAIE_SHIFT (14U)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5e29468602757e91325abf7147d6c243">   83</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXDAIE_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_RXDAIE_SHIFT) &amp; I2S_CTRL_RXDAIE_MASK)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a18bc6baf1045a0dd1c522f9a7b7e8395">   84</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXDAIE_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_RXDAIE_MASK) &gt;&gt; I2S_CTRL_RXDAIE_SHIFT)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * ERRIE (RW)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Error interrupt enable</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * This bit controls the generation of an interrupt when an error condition  (UD, OV) occurs.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * 0: Error interrupt is masked</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * 1: Error interrupt is enabled</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae32568590cbed5157d4c3223937dfc04">   94</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_ERRIE_MASK (0x2000U)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4f0a6a16e7047594150775e18718abd1">   95</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_ERRIE_SHIFT (13U)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a86ee9d23246b8bdcffe3adf3ecfea623">   96</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_ERRIE_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_ERRIE_SHIFT) &amp; I2S_CTRL_ERRIE_MASK)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a9f46bbf1ed3c8ca804bcece6c7fdf1e7">   97</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_ERRIE_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_ERRIE_MASK) &gt;&gt; I2S_CTRL_ERRIE_SHIFT)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * TX_DMA_EN (RW)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * Asserted to use DMA, else to use interrupt</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a1232d9d80504949655e2a90c5e2907a1">  104</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_DMA_EN_MASK (0x1000U)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a267320cb8c1b8f813f2daf2edd12b09a">  105</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_DMA_EN_SHIFT (12U)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0d7ef8a53b770b0065cb51f92b12ef52">  106</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_DMA_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_TX_DMA_EN_SHIFT) &amp; I2S_CTRL_TX_DMA_EN_MASK)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a26baea86d51095ad8b7e318d27b0cd0b">  107</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_DMA_EN_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_TX_DMA_EN_MASK) &gt;&gt; I2S_CTRL_TX_DMA_EN_SHIFT)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * RX_DMA_EN (RW)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * Asserted to use DMA, else to use interrupt</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a57954f942481e7e88a424addac0a31f4">  114</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_DMA_EN_MASK (0x800U)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a6a2e55fdc4f7069b8d134d4bb034c1da">  115</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_DMA_EN_SHIFT (11U)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2ace14faefc4d88cb0634689241ab012">  116</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_DMA_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_RX_DMA_EN_SHIFT) &amp; I2S_CTRL_RX_DMA_EN_MASK)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a95ef6bfdbe2ed52590ce03bf4bf465a2">  117</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_DMA_EN_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_RX_DMA_EN_MASK) &gt;&gt; I2S_CTRL_RX_DMA_EN_SHIFT)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * TXFIFOCLR (RW)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * Self-clear</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2af49ee24891932755577f73b53f690d">  124</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXFIFOCLR_MASK (0x400U)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a87276505533958b61313068cbf0d8bfd">  125</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXFIFOCLR_SHIFT (10U)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad9110110ae18157c19e2c18ed7aa04f6">  126</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXFIFOCLR_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_TXFIFOCLR_SHIFT) &amp; I2S_CTRL_TXFIFOCLR_MASK)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a6926afc9e013d7fc4364f828e1f51f76">  127</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TXFIFOCLR_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_TXFIFOCLR_MASK) &gt;&gt; I2S_CTRL_TXFIFOCLR_SHIFT)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * RXFIFOCLR (RW)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * Self-clear</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae79947a6de9342a95ad0542bb7cced09">  134</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXFIFOCLR_MASK (0x200U)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0d5911c0e06400faf655ec21e2406bad">  135</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXFIFOCLR_SHIFT (9U)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad86575792c0e4f672223fc6fb476cb25">  136</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXFIFOCLR_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_RXFIFOCLR_SHIFT) &amp; I2S_CTRL_RXFIFOCLR_MASK)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a72bf745a93668c9e4daa5da6ad82401d">  137</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RXFIFOCLR_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_RXFIFOCLR_MASK) &gt;&gt; I2S_CTRL_RXFIFOCLR_SHIFT)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * TX_EN (RW)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * enable for each TX data pad</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a087be009b56e6a39dd630961d7710229">  144</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_EN_MASK (0x1E0U)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac345068413747e632895643029f7cc92">  145</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_EN_SHIFT (5U)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae660b5dbf104f6857016bf21b7e40900">  146</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_TX_EN_SHIFT) &amp; I2S_CTRL_TX_EN_MASK)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae478253cfa75ee505923c264d794366d">  147</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_TX_EN_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_TX_EN_MASK) &gt;&gt; I2S_CTRL_TX_EN_SHIFT)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * RX_EN (RW)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * enable for each RX data pad</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aab5ce26149543341bad4b7c79c0c0390">  154</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_EN_MASK (0x1EU)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a1d72b1bc294023496866e6535e57818e">  155</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_EN_SHIFT (1U)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa495ed8314f8b1a62ec2158ea052bb91">  156</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_RX_EN_SHIFT) &amp; I2S_CTRL_RX_EN_MASK)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae594d923cbcdfd4cd942b9bfd623d106">  157</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_RX_EN_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_RX_EN_MASK) &gt;&gt; I2S_CTRL_RX_EN_SHIFT)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * I2S_EN (RW)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * enable for the module</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a73fa340a90ea5d0f0f65ff62b31896ed">  164</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_I2S_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2ad904149cb83ab52e1f8f89075f86c0">  165</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_I2S_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4fbbcffb9f6a1f2346463ec3437c2455">  166</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_I2S_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CTRL_I2S_EN_SHIFT) &amp; I2S_CTRL_I2S_EN_MASK)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a8a666c3cd349275648133acde63efd57">  167</a></span>&#160;<span class="preprocessor">#define I2S_CTRL_I2S_EN_GET(x) (((uint32_t)(x) &amp; I2S_CTRL_I2S_EN_MASK) &gt;&gt; I2S_CTRL_I2S_EN_SHIFT)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* Bitfield definition for register: RFIFO_FILLINGS */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * RX3 (RO)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * RX3 fifo fillings</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a9cd78bc87af025c9ab6f807238833d71">  175</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX3_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af3cbd81e8d76cb83fdbb371a958e2d69">  176</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX3_SHIFT (24U)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a45d1726340280874fe4d9a99a4c3f184">  177</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX3_GET(x) (((uint32_t)(x) &amp; I2S_RFIFO_FILLINGS_RX3_MASK) &gt;&gt; I2S_RFIFO_FILLINGS_RX3_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * RX2 (RO)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * RX2 fifo fillings</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a30d02b916d34637d028596ca8203b232">  184</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac77ef3e8ad26361f38297c92e0bb05bc">  185</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX2_SHIFT (16U)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af96bfbe3929c5c934582ec42bca7d551">  186</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX2_GET(x) (((uint32_t)(x) &amp; I2S_RFIFO_FILLINGS_RX2_MASK) &gt;&gt; I2S_RFIFO_FILLINGS_RX2_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * RX1 (RO)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * RX1 fifo fillings</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab7d7a228323ac2f946187a3a4907d865">  193</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0d93bdd07bcfd66a4031b6058bf79b71">  194</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX1_SHIFT (8U)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aaef1d35dc88ddb1fff207793210be2e9">  195</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX1_GET(x) (((uint32_t)(x) &amp; I2S_RFIFO_FILLINGS_RX1_MASK) &gt;&gt; I2S_RFIFO_FILLINGS_RX1_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * RX0 (RO)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * RX0 fifo fillings</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aba1cedbfa303d8a8e0886431be2818e8">  202</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX0_MASK (0xFFU)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5a0ff5f1606999ad607cc87fdba057f4">  203</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX0_SHIFT (0U)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0a67436ccd752c7a4a6ecb6054e7b5a7">  204</a></span>&#160;<span class="preprocessor">#define I2S_RFIFO_FILLINGS_RX0_GET(x) (((uint32_t)(x) &amp; I2S_RFIFO_FILLINGS_RX0_MASK) &gt;&gt; I2S_RFIFO_FILLINGS_RX0_SHIFT)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Bitfield definition for register: TFIFO_FILLINGS */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * TX3 (RO)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * TX3 fifo fillings</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a91323cd8ac1b59a5b9c60eb43148eeb6">  212</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX3_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa018511fa2bdffd9e9c13647347fe016">  213</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX3_SHIFT (24U)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a61b865ace45687cfed5a5dd2e09f7392">  214</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX3_GET(x) (((uint32_t)(x) &amp; I2S_TFIFO_FILLINGS_TX3_MASK) &gt;&gt; I2S_TFIFO_FILLINGS_TX3_SHIFT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * TX2 (RO)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * TX2 fifo fillings</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2e563a873d82a9202968aa307063cb93">  221</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af5ec27a7b3398c875e114fd72e6f5b98">  222</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX2_SHIFT (16U)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a305338bd73181a6a93134a3b41c75e75">  223</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX2_GET(x) (((uint32_t)(x) &amp; I2S_TFIFO_FILLINGS_TX2_MASK) &gt;&gt; I2S_TFIFO_FILLINGS_TX2_SHIFT)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * TX1 (RO)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * TX1 fifo fillings</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a72b2898addc697c70ff1aac0f506d6df">  230</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa0903306de08f61f5e2beb33a66b29df">  231</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX1_SHIFT (8U)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad17b4f22a7fcf106eaf0453f052093a0">  232</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX1_GET(x) (((uint32_t)(x) &amp; I2S_TFIFO_FILLINGS_TX1_MASK) &gt;&gt; I2S_TFIFO_FILLINGS_TX1_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * TX0 (RO)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * TX0 fifo fillings</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0f87dac2ff5e226a97a00eb8e050e939">  239</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX0_MASK (0xFFU)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#afea94e3a98af84bf5aaa6ff8a5881ade">  240</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX0_SHIFT (0U)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0145120923edff9dc8b648422ff60e11">  241</a></span>&#160;<span class="preprocessor">#define I2S_TFIFO_FILLINGS_TX0_GET(x) (((uint32_t)(x) &amp; I2S_TFIFO_FILLINGS_TX0_MASK) &gt;&gt; I2S_TFIFO_FILLINGS_TX0_SHIFT)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* Bitfield definition for register: FIFO_THRESH */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * TX (RW)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * TX fifo threshold to trigger STA[tx_dn]. When tx fifo filling is smaller than or equal to the threshold, assert the tx_dn flag.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0e3d6e811e8dad483f54ca109c864d5a">  249</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_TX_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a88929ad6faa749dd2f5b642baa0ad075">  250</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_TX_SHIFT (8U)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a085147b1a6eac41f9c0b01c674af5573">  251</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_TX_SET(x) (((uint32_t)(x) &lt;&lt; I2S_FIFO_THRESH_TX_SHIFT) &amp; I2S_FIFO_THRESH_TX_MASK)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa9eefd89ea20a8ed565600c45291430c">  252</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_TX_GET(x) (((uint32_t)(x) &amp; I2S_FIFO_THRESH_TX_MASK) &gt;&gt; I2S_FIFO_THRESH_TX_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> * RX (RW)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * RX fifo threshold to trigger STA[rx_da].  When rx fifo filling is greater than or equal to the threshold, assert the rx_da flag.</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aadeaaf23da2e4b80afb743ef797a8a8e">  259</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_RX_MASK (0xFFU)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a77e5468c2de892487a372dd0145f8ed5">  260</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_RX_SHIFT (0U)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#abf00b9f0b2f265474b614bdb761be9b8">  261</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_RX_SET(x) (((uint32_t)(x) &lt;&lt; I2S_FIFO_THRESH_RX_SHIFT) &amp; I2S_FIFO_THRESH_RX_MASK)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aee8bcf3098a38c68ddeaf247c3461309">  262</a></span>&#160;<span class="preprocessor">#define I2S_FIFO_THRESH_RX_GET(x) (((uint32_t)(x) &amp; I2S_FIFO_THRESH_RX_MASK) &gt;&gt; I2S_FIFO_THRESH_RX_SHIFT)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* Bitfield definition for register: STA */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * TX_UD (W1C)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * Asserted when tx fifo is underflow. Should be ANDed with CTRL[tx_en] the for correct value. Write 1 to any of these 4 bits will clear the underflow error.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab770b664dcd0ec0f6a0375cb1358d96c">  270</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_UD_MASK (0x1E000UL)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af10a11538c5fa31c05c73b1e899b0e4a">  271</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_UD_SHIFT (13U)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a303e99316b83297737a45ab37b6d3804">  272</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_UD_SET(x) (((uint32_t)(x) &lt;&lt; I2S_STA_TX_UD_SHIFT) &amp; I2S_STA_TX_UD_MASK)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2c09caa4850eb14a5033b1770e76b0c7">  273</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_UD_GET(x) (((uint32_t)(x) &amp; I2S_STA_TX_UD_MASK) &gt;&gt; I2S_STA_TX_UD_SHIFT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> * RX_OV (W1C)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * Asserted when rx fifo is overflow. Write 1 to any of these 4 bits will clear the overflow error.</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a666d8ded32bddd1dfb49d129fcd3856d">  280</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_OV_MASK (0x1E00U)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a205be62d54cedfc5912df832f8fb2967">  281</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_OV_SHIFT (9U)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a79f6d6eadf60a5947fb934df50b22df5">  282</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_OV_SET(x) (((uint32_t)(x) &lt;&lt; I2S_STA_RX_OV_SHIFT) &amp; I2S_STA_RX_OV_MASK)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a528a31b3782dda7beb79bbf4570652f4">  283</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_OV_GET(x) (((uint32_t)(x) &amp; I2S_STA_RX_OV_MASK) &gt;&gt; I2S_STA_RX_OV_SHIFT)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * TX_DN (RO)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * Asserted when tx fifo data are needed.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7f658a4ec35b7aae18b8b739279dc049">  290</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_DN_MASK (0x1E0U)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0cd241ca25fe6e1b1d0b9f02c3c2fe9c">  291</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_DN_SHIFT (5U)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af157551137333732aeac6aa8be5cedd5">  292</a></span>&#160;<span class="preprocessor">#define I2S_STA_TX_DN_GET(x) (((uint32_t)(x) &amp; I2S_STA_TX_DN_MASK) &gt;&gt; I2S_STA_TX_DN_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * RX_DA (RO)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * Asserted when rx fifo data are available.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a96fded6e155581ce8bf72e7bc052296c">  299</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_DA_MASK (0x1EU)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a1f4c7d3a4096bbcf87017d354246f6e6">  300</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_DA_SHIFT (1U)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aff9a64712df2e0c7ead6ff7cee51bca6">  301</a></span>&#160;<span class="preprocessor">#define I2S_STA_RX_DA_GET(x) (((uint32_t)(x) &amp; I2S_STA_RX_DA_MASK) &gt;&gt; I2S_STA_RX_DA_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* Bitfield definition for register array: RXD */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * D (RO)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a09aa9ce2a4de756447d6f244c24b2b07">  308</a></span>&#160;<span class="preprocessor">#define I2S_RXD_D_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad5b504379fac1d207fc9c15e60c81203">  309</a></span>&#160;<span class="preprocessor">#define I2S_RXD_D_SHIFT (0U)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7a9220b1e23f8bc29f44fb86aa21bdd0">  310</a></span>&#160;<span class="preprocessor">#define I2S_RXD_D_GET(x) (((uint32_t)(x) &amp; I2S_RXD_D_MASK) &gt;&gt; I2S_RXD_D_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Bitfield definition for register array: TXD */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * D (WO)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#adacc91cc5c159ef625466ed7919126b0">  317</a></span>&#160;<span class="preprocessor">#define I2S_TXD_D_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a41f0e0284663dd8c58d38f20347cace7">  318</a></span>&#160;<span class="preprocessor">#define I2S_TXD_D_SHIFT (0U)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a52e6bfb2d042e4f0e10c0d34104b81d9">  319</a></span>&#160;<span class="preprocessor">#define I2S_TXD_D_SET(x) (((uint32_t)(x) &lt;&lt; I2S_TXD_D_SHIFT) &amp; I2S_TXD_D_MASK)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a414032cec7a36ad528800653b728466d">  320</a></span>&#160;<span class="preprocessor">#define I2S_TXD_D_GET(x) (((uint32_t)(x) &amp; I2S_TXD_D_MASK) &gt;&gt; I2S_TXD_D_SHIFT)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* Bitfield definition for register: CFGR */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * BCLK_GATEOFF (RW)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * Gate off the bclk. Asserted to gate-off the BCLK.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a643412fed46c197a7f34e98c78be835d">  328</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_GATEOFF_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5374bd3ee07c6cf73633324306f08de5">  329</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_GATEOFF_SHIFT (30U)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a60f7c825eb1c37a2e50d16e39d9698fb">  330</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_GATEOFF_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_BCLK_GATEOFF_SHIFT) &amp; I2S_CFGR_BCLK_GATEOFF_MASK)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a3d7454f0551a8264ccaeee6411dbddfd">  331</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_GATEOFF_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_BCLK_GATEOFF_MASK) &gt;&gt; I2S_CFGR_BCLK_GATEOFF_SHIFT)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> * BCLK_DIV (RW)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * Linear prescaler to generate BCLK from MCLK.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * BCLK_DIV [8:0] = 0: BCLK=No CLK.</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * BCLK_DIV [8:0] = 1: BCLK=MCLK/1</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * BCLK_DIV [8:0] = n: BCLK=MCLK/(n).</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * Note: These bits should be configured when the I2S is disabled. It is used only when the I2S is in master mode.</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#abf14455d2dbac084b0d5d8abbf1d6f5b">  342</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_DIV_MASK (0x3FE00000UL)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7868d5b813924552341b05a0037238d9">  343</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_DIV_SHIFT (21U)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a07c9a4fc0c0c7e0e9c5d5b1e07340f01">  344</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_BCLK_DIV_SHIFT) &amp; I2S_CFGR_BCLK_DIV_MASK)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a3820f085d5792b4ee183f56b8daa917b">  345</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_DIV_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_BCLK_DIV_MASK) &gt;&gt; I2S_CFGR_BCLK_DIV_SHIFT)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> * INV_BCLK_OUT (RW)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * Invert the BCLK before sending it out to pad. Only valid in BCLK master mode</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a1f1c2de4e457dfb08f467d30e2bae6b1">  352</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_OUT_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad9f88a913cab164a43dd3058cf5fde72">  353</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_OUT_SHIFT (20U)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a6ad5ceccd197d735fdd88c1141547104">  354</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_OUT_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_INV_BCLK_OUT_SHIFT) &amp; I2S_CFGR_INV_BCLK_OUT_MASK)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a6aaa1c064cc9c55d74aee0b683e2673b">  355</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_OUT_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_INV_BCLK_OUT_MASK) &gt;&gt; I2S_CFGR_INV_BCLK_OUT_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * INV_BCLK_IN (RW)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> * Invert the BCLK pad input before using it internally. Only valid in BCLK slave mode</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac0b96c456ffb9e2177bd526dcbf5be85">  362</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_IN_MASK (0x80000UL)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0efa138484c4bd12b5d952cdbfc527e4">  363</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_IN_SHIFT (19U)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac54e023c20b67cb403c6427511b00011">  364</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_IN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_INV_BCLK_IN_SHIFT) &amp; I2S_CFGR_INV_BCLK_IN_MASK)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#adab9a157a67e0f28edfb5cdd6ddfdfca">  365</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_BCLK_IN_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_INV_BCLK_IN_MASK) &gt;&gt; I2S_CFGR_INV_BCLK_IN_SHIFT)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * INV_FCLK_OUT (RW)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * Invert the FCLK before sending it out to pad. Only valid in FCLK master mode</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4e4ca9591a4b5f2f0dc9d26d5081047e">  372</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_OUT_MASK (0x40000UL)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#adcb44cfd6ad8c08bb69bb9b550cb5a8b">  373</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_OUT_SHIFT (18U)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad04dc8011bbfffd196e84701a2e36fa7">  374</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_OUT_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_INV_FCLK_OUT_SHIFT) &amp; I2S_CFGR_INV_FCLK_OUT_MASK)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ada40ef02d4fcc2856aa3322f668674df">  375</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_OUT_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_INV_FCLK_OUT_MASK) &gt;&gt; I2S_CFGR_INV_FCLK_OUT_SHIFT)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * INV_FCLK_IN (RW)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * Invert the FCLK pad input before using it internally. Only valid in FCLK slave mode</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a59e34dfffd535b0fc4da0a2f14c6ee37">  382</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_IN_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa4dbb4e6530153d33d4d62e06edac279">  383</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_IN_SHIFT (17U)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aaba1095a82994cfbb02cf225e97420c4">  384</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_IN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_INV_FCLK_IN_SHIFT) &amp; I2S_CFGR_INV_FCLK_IN_MASK)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4a0849a79939c32eacbce1582190c9aa">  385</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_FCLK_IN_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_INV_FCLK_IN_MASK) &gt;&gt; I2S_CFGR_INV_FCLK_IN_SHIFT)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * INV_MCLK_OUT (RW)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * Invert the MCLK before sending it out to pad. Only valid in MCLK master mode</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a72f51c3868824d30d1c8d09cb2703e77">  392</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_OUT_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac35409fcd56337696cc068d1530f3a76">  393</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_OUT_SHIFT (16U)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a95e5d9eb641f8b68d8e0aff39e705709">  394</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_OUT_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_INV_MCLK_OUT_SHIFT) &amp; I2S_CFGR_INV_MCLK_OUT_MASK)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a61edd5b1f7b6c4090e48778ee930ba99">  395</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_OUT_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_INV_MCLK_OUT_MASK) &gt;&gt; I2S_CFGR_INV_MCLK_OUT_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * INV_MCLK_IN (RW)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * Invert the MCLK pad input before using it internally. Only valid in MCLK slave mode</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa1980045b3649232efad60fe3b5695c3">  402</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_IN_MASK (0x8000U)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a334625325120f8c076defd6208fe95b4">  403</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_IN_SHIFT (15U)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a207a7bf3a3a7d2627262d83a28fa0292">  404</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_IN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_INV_MCLK_IN_SHIFT) &amp; I2S_CFGR_INV_MCLK_IN_MASK)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4cd0d8d2db03ad666a2265fd0d83471e">  405</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_INV_MCLK_IN_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_INV_MCLK_IN_MASK) &gt;&gt; I2S_CFGR_INV_MCLK_IN_SHIFT)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * BCLK_SEL_OP (RW)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * asserted to use external clk source</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af53c3fa01ff29756b5ffd1f642a48224">  412</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_SEL_OP_MASK (0x4000U)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af8ff8c7da64222d33528d73dd22b6925">  413</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_SEL_OP_SHIFT (14U)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7b330ac48b0a467c432e74a7e984dff0">  414</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_SEL_OP_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_BCLK_SEL_OP_SHIFT) &amp; I2S_CFGR_BCLK_SEL_OP_MASK)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a61aef76fdba2bbe2a45ad0c2e9a6f53d">  415</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_BCLK_SEL_OP_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_BCLK_SEL_OP_MASK) &gt;&gt; I2S_CFGR_BCLK_SEL_OP_SHIFT)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * FCLK_SEL_OP (RW)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> * asserted to use external clk source</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aaee4da586c849f9a1b02af361f2b91ef">  422</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FCLK_SEL_OP_MASK (0x2000U)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aca52f70fbd316f2bc938d8b5fa08bb92">  423</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FCLK_SEL_OP_SHIFT (13U)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aeaf21496563a9346fb9911e134930abf">  424</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FCLK_SEL_OP_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_FCLK_SEL_OP_SHIFT) &amp; I2S_CFGR_FCLK_SEL_OP_MASK)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a7ef3df0518a41fb52cfc3689dbb3bb80">  425</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FCLK_SEL_OP_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_FCLK_SEL_OP_MASK) &gt;&gt; I2S_CFGR_FCLK_SEL_OP_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> * MCK_SEL_OP (RW)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * asserted to use external clk source</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5481a1bace9ae8deff34c02c80b6dd04">  432</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_MCK_SEL_OP_MASK (0x1000U)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0029bcd23735d0a0bc40638fd5ccef96">  433</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_MCK_SEL_OP_SHIFT (12U)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a0e38e4d970665f22e1a479b1f03a325d">  434</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_MCK_SEL_OP_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_MCK_SEL_OP_SHIFT) &amp; I2S_CFGR_MCK_SEL_OP_MASK)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a878f33aef0fd45aea162d9f968ca1c11">  435</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_MCK_SEL_OP_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_MCK_SEL_OP_MASK) &gt;&gt; I2S_CFGR_MCK_SEL_OP_SHIFT)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * FRAME_EDGE (RW)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> * The start edge of a frame</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * 0: Falling edge indicates a new frame (Just like standard I2S Philips standard)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> * 1: Rising edge indicates a new frame</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a66b2279c7435dcfaf362cb7ee865901a">  444</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FRAME_EDGE_MASK (0x800U)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a357b4eff0a9861bae282a569d56a7ebb">  445</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FRAME_EDGE_SHIFT (11U)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a9ed0aa046e28b671a5eaf47be32bba2a">  446</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FRAME_EDGE_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_FRAME_EDGE_SHIFT) &amp; I2S_CFGR_FRAME_EDGE_MASK)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab4603b572268a527a3c0bf070858aeb5">  447</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_FRAME_EDGE_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_FRAME_EDGE_MASK) &gt;&gt; I2S_CFGR_FRAME_EDGE_SHIFT)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * CH_MAX (RW)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * CH_MAX[4:0] s the number of channels supported in TDM mode. When not in TDM mode, it must be set as 2.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> * It must be an even number, so CH_MAX[0] is always 0.</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * 5&#39;h2: 2 channels</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> * 5&#39;h4: 4 channels</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * 5h10: 16 channels (max)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a540746c23c7d9a120153e6b2cbc75c6f">  459</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CH_MAX_MASK (0x7C0U)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a66002f0a3eb57503f9d1a284d7fc9c49">  460</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CH_MAX_SHIFT (6U)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aaa23e2f9bc877d758e587b97dc0cf0a5">  461</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CH_MAX_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_CH_MAX_SHIFT) &amp; I2S_CFGR_CH_MAX_MASK)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#abde4d82ab4f372088eed73ac6dd2d9fb">  462</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CH_MAX_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_CH_MAX_MASK) &gt;&gt; I2S_CFGR_CH_MAX_SHIFT)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> * TDM_EN (RW)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * TDM mode</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> * 0: not TDM mode</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * 1: TDM mode</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab6c0097351823f7574c26f8d679c90af">  471</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_TDM_EN_MASK (0x20U)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4699c8955036c74c1b5c2b587cfa2d2f">  472</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_TDM_EN_SHIFT (5U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a8948f470d65c9ba01ee159f87a20e5db">  473</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_TDM_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_TDM_EN_SHIFT) &amp; I2S_CFGR_TDM_EN_MASK)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aea9fe22b9d66fad8bb00c4303ee58118">  474</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_TDM_EN_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_TDM_EN_MASK) &gt;&gt; I2S_CFGR_TDM_EN_SHIFT)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> * STD (RW)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> * I2S standard selection</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * 00: I2S Philips standard.</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> * 01: MSB justified standard (left justified)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * 10: LSB justified standard (right justified)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> * 11: PCM standard</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * Note: For correct operation, these bits should be configured when the I2S is disabled.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2f9ee609b6fdbecbd94f0876fdd57143">  486</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_STD_MASK (0x18U)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#acb8b26578f976fb70679928210d91271">  487</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_STD_SHIFT (3U)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae8a7a5b27f8dcc97913d25b3bc2c8ad3">  488</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_STD_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_STD_SHIFT) &amp; I2S_CFGR_STD_MASK)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a23b2ef076ba331d6a706cc8a4c9554d2">  489</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_STD_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_STD_MASK) &gt;&gt; I2S_CFGR_STD_SHIFT)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * DATSIZ (RW)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * Data length to be transferred</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * 00: 16-bit data length</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * 01: 24-bit data length</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * 10: 32-bit data length</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> * 11: Not allowed</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * Note: For correct operation, these bits should be configured when the I2S is disabled.</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad8bf2ea3d9cabffc99dcd8a2afb61fd7">  501</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_DATSIZ_MASK (0x6U)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a422bcb731ba86a7518735a51ee1a5a9f">  502</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_DATSIZ_SHIFT (1U)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a589fc9c165e47a0a2c3aa60736309c63">  503</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_DATSIZ_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_DATSIZ_SHIFT) &amp; I2S_CFGR_DATSIZ_MASK)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad27456a59e018124be884109058a2562">  504</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_DATSIZ_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_DATSIZ_MASK) &gt;&gt; I2S_CFGR_DATSIZ_SHIFT)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * CHSIZ (RW)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * Channel length (number of bits per audio channel)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * 0: 16-bit wide</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * 1: 32-bit wide</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> * The bit write operation has a meaning only if DATSIZ = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * Note: For correct operation, this bit should be configured when the I2S is disabled.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a11c4be10817ec48cc29dc2d1a948593f">  515</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CHSIZ_MASK (0x1U)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5e273f58dea9f95a01c12091434dc16d">  516</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CHSIZ_SHIFT (0U)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#af74da01b9694ac54f4eecfe60891a506">  517</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CHSIZ_SET(x) (((uint32_t)(x) &lt;&lt; I2S_CFGR_CHSIZ_SHIFT) &amp; I2S_CFGR_CHSIZ_MASK)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#abac19faf965018009ee48107cdcafd2f">  518</a></span>&#160;<span class="preprocessor">#define I2S_CFGR_CHSIZ_GET(x) (((uint32_t)(x) &amp; I2S_CFGR_CHSIZ_MASK) &gt;&gt; I2S_CFGR_CHSIZ_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Bitfield definition for register: MISC_CFGR */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * MCLK_GATEOFF (RW)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * Gate off the mclk. This mclk is the output of a glitch prone mux, so every time to switch the mclk, the gate off clock should be asserted at first. After the clock is switched, de-assert this bit to ungate off the mclk.</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a4c1bec5a5571392f8e6c3c0815d6e6fe">  526</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLK_GATEOFF_MASK (0x2000U)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a1d2e21d16ee775b480b767d9c8564711">  527</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLK_GATEOFF_SHIFT (13U)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a321a41443010a78a1861376988b13fdd">  528</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLK_GATEOFF_SET(x) (((uint32_t)(x) &lt;&lt; I2S_MISC_CFGR_MCLK_GATEOFF_SHIFT) &amp; I2S_MISC_CFGR_MCLK_GATEOFF_MASK)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa275981e4a7009ad967c0e8b39d5e7d7">  529</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLK_GATEOFF_GET(x) (((uint32_t)(x) &amp; I2S_MISC_CFGR_MCLK_GATEOFF_MASK) &gt;&gt; I2S_MISC_CFGR_MCLK_GATEOFF_SHIFT)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * MCLKOE (RW)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * Master clock output to pad enable</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * 0: Master clock output is disabled</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * 1: Master clock output is enabled</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * Note: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a62b0c4d996ff77c8fc0845905f6957fd">  539</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLKOE_MASK (0x1U)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a09ceda0ddd8a49b255c733ab17e9aabf">  540</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLKOE_SHIFT (0U)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a9ff0fc0859f0a47df586172b141a4327">  541</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLKOE_SET(x) (((uint32_t)(x) &lt;&lt; I2S_MISC_CFGR_MCLKOE_SHIFT) &amp; I2S_MISC_CFGR_MCLKOE_MASK)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aac911a3c75afde264d2b3575d7a4b858">  542</a></span>&#160;<span class="preprocessor">#define I2S_MISC_CFGR_MCLKOE_GET(x) (((uint32_t)(x) &amp; I2S_MISC_CFGR_MCLKOE_MASK) &gt;&gt; I2S_MISC_CFGR_MCLKOE_SHIFT)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* Bitfield definition for register array: RXDSLOT */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * EN (RW)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a2121d44b357b191ddb776431459b9590">  549</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_EN_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa21eefd18b497cf39eed4e6fa9d57578">  550</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad5d8cc6a347a506861d2b394344e0b87">  551</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_RXDSLOT_EN_SHIFT) &amp; I2S_RXDSLOT_EN_MASK)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a309b93e1fba04e009d928b6567973d7b">  552</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_EN_GET(x) (((uint32_t)(x) &amp; I2S_RXDSLOT_EN_MASK) &gt;&gt; I2S_RXDSLOT_EN_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* Bitfield definition for register array: TXDSLOT */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> * EN (RW)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab168778b1d85ffceae05ee36a8d422b3">  559</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_EN_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa38319bbca61d4f059daaaad918149bd">  560</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a64a6f07266cc1485bf52dce72b322377">  561</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_EN_SET(x) (((uint32_t)(x) &lt;&lt; I2S_TXDSLOT_EN_SHIFT) &amp; I2S_TXDSLOT_EN_MASK)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab81b314b38f89dc461b66ed1ae3b6bed">  562</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_EN_GET(x) (((uint32_t)(x) &amp; I2S_TXDSLOT_EN_MASK) &gt;&gt; I2S_TXDSLOT_EN_SHIFT)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* RXD register group index macro definition */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab474a0be871458f4194f08350960db21">  567</a></span>&#160;<span class="preprocessor">#define I2S_RXD_DATA0 (0UL)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a5890d323fe610ed269bcd336a6b598cc">  568</a></span>&#160;<span class="preprocessor">#define I2S_RXD_DATA1 (1UL)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ad9264be453334fd25f91e1030006e1ae">  569</a></span>&#160;<span class="preprocessor">#define I2S_RXD_DATA2 (2UL)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a9da1a56d62fea9311ad05787d180c132">  570</a></span>&#160;<span class="preprocessor">#define I2S_RXD_DATA3 (3UL)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/* TXD register group index macro definition */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a617e9be8bcaaf4f53dee5c8cc7ea5b44">  573</a></span>&#160;<span class="preprocessor">#define I2S_TXD_DATA0 (0UL)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac4c71f42e76ec15f896926a8922340ad">  574</a></span>&#160;<span class="preprocessor">#define I2S_TXD_DATA1 (1UL)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac310ae65b93ce0201c97104c2d41eece">  575</a></span>&#160;<span class="preprocessor">#define I2S_TXD_DATA2 (2UL)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ac2a9785550085bbb599b77261f19a025">  576</a></span>&#160;<span class="preprocessor">#define I2S_TXD_DATA3 (3UL)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* RXDSLOT register group index macro definition */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a43e08fb52aad23ff097fe10c38e9568a">  579</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_DATA0 (0UL)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a30fed9e4fc59efe616487331cd21c326">  580</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_DATA1 (1UL)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#aa09cb93c38944d23abd60dc226d25d92">  581</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_DATA2 (2UL)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a46b1423d6263ff91828a10043b7945f2">  582</a></span>&#160;<span class="preprocessor">#define I2S_RXDSLOT_DATA3 (3UL)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/* TXDSLOT register group index macro definition */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ae3b46ef7d724845dd62455d90a5d2815">  585</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_DATA0 (0UL)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a72e07d8c33cb0bbf676facbde5f0a0ef">  586</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_DATA1 (1UL)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#a6205b9be9438e87a30ca6d53912aed58">  587</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_DATA2 (2UL)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html#ab154affabebcef0820d55bf88270bf8f">  588</a></span>&#160;<span class="preprocessor">#define I2S_TXDSLOT_DATA3 (3UL)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_I2S_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructI2S__Type_html"><div class="ttname"><a href="structI2S__Type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_i2s_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__i2s__regs_8h.html">hpm_i2s_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
