============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  11:07:56 pm
  Module:                 mtm_Alu
  Library domain:         WC_tc
    Domain index:         0
    Technology library:   SUSLIB_UCL_SS 
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them in mode 
'WC_av'.  No timing constraints will be derived for paths leading to or from    
these pins.                                                                     

pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[0]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[1]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[2]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[3]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[4]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[5]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[6]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[7]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[0]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[10]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[11]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[12]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[13]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[14]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[15]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[16]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[17]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[18]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[19]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[1]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[20]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[21]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[22]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[23]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[24]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[25]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[26]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[27]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[28]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[29]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[2]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[30]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[31]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[32]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[3]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[4]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[5]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[6]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[7]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[8]/clk
pin:mtm_Alu/u_mtm_Alu_core/C_reg[9]/clk
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    41
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         41
