{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.346546",
   "Default View_TopLeft":"1293,-133",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port BRAM_PORTA -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace port BRAM_PORTB -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -10 -y 450 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -10 -y 470 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -10 -y 550 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -10 -y 530 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -10 -y 490 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -10 -y 510 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 15 -x 8750 -y 510 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x -10 -y 570 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x -10 -y 590 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 15 -x 8750 -y 870 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -10 -y 800 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 15 -x 8750 -y 470 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 15 -x 8750 -y 490 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -10 -y 650 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 2 -x 660 -y 520 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 3 -x 1040 -y 700 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 4 -x 1450 -y 610 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 14 -x 8430 -y 860 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 5 -x 2020 -y 600 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 7 -x 3510 -y 950 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 5 -x 2020 -y 1200 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 5 -x 2020 -y 960 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 6 -x 2680 -y 850 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 14 -x 8430 -y 490 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 7 -x 3510 -y 230 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 7 -x 3510 -y 510 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 8 -x 4400 -y 200 -defaultsOSRD
preplace inst descrambler_0 -pg 1 -lvl 12 -x 7120 -y 350 -defaultsOSRD
preplace inst output_ser2par_0 -pg 1 -lvl 13 -x 7680 -y 340 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 2 -x 660 -y 870 -defaultsOSRD
preplace inst demapper_soft_0 -pg 1 -lvl 9 -x 5240 -y 300 -defaultsOSRD
preplace inst deinterleaver_soft_0 -pg 1 -lvl 10 -x 5880 -y 280 -defaultsOSRD
preplace inst viterbi_soft_0 -pg 1 -lvl 11 -x 6510 -y 260 -defaultsOSRD
preplace inst Schmiedl_Cox_0 -pg 1 -lvl 5 -x 2020 -y 150 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 14 N 470 490 380 860 420 1240 420 1700 1290 2340 1110 3090 110 3890 0 4880 90 5590 90 6220 80 6830 470 7390 450 8040
preplace netloc DETECTION_THRESHOLD_0_1 1 0 5 NJ 800 N 800 NJ 800 NJ 800 1730J
preplace netloc RESET_0_1 1 0 14 N 450 500 390 850 430 1220 430 1690 810 2320 1070 3070 60 3920 -10 4900 100 5580 100 6210 70 6850 460 7410 460 8030
preplace netloc RX_CLOCK_0_1 1 0 2 NJ 490 N
preplace netloc RX_ENABLE_0_1 1 0 2 NJ 530 N
preplace netloc RX_IDATA_0_1 1 0 2 NJ 570 N
preplace netloc RX_QDATA_0_1 1 0 2 NJ 590 N
preplace netloc RX_RESET_0_1 1 0 2 NJ 510 N
preplace netloc RX_VALID_0_1 1 0 2 NJ 550 N
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 14 10J 440 280 280 NJ 280 NJ 280 NJ 280 NJ 280 3080J 120 3890J 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 7920J
preplace netloc Schmiedl_Cox_0_DETECTION_SIGNAL_DETECTED 1 5 1 2330 130n
preplace netloc Schmiedl_Cox_0_DETECTION_STS_AUTOCORR_I 1 5 1 2300 150n
preplace netloc Schmiedl_Cox_0_DETECTION_STS_AUTOCORR_Q 1 5 1 2290 170n
preplace netloc act_power_0_POWER 1 14 1 NJ 870
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 14 1 NJ 490
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 14 1 NJ 510
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 6 3 3110 -60 NJ -60 4830
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 6 3 3120 -50 NJ -50 4810
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 6 3 3130 -40 NJ -40 4820
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 6 3 3170 -20 NJ -20 4780
preplace netloc constellation_tracker_0_CONSTELLATION_BPSK_AMPLITUDE_REFERENCE 1 8 1 4840 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 8 1 4860 130n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 8 6 4890 20 NJ 20 NJ 20 NJ 20 NJ 20 8130J
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 8 6 4870 490 NJ 490 NJ 490 NJ 490 7390J 500 NJ
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 8 6 4850 500 NJ 500 NJ 500 NJ 500 7420J 490 8010J
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 6 3 3100 390 3950J 400 4780
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 6 3 3150 330 4000J 430 4830
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 6 3 3160 340 3870J 420 4820
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 6 3 3170 350 3990J 410 4800
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 6 3 3140 -30 NJ -30 4790
preplace netloc data_delay_0_DATA_OUT_STROBE 1 4 10 1660 380 2350 370 NJ 370 3930J 450 4810J 510 NJ 510 NJ 510 NJ 510 NJ 510 8080
preplace netloc data_delay_0_IDATA_OUT 1 4 10 1680 360 2360 360 NJ 360 3910J 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 7930
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 4 1 1740 180n
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 4 1 N 590
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 4 1 N 630
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 4 1 N 670
preplace netloc data_delay_0_IDATA_OUT_DELAY_80 1 4 1 N 710
preplace netloc data_delay_0_QDATA_OUT 1 4 10 1720 390 2370 380 NJ 380 3850J 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 8120
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 4 1 1750 200n
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 4 1 N 610
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 4 1 N 650
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 4 1 N 690
preplace netloc data_delay_0_QDATA_OUT_DELAY_80 1 4 1 N 730
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 3 1 1240 650n
preplace netloc data_interleaver_0_IDATA_OUT 1 3 1 1220 610n
preplace netloc data_interleaver_0_QDATA_OUT 1 3 1 1230 630n
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM 1 10 4 6200 60 NJ 60 NJ 60 8020J
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM_DIST_0B 1 10 1 N 380
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM_DIST_1B 1 10 1 N 320
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK 1 10 4 6170 30 NJ 30 NJ 30 8110J
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK_DIST_0B 1 10 1 N 340
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK_DIST_1B 1 10 1 N 280
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK 1 10 4 6190 40 NJ 40 NJ 40 8090J
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK_DIST_0B 1 10 1 N 360
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK_DIST_1B 1 10 1 N 300
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_START_MARKER 1 10 1 N 180
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_STROBE 1 10 4 6180 50 NJ 50 NJ 50 8100J
preplace netloc demapper_soft_0_DEMAPPING_16QAM 1 9 1 N 280
preplace netloc demapper_soft_0_DEMAPPING_16QAM_DIST_0B 1 9 1 N 400
preplace netloc demapper_soft_0_DEMAPPING_16QAM_DIST_1B 1 9 1 N 340
preplace netloc demapper_soft_0_DEMAPPING_BPSK 1 9 1 N 240
preplace netloc demapper_soft_0_DEMAPPING_BPSK_DIST_0B 1 9 1 N 360
preplace netloc demapper_soft_0_DEMAPPING_BPSK_DIST_1B 1 9 1 N 300
preplace netloc demapper_soft_0_DEMAPPING_QPSK 1 9 1 N 260
preplace netloc demapper_soft_0_DEMAPPING_QPSK_DIST_0B 1 9 1 N 380
preplace netloc demapper_soft_0_DEMAPPING_QPSK_DIST_1B 1 9 1 N 320
preplace netloc demapper_soft_0_DEMAPPING_START_MARKER 1 9 1 N 200
preplace netloc demapper_soft_0_DEMAPPING_STROBE 1 9 1 N 220
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT 1 12 1 7430 330n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_LAST 1 12 1 7400 370n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_VALID 1 12 1 7420 350n
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 6 1 N 1010
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 6 8 3100J 680 NJ 680 NJ 680 NJ 680 NJ 680 NJ 680 NJ 680 7950
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 6 8 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 7980
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 6 8 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 8000
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 4 3 1750 1080 NJ 1080 3010
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 4 3 1720 1310 NJ 1310 3030
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 4 3 1740 1090 NJ 1090 2990
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 4 3 1680 1330 NJ 1330 3000
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 4 3 1710 1320 NJ 1320 3020
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 4 3 1730 1100 NJ 1100 2980
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 7 1 4010 160n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 7 7 3970 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 8070J
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 7 7 3940 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 8050J
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 7 7 3960 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 8060J
preplace netloc hier_atan_ATAN_PHASE_OUT 1 5 1 2380 910n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 5 1 2290 890n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_AMPLITUDE_OUT 1 7 1 3950 240n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 7 1 N 220
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 7 1 3860 240n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 7 1 N 200
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 1 4020 180n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 7 1 3900 340n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 7 1 3860 280n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 7 1 3980 300n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 7 1 3880 320n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT 1 13 1 7970 320n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_LAST 1 13 1 7940 360n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_VALID 1 13 1 7960 340n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 4 3 1670 1340 NJ 1340 3060
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 4 3 1660 1350 NJ 1350 3040
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 4 3 1750 1300 NJ 1300 3050
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 6 1 N 990
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 6 1 N 970
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 6 1 N 930
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 6 1 N 950
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 14 1 NJ 470
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 5 1 N 950
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 5 1 N 930
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 5 1 N 970
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 5 1 N 990
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 2 1 820 540n
preplace netloc rx_clock_domain_cros_0_IDATA 1 2 1 840 500n
preplace netloc rx_clock_domain_cros_0_QDATA 1 2 1 830 520n
preplace netloc viterbi_hard_0_VITERBI_RX_ENDED 1 5 7 2380 100 NJ 100 3920J 460 NJ 460 NJ 460 NJ 460 6800
preplace netloc viterbi_hard_0_VITERBI_SIGNAL_VALID 1 11 3 6810 570 7440 640 NJ
preplace netloc viterbi_soft_0_VITERBI_DECODED_OUTPUT 1 11 1 6820 280n
preplace netloc viterbi_soft_0_VITERBI_DECODED_OUTPUT_VALID 1 11 1 6840 260n
preplace netloc viterbi_soft_0_VITERBI_SIGNAL 1 11 3 6820 230 NJ 230 7990J
preplace netloc BRAM_PORTA_0_1 1 0 2 NJ 860 N
preplace netloc BRAM_PORTB_0_1 1 0 2 NJ 880 N
levelinfo -pg 1 -10 260 660 1040 1450 2020 2680 3510 4400 5240 5880 6510 7120 7680 8430 8750
pagesize -pg 1 -db -bbox -sgen -280 -70 9050 1360
"
}
0
