// Seed: 2441775904
`timescale 1ps / 1ps
`define pp_2 0
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2;
  assign id_0 = id_2;
  logic id_3 = 1;
  logic id_4;
endmodule
