#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 17 20:07:03 2024
# Process ID: 27676
# Current directory: /home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0
# Command line: vivado -mode batch -source axi_sim_transactor.tcl
# Log file: /home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0/vivado.log
# Journal file: /home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0/vivado.jou
#-----------------------------------------------------------
source axi_sim_transactor.tcl
# set design        axi_sim_transactor
# set device        xc7vx690t-3-ffg1761
# set proj_dir      ./ip_proj
# set ip_version    1.00
# set lib_name      NetFPGA
# set axis_sim_pkg_path ../axis_sim_pkg_v1_0_0/hdl/
# set lib_srl_fifo_path $::env(XILINX_VIVADO)/data/ip/xilinx/lib_srl_fifo_v1_0/hdl/
# set lib_pkg_path $::env(XILINX_VIVADO)/data/ip/xilinx/lib_pkg_v1_0/hdl/
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# set_property ip_repo_paths $::env(SUME_FOLDER)/lib/hw/  [current_fileset]
# file copy -force ${lib_srl_fifo_path}/ "./hdl/lib_srl_fifo_v1_0/"
# read_vhdl "./hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd"
# set_property is_global_include true [get_files  ./hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
# file copy -force ${lib_pkg_path}/ "./hdl/lib_pkg_v1_0/"
# read_vhdl "./hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd"
# set_property is_global_include true [get_files  ./hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd]
# update_ip_catalog
# file copy -force ${axis_sim_pkg_path}/ "./hdl/axis_sim_pkg/"
# read_vhdl "./hdl/axis_sim_pkg/axis_sim_pkg.vhd"
# update_ip_catalog
# read_vhdl "./hdl/transactor_fifos.vhd"
# read_vhdl "./hdl/axi_sim_transactor.vhd"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [IP_Flow 19-5376] File '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0/hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0/hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_resetn'.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtex7} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pfrrodrigues/projects/SimpleModelCpp/lib/hw/std/cores/axi_sim_transactor_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/axi_sim_transactor_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 20:07:14 2024...
