Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Oct  9 20:18:37 2025
| Host         : Benjamin-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Transfer_wrapper_timing_summary_routed.rpt -pb UART_Transfer_wrapper_timing_summary_routed.pb -rpx UART_Transfer_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Transfer_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  2           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               4           
TIMING-16  Warning           Large setup violation                                      1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.321      -14.235                     25                 9966       -0.652       -1.086                      2                 9950       -0.401       -0.401                       1                  3689  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                                                        {0.000 2.632}        5.263           190.000         
  clk_out2_clk_wiz_1                                                                        {0.000 0.877}        1.754           570.000         
  clkfbout_clk_wiz_1                                                                        {0.000 25.000}       50.000          20.000          
UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1                                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                        {0.000 26.316}       52.632          19.000          
  clkfbout_clk_wiz_0                                                                        {0.000 20.000}       40.000          25.000          
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                             -0.022       -0.022                      1                 7360        0.040        0.000                      0                 7360        1.382        0.000                       0                  2442  
  clk_out2_clk_wiz_1                                                                             -0.264       -1.358                      9                   16        0.240        0.000                      0                   16       -0.401       -0.401                       1                    12  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                          2.633        0.000                       0                     3  
UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             43.350        0.000                      0                  145        0.173        0.000                      0                  145       25.816        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         12.633        0.000                       0                     3  
clk_fpga_0                                                                                        2.989        0.000                      0                 1285        0.071        0.000                      0                 1285        4.020        0.000                       0                   654  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.902        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                               -0.916      -11.535                     14                   14        0.078        0.000                      0                   14  
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_1                                                                                1.692        0.000                      0                    5        0.090        0.000                      0                    5  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_1                                                                               31.714        0.000                      0                    8                                                                        
clk_out1_clk_wiz_1                                                                          clk_out2_clk_wiz_1                                                                               -1.321       -1.321                      1                    1        0.081        0.000                      0                    1  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_1                                                                                0.553        0.000                      0                    2       -0.652       -1.086                      2                    2  
clk_out1_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        3.832        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                                1.877        0.000                      0                  105        0.354        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.794        0.000                      0                  100        0.356        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      clk_out2_clk_wiz_1                                                                          clk_fpga_0                                                                                  
(none)                                                                                      clk_out1_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                          
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_1                                                                          
(none)                                                                                      clk_out1_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clkfbout_clk_wiz_1                                                                                                                                                                      
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
  To Clock:  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.022ns,  Total Violation       -0.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.456ns (10.300%)  route 3.971ns (89.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.538ns = ( 1.726 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.943ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.732    -3.943    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X67Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y45         FDRE (Prop_fdre_C_Q)         0.456    -3.487 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=114, routed)         3.971     0.484    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y7          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.530     1.726    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.594     1.132    
                         clock uncertainty           -0.103     1.029    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     0.463    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.456ns (10.427%)  route 3.917ns (89.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.551ns = ( 1.712 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.945ns
    Clock Pessimism Removal (CPR):    -0.608ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.730    -3.945    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X59Y48         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456    -3.489 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=115, routed)         3.917     0.428    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y10         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.516     1.712    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.608     1.104    
                         clock uncertainty           -0.103     1.001    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     0.435    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.456ns (10.427%)  route 3.917ns (89.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.546ns = ( 1.717 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.945ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.730    -3.945    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X59Y48         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456    -3.489 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=115, routed)         3.917     0.428    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y4          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.521     1.717    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.594     1.123    
                         clock uncertainty           -0.103     1.020    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     0.454    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.580ns (12.583%)  route 4.029ns (87.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( 1.880 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.946ns
    Clock Pessimism Removal (CPR):    -0.608ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.729    -3.946    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X59Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456    -3.490 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/Q
                         net (fo=18, routed)          1.196    -2.294    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    -2.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=7, routed)           2.833     0.663    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y22         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.684     1.880    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.608     1.273    
                         clock uncertainty           -0.103     1.169    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     0.726    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.456ns (10.195%)  route 4.017ns (89.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.489ns = ( 1.775 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.945ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.730    -3.945    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X59Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456    -3.489 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/Q
                         net (fo=115, routed)         4.017     0.528    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y4          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.579     1.775    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.493     1.281    
                         clock uncertainty           -0.103     1.178    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     0.612    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.478ns (11.101%)  route 3.828ns (88.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.484ns = ( 1.780 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.946ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.729    -3.946    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X54Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478    -3.468 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=115, routed)         3.828     0.360    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y3          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.584     1.780    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y3          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.493     1.286    
                         clock uncertainty           -0.103     1.183    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.737     0.446    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.456ns (10.334%)  route 3.957ns (89.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.428ns = ( 1.835 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.943ns
    Clock Pessimism Removal (CPR):    -0.608ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.732    -3.943    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X65Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456    -3.487 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=114, routed)         3.957     0.470    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y17         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.639     1.835    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.608     1.227    
                         clock uncertainty           -0.103     1.124    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     0.558    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.580ns (12.689%)  route 3.991ns (87.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.405ns = ( 1.859 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.962ns
    Clock Pessimism Removal (CPR):    -0.608ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.713    -3.962    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X56Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.456    -3.506 f  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[15]/Q
                         net (fo=21, routed)          1.163    -2.343    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.124    -2.219 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=7, routed)           2.828     0.609    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.663     1.859    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.608     1.251    
                         clock uncertainty           -0.103     1.148    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     0.705    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.478ns (11.381%)  route 3.722ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 1.805 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.945ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.730    -3.945    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X58Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.478    -3.467 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/Q
                         net (fo=115, routed)         3.722     0.255    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.609     1.805    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.594     1.211    
                         clock uncertainty           -0.103     1.108    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.743     0.365    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.766ns (16.363%)  route 3.915ns (83.637%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.332ns = ( 1.931 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.018ns
    Clock Pessimism Removal (CPR):    -0.608ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.657    -4.018    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X50Y47         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518    -3.500 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=67, routed)          0.496    -3.004    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    -2.880 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0/O
                         net (fo=79, routed)          0.697    -2.183    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124    -2.059 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=7, routed)           2.722     0.663    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y24         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.735     1.931    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.608     1.324    
                         clock uncertainty           -0.103     1.220    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     0.777    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.693%)  route 0.220ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.557    -0.841    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X36Y52         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.677 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.220    -0.457    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_do_o[2]
    SLICE_X39Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.830    -0.795    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X39Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism              0.227    -0.568    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.071    -0.497    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.299%)  route 0.190ns (59.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.563    -0.835    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X37Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.707 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.190    -0.518    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_do_o[9]
    SLICE_X34Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.826    -0.799    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X34Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]/C
                         clock pessimism              0.227    -0.572    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.009    -0.563    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.601%)  route 0.234ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.565    -0.833    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X35Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.692 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.234    -0.458    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[9]
    SLICE_X36Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.825    -0.800    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X36Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/C
                         clock pessimism              0.227    -0.573    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.063    -0.510    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.147%)  route 0.207ns (55.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.563    -0.835    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X36Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.671 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.207    -0.464    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_do_o[8]
    SLICE_X34Y51         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.826    -0.799    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X34Y51         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism              0.227    -0.572    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.052    -0.520    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.730%)  route 0.239ns (56.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.584    -0.814    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X56Y48         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]/Q
                         net (fo=8, routed)           0.239    -0.434    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state[3]
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.389 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/next_state__0[4]
    SLICE_X59Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.848    -0.777    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X59Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/C
                         clock pessimism              0.227    -0.550    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.091    -0.459    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.547%)  route 0.231ns (52.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.557    -0.841    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X50Y42         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.677 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.231    -0.447    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_fff[13]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.402 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[13]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.829    -0.796    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/C
                         clock pessimism              0.222    -0.574    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.091    -0.483    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/trace_data_ack_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.688%)  route 0.260ns (58.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.586    -0.812    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/s_dclk
    SLICE_X64Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/trace_data_ack_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.671 f  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/trace_data_ack_reg[1]/Q
                         net (fo=2, routed)           0.260    -0.411    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/ACK_I
    SLICE_X59Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.366 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/next_state__0[2]
    SLICE_X59Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.848    -0.777    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X59Y50         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/C
                         clock pessimism              0.227    -0.550    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.092    -0.458    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.005%)  route 0.291ns (60.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.559    -0.839    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X49Y38         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/Q
                         net (fo=1, routed)           0.291    -0.407    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[5]
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.362 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[4]
    SLICE_X50Y38         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X50Y38         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]/C
                         clock pessimism              0.222    -0.580    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.121    -0.459    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.135%)  route 0.289ns (60.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.561    -0.837    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X45Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.696 f  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]/Q
                         net (fo=23, routed)          0.289    -0.407    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.362 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[12]
    SLICE_X50Y39         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X50Y39         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]/C
                         clock pessimism              0.222    -0.580    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.121    -0.459    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.556    -0.842    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X39Y53         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.052    -0.649    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.604 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[8]
    SLICE_X38Y53         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.824    -0.801    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X38Y53         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.028    -0.829    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121    -0.708    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 2.632 }
Period(ns):         5.263
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         5.263       1.900      RAMB36_X2Y13    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         5.263       1.900      RAMB36_X2Y13    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         5.263       1.900      RAMB36_X2Y14    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         5.263       1.900      RAMB36_X2Y14    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.263       2.319      RAMB36_X0Y5     UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.263       2.319      RAMB36_X0Y5     UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.263       2.319      RAMB36_X3Y15    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.263       2.319      RAMB36_X3Y15    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.263       2.319      RAMB36_X4Y16    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.263       2.319      RAMB36_X4Y16    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.263       154.737    PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.632       1.382      SLICE_X50Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            9  Failing Endpoints,  Worst Slack       -0.264ns,  Total Violation       -1.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.401ns,  Total Violation       -0.401ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.580ns (29.613%)  route 1.379ns (70.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( -1.846 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.037ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -4.037    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456    -3.581 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           1.379    -2.202    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[3]
    SLICE_X45Y70         LUT4 (Prop_lut4_I3_O)        0.124    -2.078 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -2.078    UART_Transfer_i/clock_out_top_0/U0/plusOp[3]
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -1.846    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                         clock pessimism             -0.436    -2.283    
                         clock uncertainty           -0.091    -2.374    
    SLICE_X45Y70         FDRE (Setup_fdre_C_D)        0.031    -2.343    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.642ns (38.876%)  route 1.009ns (61.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( -1.846 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.036ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -4.036    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518    -3.518 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.437    -3.081    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.124    -2.957 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.572    -2.385    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -1.846    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                         clock pessimism             -0.493    -2.340    
                         clock uncertainty           -0.091    -2.431    
    SLICE_X45Y70         FDRE (Setup_fdre_C_CE)      -0.205    -2.636    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.642ns (39.480%)  route 0.984ns (60.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( -1.845 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.036ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -4.036    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518    -3.518 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.437    -3.081    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.124    -2.957 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.547    -2.410    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -1.845    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                         clock pessimism             -0.459    -2.305    
                         clock uncertainty           -0.091    -2.396    
    SLICE_X37Y70         FDRE (Setup_fdre_C_CE)      -0.205    -2.601    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.642ns (39.480%)  route 0.984ns (60.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( -1.845 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.036ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -4.036    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518    -3.518 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.437    -3.081    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.124    -2.957 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.547    -2.410    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -1.845    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                         clock pessimism             -0.459    -2.305    
                         clock uncertainty           -0.091    -2.396    
    SLICE_X37Y70         FDRE (Setup_fdre_C_CE)      -0.205    -2.601    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.714%)  route 0.975ns (60.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( -1.846 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.036ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -4.036    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518    -3.518 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.437    -3.081    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.124    -2.957 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.537    -2.419    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -1.846    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                         clock pessimism             -0.459    -2.306    
                         clock uncertainty           -0.091    -2.397    
    SLICE_X36Y71         FDRE (Setup_fdre_C_CE)      -0.169    -2.566    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.714%)  route 0.975ns (60.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( -1.846 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.036ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -4.036    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518    -3.518 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.437    -3.081    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.124    -2.957 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.537    -2.419    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -1.846    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
                         clock pessimism             -0.459    -2.306    
                         clock uncertainty           -0.091    -2.397    
    SLICE_X36Y71         FDRE (Setup_fdre_C_CE)      -0.169    -2.566    UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.704ns (41.146%)  route 1.007ns (58.854%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( -1.845 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.037ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -4.037    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -3.581 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           0.853    -2.728    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    -2.604 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]_i_2/O
                         net (fo=1, routed)           0.154    -2.450    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]_i_2_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.124    -2.326 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -2.326    UART_Transfer_i/clock_out_top_0/U0/plusOp[6]
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -1.845    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                         clock pessimism             -0.493    -2.339    
                         clock uncertainty           -0.091    -2.430    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.029    -2.401    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.938%)  route 0.819ns (56.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.603ns = ( -1.848 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.036ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -4.036    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518    -3.518 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.437    -3.081    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.124    -2.957 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.382    -2.575    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.465    -1.848    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                         clock pessimism             -0.493    -2.342    
                         clock uncertainty           -0.091    -2.433    
    SLICE_X40Y72         FDRE (Setup_fdre_C_CE)      -0.205    -2.638    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.642ns (38.511%)  route 1.025ns (61.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.603ns = ( -1.848 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.037ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -4.037    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.518    -3.519 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          1.025    -2.494    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]
    SLICE_X40Y72         LUT2 (Prop_lut2_I0_O)        0.124    -2.370 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -2.370    UART_Transfer_i/clock_out_top_0/U0/plusOp[1]
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.465    -1.848    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                         clock pessimism             -0.493    -2.342    
                         clock uncertainty           -0.091    -2.433    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)        0.031    -2.402    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.580ns (35.538%)  route 1.052ns (64.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( -1.845 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.041ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.634    -4.041    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456    -3.585 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           1.052    -2.533    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[1]
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    -2.409 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -2.409    UART_Transfer_i/clock_out_top_0/U0/plusOp[5]
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -1.845    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                         clock pessimism             -0.493    -2.339    
                         clock uncertainty           -0.091    -2.430    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    -2.399    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.582%)  route 0.181ns (52.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/Q
                         net (fo=2, routed)           0.181    -0.507    UART_Transfer_i/clock_out_top_0/U0/xor_result
    SLICE_X41Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.814    -0.811    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X41Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/C
                         clock pessimism             -0.007    -0.818    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.072    -0.746    UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.256%)  route 0.138ns (39.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546    -0.852    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          0.138    -0.550    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.505 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    UART_Transfer_i/clock_out_top_0/U0/plusOp[5]
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                         clock pessimism             -0.025    -0.837    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.092    -0.745    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.540    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.045    -0.495 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    UART_Transfer_i/clock_out_top_0/U0/plusOp[6]
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                         clock pessimism             -0.039    -0.851    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091    -0.760    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/Q
                         net (fo=8, routed)           0.197    -0.513    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[2]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.045    -0.468 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    UART_Transfer_i/clock_out_top_0/U0/plusOp[2]
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                         clock pessimism             -0.039    -0.851    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.092    -0.759    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           0.237    -0.473    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.428 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.428    UART_Transfer_i/clock_out_top_0/U0/plusOp[4]
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                         clock pessimism             -0.039    -0.851    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.092    -0.759    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.856%)  route 0.247ns (54.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546    -0.852    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.688 f  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          0.247    -0.441    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]
    SLICE_X36Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.396 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    UART_Transfer_i/clock_out_top_0/U0/plusOp[0]
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                         clock pessimism             -0.039    -0.852    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.121    -0.731    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.472%)  route 0.262ns (58.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546    -0.852    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           0.262    -0.449    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[1]
    SLICE_X40Y72         LUT2 (Prop_lut2_I1_O)        0.045    -0.404 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    UART_Transfer_i/clock_out_top_0/U0/plusOp[1]
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.811    -0.814    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                         clock pessimism             -0.038    -0.852    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092    -0.760    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.481%)  route 0.295ns (58.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546    -0.852    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          0.295    -0.393    UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]
    SLICE_X45Y70         LUT4 (Prop_lut4_I1_O)        0.045    -0.348 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    UART_Transfer_i/clock_out_top_0/U0/plusOp[3]
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                         clock pessimism             -0.007    -0.819    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.092    -0.727    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.030%)  route 0.218ns (53.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.548    -0.850    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X41Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.709 f  UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/Q
                         net (fo=1, routed)           0.112    -0.597    UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.552 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.106    -0.446    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                         clock pessimism             -0.025    -0.837    
    SLICE_X40Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.876    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.030%)  route 0.218ns (53.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.548    -0.850    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X41Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.709 f  UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/Q
                         net (fo=1, routed)           0.112    -0.597    UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.552 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_i_1/O
                         net (fo=8, routed)           0.106    -0.446    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg0
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                         clock pessimism             -0.025    -0.837    
    SLICE_X40Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.876    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 0.877 }
Period(ns):         1.754
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.754       -0.401     BUFGCTRL_X0Y19  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         1.754       0.505      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X36Y71    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X40Y72    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X45Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X37Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X37Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.754       0.754      SLICE_X41Y69    UART_Transfer_i/clock_out_top_0/U0/glitch_pulse_seen_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       1.754       158.246    PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X36Y71    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X36Y71    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y72    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y72    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X45Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X45Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X36Y71    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X36Y71    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y72    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y72    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X45Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X45Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.877       0.377      SLICE_X40Y70    UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y20  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  To Clock:  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       25.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.350ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 5.132ns (56.255%)  route 3.991ns (43.745%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.511ns = ( 49.120 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.856    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.970 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.970    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.193 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.193    UART_Transfer_i/clock_out_top_0/U0/p_0_in[26]
    SLICE_X41Y68         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.469    49.120    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y68         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[26]/C
                         clock pessimism             -0.478    48.643    
                         clock uncertainty           -0.162    48.481    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.062    48.543    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         48.543    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                 43.350    

Slack (MET) :             43.355ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 5.129ns (56.241%)  route 3.991ns (43.759%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.509ns = ( 49.122 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.856    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.190 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.190    UART_Transfer_i/clock_out_top_0/U0/p_0_in[23]
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.471    49.122    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[23]/C
                         clock pessimism             -0.478    48.645    
                         clock uncertainty           -0.162    48.483    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.062    48.545    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         48.545    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                 43.355    

Slack (MET) :             43.376ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 5.108ns (56.140%)  route 3.991ns (43.860%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.509ns = ( 49.122 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.856    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.169 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.169    UART_Transfer_i/clock_out_top_0/U0/p_0_in[25]
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.471    49.122    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]/C
                         clock pessimism             -0.478    48.645    
                         clock uncertainty           -0.162    48.483    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.062    48.545    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         48.545    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 43.376    

Slack (MET) :             43.400ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 5.066ns (55.937%)  route 3.991ns (44.063%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.511ns = ( 49.120 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.856    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.970 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.970    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.127 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_1/CO[1]
                         net (fo=1, routed)           0.000     5.127    UART_Transfer_i/clock_out_top_0/U0/p_0_in[27]
    SLICE_X41Y68         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.469    49.120    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y68         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]/C
                         clock pessimism             -0.478    48.643    
                         clock uncertainty           -0.162    48.481    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.046    48.527    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         48.527    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 43.400    

Slack (MET) :             43.450ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.034ns (55.780%)  route 3.991ns (44.220%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.509ns = ( 49.122 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.856    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.095 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.095    UART_Transfer_i/clock_out_top_0/U0/p_0_in[24]
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.471    49.122    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[24]/C
                         clock pessimism             -0.478    48.645    
                         clock uncertainty           -0.162    48.483    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.062    48.545    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         48.545    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 43.450    

Slack (MET) :             43.466ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 5.018ns (55.702%)  route 3.991ns (44.298%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.509ns = ( 49.122 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.856    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.079 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.079    UART_Transfer_i/clock_out_top_0/U0/p_0_in[22]
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.471    49.122    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[22]/C
                         clock pessimism             -0.478    48.645    
                         clock uncertainty           -0.162    48.483    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.062    48.545    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         48.545    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 43.466    

Slack (MET) :             43.470ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 5.015ns (55.687%)  route 3.991ns (44.313%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.508ns = ( 49.123 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.076 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.076    UART_Transfer_i/clock_out_top_0/U0/p_0_in[19]
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.472    49.123    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[19]/C
                         clock pessimism             -0.478    48.646    
                         clock uncertainty           -0.162    48.484    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.062    48.546    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 43.470    

Slack (MET) :             43.491ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 4.994ns (55.584%)  route 3.991ns (44.416%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.508ns = ( 49.123 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.055 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.055    UART_Transfer_i/clock_out_top_0/U0/p_0_in[21]
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.472    49.123    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]/C
                         clock pessimism             -0.478    48.646    
                         clock uncertainty           -0.162    48.484    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.062    48.546    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 43.491    

Slack (MET) :             43.565ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 4.920ns (55.215%)  route 3.991ns (44.785%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.508ns = ( 49.123 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.981 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.981    UART_Transfer_i/clock_out_top_0/U0/p_0_in[20]
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.472    49.123    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[20]/C
                         clock pessimism             -0.478    48.646    
                         clock uncertainty           -0.162    48.484    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.062    48.546    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                 43.565    

Slack (MET) :             43.581ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.632ns  (clk_out1_clk_wiz_0 rise@52.632ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 4.904ns (55.134%)  route 3.991ns (44.866%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.508ns = ( 49.123 - 52.632 ) 
    Source Clock Delay      (SCD):    -3.930ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.642    -3.930    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.474 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[27]/Q
                         net (fo=14, routed)          1.204    -2.270    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694    -1.576 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6/CO[2]
                         net (fo=1, routed)           0.421    -1.155    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[5]_i_6_n_1
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.313    -0.842 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11/O
                         net (fo=1, routed)           0.000    -0.842    UART_Transfer_i/clock_out_top_0/U0/target_counter[13]_i_11_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.310 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.310    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_6_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.196 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.196    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.082 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.082    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_6_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.140 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6/O[0]
                         net (fo=2, routed)           0.983     1.123    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_6_n_7
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.972 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.972    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[25]_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.086    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.357 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4/CO[0]
                         net (fo=20, routed)          1.383     3.740    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[27]_i_4_n_3
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.373     4.113 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     4.113    UART_Transfer_i/clock_out_top_0/U0/target_counter1__0[9]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.514 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[9]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.628    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[13]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.742    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[17]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.965 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.965    UART_Transfer_i/clock_out_top_0/U0/p_0_in[18]
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     52.632    52.632 r  
    H16                  IBUF                         0.000    52.632 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241    53.872    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    45.841 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    47.561    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    47.652 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.472    49.123    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X41Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[18]/C
                         clock pessimism             -0.478    48.646    
                         clock uncertainty           -0.162    48.484    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.062    48.546    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                 43.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.141%)  route 0.115ns (44.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.551    -0.823    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X40Y66         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[21]/Q
                         net (fo=3, routed)           0.115    -0.567    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[21]
    SLICE_X43Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.816    -0.783    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[23]/C
                         clock pessimism             -0.027    -0.810    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.070    -0.740    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[23]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y64         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[12]/Q
                         net (fo=3, routed)           0.119    -0.562    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[12]
    SLICE_X45Y65         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.818    -0.781    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y65         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[14]/C
                         clock pessimism             -0.027    -0.808    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.070    -0.738    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[14]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.027%)  route 0.125ns (46.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.553    -0.821    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.555    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[4]
    SLICE_X44Y63         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.819    -0.780    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y63         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[6]/C
                         clock pessimism             -0.027    -0.807    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.075    -0.732    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[6]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.523%)  route 0.138ns (49.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y64         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/Q
                         net (fo=3, routed)           0.138    -0.543    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[0]
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.820    -0.779    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[2]/C
                         clock pessimism             -0.027    -0.806    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.070    -0.736    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[2]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y63         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.544    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[1]
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.820    -0.779    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/C
                         clock pessimism             -0.027    -0.806    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.066    -0.740    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.034%)  route 0.130ns (47.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.553    -0.821    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/Q
                         net (fo=3, routed)           0.130    -0.550    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[3]
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.820    -0.779    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[5]/C
                         clock pessimism             -0.042    -0.821    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.072    -0.749    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[5]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.249ns (77.662%)  route 0.072ns (22.338%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.553    -0.821    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.680 f  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[3]/Q
                         net (fo=3, routed)           0.072    -0.608    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[3]
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.563 r  UART_Transfer_i/clock_out_top_0/U0/target_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.563    UART_Transfer_i/clock_out_top_0/U0/target_counter[3]_i_2_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.500 r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.500    UART_Transfer_i/clock_out_top_0/U0/target_counter1[3]
    SLICE_X44Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.820    -0.779    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[3]/C
                         clock pessimism             -0.029    -0.808    
    SLICE_X44Y62         FDRE (Hold_fdre_C_D)         0.105    -0.703    UART_Transfer_i/clock_out_top_0/U0/target_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.834%)  route 0.188ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y63         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.493    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[8]
    SLICE_X45Y64         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.819    -0.780    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y64         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[10]/C
                         clock pessimism             -0.027    -0.807    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070    -0.737    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[10]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X45Y63         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[9]/Q
                         net (fo=3, routed)           0.184    -0.496    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[9]
    SLICE_X44Y64         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.819    -0.780    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y64         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[11]/C
                         clock pessimism             -0.027    -0.807    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.066    -0.741    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[11]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.550    -0.824    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[24]/Q
                         net (fo=3, routed)           0.174    -0.509    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand[24]
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.816    -0.783    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X44Y67         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[26]/C
                         clock pessimism             -0.041    -0.824    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.061    -0.763    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[26]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 26.316 }
Period(ns):         52.632
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         52.632      50.476     BUFGCTRL_X0Y18  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         52.632      51.383     PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X40Y69    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitch_ready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X43Y65    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X44Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X45Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X44Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         52.632      51.632     SLICE_X45Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       52.632      107.368    PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X40Y69    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X40Y69    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitch_ready_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitch_ready_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y65    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y65    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X44Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X44Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X40Y69    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X40Y69    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitch_ready_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitch_ready_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y62    UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y65    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X43Y65    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X44Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         26.316      25.816     SLICE_X44Y64    UART_Transfer_i/clock_out_top_0/U0/pseudo_rand_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.797ns (42.532%)  route 3.779ns (57.468%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.892     3.186    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.987     4.651    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.321     4.972 f  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.467     5.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     5.771 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.481     6.251    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y98         LUT3 (Prop_lut3_I2_O)        0.119     6.370 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.901     7.272    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.355     7.627 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.627    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.160 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.277 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.277    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.496 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.944     9.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.323     9.762 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_2/O
                         net (fo=1, routed)           0.000     9.762    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.480    12.659    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.118    12.752    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.786ns (44.929%)  route 3.415ns (55.071%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.892     3.186    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.987     4.651    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.321     4.972 f  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.467     5.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     5.771 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.481     6.251    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y98         LUT3 (Prop_lut3_I2_O)        0.119     6.370 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.901     7.272    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.355     7.627 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.627    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.160 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.475 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.579     9.054    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.333     9.387 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.387    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X33Y92         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.478    12.657    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y92         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.075    12.707    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.767ns (44.622%)  route 3.434ns (55.378%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.892     3.186    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.987     4.651    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.321     4.972 f  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.467     5.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     5.771 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.481     6.251    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y98         LUT3 (Prop_lut3_I2_O)        0.119     6.370 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.901     7.272    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.355     7.627 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.627    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.160 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.483 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.598     9.081    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.306     9.387 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.387    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.480    12.659    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.081    12.715    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.718ns (12.118%)  route 5.207ns (87.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.700     2.994    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y97         FDSE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDSE (Prop_fdse_C_Q)         0.419     3.413 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          2.718     6.131    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.299     6.430 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=37, routed)          2.489     8.919    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.695    12.874    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X26Y103        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.332    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.718ns (12.118%)  route 5.207ns (87.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.700     2.994    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y97         FDSE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDSE (Prop_fdse_C_Q)         0.419     3.413 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          2.718     6.131    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.299     6.430 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=37, routed)          2.489     8.919    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.695    12.874    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X26Y103        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.332    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.718ns (12.118%)  route 5.207ns (87.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.700     2.994    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y97         FDSE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDSE (Prop_fdse_C_Q)         0.419     3.413 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          2.718     6.131    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.299     6.430 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=37, routed)          2.489     8.919    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.695    12.874    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X26Y103        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.332    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.718ns (12.118%)  route 5.207ns (87.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.700     2.994    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y97         FDSE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDSE (Prop_fdse_C_Q)         0.419     3.413 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/Q
                         net (fo=39, routed)          2.718     6.131    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.299     6.430 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=37, routed)          2.489     8.919    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.695    12.874    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y103        SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X26Y103        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.332    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.678ns (43.791%)  route 3.437ns (56.209%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.892     3.186    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.987     4.651    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.321     4.972 f  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.467     5.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     5.771 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.481     6.251    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y98         LUT3 (Prop_lut3_I2_O)        0.119     6.370 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.901     7.272    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.355     7.627 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.627    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.160 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.379 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.602     8.980    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.321     9.301 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.301    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.480    12.659    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.118    12.752    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 2.678ns (45.186%)  route 3.249ns (54.814%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.892     3.186    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.987     4.651    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.321     4.972 f  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.467     5.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     5.771 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.481     6.251    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y98         LUT3 (Prop_lut3_I2_O)        0.119     6.370 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.901     7.272    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.355     7.627 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.627    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.160 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.399 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.413     8.812    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.301     9.113 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.113    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X33Y92         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.478    12.657    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y92         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.031    12.663    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 2.555ns (42.887%)  route 3.402ns (57.113%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.892     3.186    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.987     4.651    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X35Y98         LUT3 (Prop_lut3_I1_O)        0.321     4.972 f  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.467     5.439    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     5.771 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.481     6.251    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y98         LUT3 (Prop_lut3_I2_O)        0.119     6.370 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.901     7.272    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.355     7.627 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.627    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.270 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.567     8.836    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.307     9.143 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.143    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.480    12.659    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y94         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.077    12.711    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  3.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.022%)  route 0.240ns (62.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.577     0.913    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=61, routed)          0.240     1.293    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X29Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.931     1.297    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.022%)  route 0.240ns (62.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.577     0.913    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=61, routed)          0.240     1.293    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X29Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.931     1.297    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.575     0.911    UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y91         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.119     1.157    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[5]
    SLICE_X26Y90         SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.842     1.208    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.575     0.911    UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y91         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.099     1.151    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[0]
    SLICE_X30Y90         SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.843     1.209    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.575     0.911    UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y91         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  UART_Transfer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.099     1.151    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[1]
    SLICE_X30Y90         SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.843     1.209    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.008%)  route 0.262ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.577     0.913    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.262     1.315    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.912     1.278    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.008%)  route 0.262ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.577     0.913    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.262     1.315    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.912     1.278    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.008%)  route 0.262ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.577     0.913    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.262     1.315    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.912     1.278    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.008%)  route 0.262ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.577     0.913    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.262     1.315    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.912     1.278    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.656     0.992    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.200     1.333    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.378 r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000     1.378    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1_n_0
    SLICE_X27Y99         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.844     1.210    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    UART_Transfer_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    UART_Transfer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 1.976ns (27.764%)  route 5.141ns (72.236%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 36.610 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.042    10.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y77         LUT3 (Prop_lut3_I1_O)        0.332    11.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.525    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.472    37.082    
                         clock uncertainty           -0.035    37.047    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)        0.077    37.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 25.902    

Slack (MET) :             25.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.976ns (27.787%)  route 5.135ns (72.213%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 36.609 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.036    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I1_O)        0.332    11.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.524    36.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.472    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.077    37.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                 25.907    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.976ns (27.826%)  route 5.125ns (72.174%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 36.609 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.026    10.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I1_O)        0.332    11.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.524    36.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.472    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.081    37.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.126    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             26.138ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 1.740ns (25.381%)  route 5.115ns (74.619%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 36.610 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.329     9.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.816    10.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.525    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.494    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.029    37.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.098    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 26.138    

Slack (MET) :             26.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.976ns (29.094%)  route 4.816ns (70.906%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 36.609 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.717    10.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I1_O)        0.332    10.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.524    36.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.472    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.079    37.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                 26.229    

Slack (MET) :             26.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 1.976ns (29.435%)  route 4.737ns (70.565%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 36.609 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.638    10.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y76         LUT3 (Prop_lut3_I1_O)        0.332    10.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.524    36.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.472    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.079    37.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                 26.307    

Slack (MET) :             26.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.976ns (29.558%)  route 4.709ns (70.442%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 36.610 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.610    10.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.332    10.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.525    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.494    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    37.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.100    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 26.310    

Slack (MET) :             26.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 1.740ns (26.107%)  route 4.925ns (73.893%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 36.610 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     9.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667    10.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.525    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.494    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    37.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.100    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                 26.331    

Slack (MET) :             26.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 1.976ns (29.857%)  route 4.642ns (70.143%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 36.610 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.800     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.171     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.129     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I1_O)        0.152     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.543    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y77         LUT3 (Prop_lut3_I1_O)        0.332    10.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.525    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.472    37.082    
                         clock uncertainty           -0.035    37.047    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)        0.081    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                 26.405    

Slack (MET) :             26.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.229%)  route 4.626ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.890     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.296     6.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     9.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     9.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     9.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X58Y63         FDRE (Setup_fdre_C_R)       -0.524    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.497    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 26.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.390     1.624    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.810%)  route 0.131ns (48.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X44Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.131     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.369     1.645    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.128     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.390     1.624    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.128     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.390     1.624    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X57Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.633    
    SLICE_X57Y54         FDCE (Hold_fdce_C_D)         0.075     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X57Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.405     1.633    
    SLICE_X57Y53         FDCE (Hold_fdce_C_D)         0.075     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X63Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.404     1.635    
    SLICE_X63Y53         FDPE (Hold_fdpe_C_D)         0.075     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X47Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.403     1.610    
    SLICE_X47Y60         FDCE (Hold_fdce_C_D)         0.075     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X43Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.403     1.610    
    SLICE_X43Y61         FDPE (Hold_fdpe_C_D)         0.075     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.128     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.390     1.624    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           14  Failing Endpoints,  Worst Slack       -0.916ns,  Total Violation      -11.535ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        2.023ns  (logic 0.518ns (25.606%)  route 1.505ns (74.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.604ns = ( 1.660 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.010 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          1.505     1.495    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[56]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.464     1.660    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism             -0.811     0.849    
                         clock uncertainty           -0.223     0.626    
    SLICE_X38Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     0.579    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        2.148ns  (logic 0.610ns (28.398%)  route 1.538ns (71.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( 1.664 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.072 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           1.538     1.466    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[59]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.154     1.620 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_4/O
                         net (fo=1, routed)           0.000     1.620    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[3]
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.468     1.664    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.811     0.853    
                         clock uncertainty           -0.223     0.630    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.075     0.705    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        1.978ns  (logic 0.456ns (23.057%)  route 1.522ns (76.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.604ns = ( 1.660 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.072 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           1.522     1.449    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[60]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.464     1.660    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism             -0.811     0.849    
                         clock uncertainty           -0.223     0.626    
    SLICE_X38Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     0.582    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        1.975ns  (logic 0.456ns (23.086%)  route 1.519ns (76.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.604ns = ( 1.660 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.072 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           1.519     1.447    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[59]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.464     1.660    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism             -0.811     0.849    
                         clock uncertainty           -0.223     0.626    
    SLICE_X38Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     0.587    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        2.041ns  (logic 0.580ns (28.414%)  route 1.461ns (71.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( 1.663 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.072 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           1.461     1.389    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[60]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.513 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_3/O
                         net (fo=1, routed)           0.000     1.513    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[4]
    SLICE_X47Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.467     1.663    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X47Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism             -0.811     0.852    
                         clock uncertainty           -0.223     0.629    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)        0.029     0.658    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        2.036ns  (logic 0.642ns (31.534%)  route 1.394ns (68.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( 1.663 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.010 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          1.394     1.384    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[56]
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     1.508 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_7/O
                         net (fo=1, routed)           0.000     1.508    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[0]
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.467     1.663    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.811     0.852    
                         clock uncertainty           -0.223     0.629    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)        0.032     0.661    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.841ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        1.947ns  (logic 0.456ns (23.422%)  route 1.491ns (76.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.604ns = ( 1.660 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.041ns = ( -0.532 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.634    -0.532    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.076 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           1.491     1.415    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[57]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.464     1.660    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism             -0.811     0.849    
                         clock uncertainty           -0.223     0.626    
    SLICE_X38Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     0.574    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        1.954ns  (logic 0.456ns (23.333%)  route 1.498ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.604ns = ( 1.660 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.036ns = ( -0.527 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.639    -0.527    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.071 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/Q
                         net (fo=5, routed)           1.498     1.427    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[61]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.464     1.660    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism             -0.811     0.849    
                         clock uncertainty           -0.223     0.626    
    SLICE_X38Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.596    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        2.002ns  (logic 0.580ns (28.973%)  route 1.422ns (71.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( 1.664 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.037ns = ( -0.528 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.638    -0.528    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.072 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/Q
                         net (fo=8, routed)           1.422     1.350    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[58]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.474 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_5/O
                         net (fo=1, routed)           0.000     1.474    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[2]
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.468     1.664    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.811     0.853    
                         clock uncertainty           -0.223     0.630    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.031     0.661    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.774ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out2_clk_wiz_1 rise@3.509ns)
  Data Path Delay:        2.010ns  (logic 0.605ns (30.100%)  route 1.405ns (69.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( 1.663 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.041ns = ( -0.532 - 3.509 ) 
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      3.509     3.509 r  
    H16                  IBUF                         0.000     3.509 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     4.815    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -4.467 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -2.267    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.166 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.634    -0.532    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.076 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           1.405     1.329    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[57]
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.149     1.478 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_6/O
                         net (fo=1, routed)           0.000     1.478    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[1]
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.467     1.663    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.811     0.852    
                         clock uncertainty           -0.223     0.629    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)        0.075     0.704    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                 -0.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.873%)  route 0.533ns (74.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/Q
                         net (fo=4, routed)           0.533    -0.177    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[62]
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_1/O
                         net (fo=1, routed)           0.000    -0.132    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[6]
    SLICE_X35Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.814    -0.811    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X35Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.287    -0.524    
                         clock uncertainty            0.223    -0.301    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.091    -0.210    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.819%)  route 0.608ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           0.608    -0.102    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[59]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.809    -0.816    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.287    -0.529    
                         clock uncertainty            0.223    -0.306    
    SLICE_X38Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.198    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.262%)  route 0.550ns (74.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           0.550    -0.160    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[60]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.115 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_3/O
                         net (fo=1, routed)           0.000    -0.115    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[4]
    SLICE_X47Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X47Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.287    -0.525    
                         clock uncertainty            0.223    -0.302    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.091    -0.211    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.594%)  route 0.617ns (81.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/Q
                         net (fo=5, routed)           0.617    -0.093    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[61]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.809    -0.816    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.287    -0.529    
                         clock uncertainty            0.223    -0.306    
    SLICE_X38Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.191    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.185ns (24.504%)  route 0.570ns (75.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546    -0.852    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           0.570    -0.141    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[57]
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.044    -0.097 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_6/O
                         net (fo=1, routed)           0.000    -0.097    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[1]
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.287    -0.526    
                         clock uncertainty            0.223    -0.303    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.107    -0.196    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.691%)  route 0.613ns (81.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/Q
                         net (fo=4, routed)           0.613    -0.097    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[62]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.809    -0.816    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.287    -0.529    
                         clock uncertainty            0.223    -0.306    
    SLICE_X38Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.197    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.185ns (24.438%)  route 0.572ns (75.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           0.572    -0.138    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[59]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.044    -0.094 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_4/O
                         net (fo=1, routed)           0.000    -0.094    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[3]
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.287    -0.525    
                         clock uncertainty            0.223    -0.302    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.107    -0.195    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.037%)  route 0.557ns (74.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/Q
                         net (fo=8, routed)           0.557    -0.153    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[58]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_5/O
                         net (fo=1, routed)           0.000    -0.108    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[2]
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X43Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.287    -0.525    
                         clock uncertainty            0.223    -0.302    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.092    -0.210    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.809%)  route 0.588ns (78.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546    -0.852    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          0.588    -0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[56]
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.809    -0.816    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y73         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.287    -0.529    
                         clock uncertainty            0.223    -0.306    
    SLICE_X38Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.204    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.189ns (24.832%)  route 0.572ns (75.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.547    -0.851    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/Q
                         net (fo=5, routed)           0.572    -0.138    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[61]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.048    -0.090 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_2/O
                         net (fo=1, routed)           0.000    -0.090    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[5]
    SLICE_X47Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X47Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.287    -0.525    
                         clock uncertainty            0.223    -0.302    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.107    -0.195    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.718ns (21.691%)  route 2.592ns (78.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.572ns = ( 1.691 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.647    -3.925    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419    -3.506 r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/Q
                         net (fo=3, routed)           2.592    -0.914    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[4]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.299    -0.615 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_1/O
                         net (fo=1, routed)           0.000    -0.615    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[0]
    SLICE_X43Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.495     1.691    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X43Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty           -0.645     1.046    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)        0.031     1.077    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.057%)  route 2.037ns (82.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.571ns = ( 1.692 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.647    -3.925    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419    -3.506 r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/Q
                         net (fo=3, routed)           2.037    -1.469    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[4]
    SLICE_X34Y44         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.496     1.692    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y44         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000     1.692    
                         clock uncertainty           -0.645     1.047    
    SLICE_X34Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219     0.828    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.580ns (23.090%)  route 1.932ns (76.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( 1.663 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.644    -3.928    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y65         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456    -3.472 r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/Q
                         net (fo=2, routed)           1.932    -1.540    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/int_glitch_req
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    -1.416 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_pending_i_1/O
                         net (fo=1, routed)           0.000    -1.416    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_3
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.467     1.663    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg/C
                         clock pessimism              0.000     1.663    
                         clock uncertainty           -0.645     1.017    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)        0.031     1.048    UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.456ns (19.307%)  route 1.906ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( 1.663 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.644    -3.928    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y65         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456    -3.472 r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/Q
                         net (fo=2, routed)           1.906    -1.566    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req
    SLICE_X41Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.467     1.663    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X41Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg/C
                         clock pessimism              0.000     1.663    
                         clock uncertainty           -0.645     1.017    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)       -0.103     0.914    UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.011%)  route 1.739ns (74.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.601ns = ( 1.663 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          1.639    -3.933    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X40Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.477 r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/Q
                         net (fo=2, routed)           1.739    -1.738    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_mode_toggle
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    -1.614 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_mode_i_1/O
                         net (fo=1, routed)           0.000    -1.614    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_4
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.467     1.663    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg/C
                         clock pessimism              0.000     1.663    
                         clock uncertainty           -0.645     1.017    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)        0.031     1.048    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.144%)  route 0.654ns (77.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.548    -0.826    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X40Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_toggle_reg/Q
                         net (fo=2, routed)           0.654    -0.031    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_mode_toggle
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.014 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_mode_i_1/O
                         net (fo=1, routed)           0.000     0.014    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_4
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg/C
                         clock pessimism              0.000    -0.813    
                         clock uncertainty            0.645    -0.168    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.092    -0.076    UART_Transfer_i/clock_out_top_0/U0/glitch_mode_reg
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.141ns (16.533%)  route 0.712ns (83.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y65         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/Q
                         net (fo=2, routed)           0.712     0.031    UART_Transfer_i/clock_out_top_0/U0/int_glitch_req
    SLICE_X41Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X41Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg/C
                         clock pessimism              0.000    -0.813    
                         clock uncertainty            0.645    -0.168    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.063    -0.105    UART_Transfer_i/clock_out_top_0/U0/glitch_latched_once_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.552    -0.822    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y65         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  UART_Transfer_i/clock_out_top_0/U0/int_glitch_req_reg/Q
                         net (fo=2, routed)           0.729     0.048    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/int_glitch_req
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.093 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_pending_i_1/O
                         net (fo=1, routed)           0.000     0.093    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_3
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X40Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg/C
                         clock pessimism              0.000    -0.813    
                         clock uncertainty            0.645    -0.168    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.092    -0.076    UART_Transfer_i/clock_out_top_0/U0/glitch_pending_reg
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.128ns (13.496%)  route 0.820ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.553    -0.821    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.693 r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/Q
                         net (fo=3, routed)           0.820     0.128    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/TRIGGER_I[4]
    SLICE_X34Y44         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.830    -0.795    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y44         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.645    -0.150    
    SLICE_X34Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.087    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.227ns (17.986%)  route 1.035ns (82.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.645ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463     0.463    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.943 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.400    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.374 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.553    -0.821    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X43Y62         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.693 r  UART_Transfer_i/clock_out_top_0/U0/glitching_done_reg/Q
                         net (fo=3, routed)           1.035     0.342    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[4]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.099     0.441 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.441    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[0]
    SLICE_X43Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.829    -0.796    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X43Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.645    -0.151    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.092    -0.059    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.714ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.067ns  (logic 0.419ns (39.255%)  route 0.648ns (60.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.648     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y53         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 31.714    

Slack (MET) :             31.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.117%)  route 0.600ns (58.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.600     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y59         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 31.759    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.580%)  route 0.641ns (58.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.641     1.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y53         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.814%)  route 0.585ns (56.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y58         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.864    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.330%)  route 0.621ns (57.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y53         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y53         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 31.922    

Slack (MET) :             31.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.926ns  (logic 0.456ns (49.251%)  route 0.470ns (50.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y59         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 31.979    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.788%)  route 0.445ns (46.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.445     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y59         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 31.994    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.321ns,  Total Violation       -1.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.828ns (32.373%)  route 1.730ns (67.627%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( -1.845 - 1.754 ) 
    Source Clock Delay      (SCD):    -4.037ns
    Clock Pessimism Removal (CPR):    -0.811ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.638    -4.037    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/clk_out1
    SLICE_X41Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456    -3.581 f  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[8]/Q
                         net (fo=3, routed)           0.841    -2.740    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[8]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    -2.616 f  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2/O
                         net (fo=1, routed)           0.704    -1.912    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0
    SLICE_X38Y70         LUT4 (Prop_lut4_I0_O)        0.124    -1.788 f  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_1/O
                         net (fo=5, routed)           0.185    -1.603    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0
    SLICE_X38Y70         LUT4 (Prop_lut4_I3_O)        0.124    -1.479 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_i_1/O
                         net (fo=1, routed)           0.000    -1.479    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_0
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -1.845    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                         clock pessimism             -0.811    -2.656    
                         clock uncertainty           -0.223    -2.879    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.079    -2.800    UART_Transfer_i/clock_out_top_0/U0/xor_result_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                 -1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_gate_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.793%)  route 0.564ns (75.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.548    -0.850    UART_Transfer_i/clock_out_top_0/U0/fast_clk
    SLICE_X37Y69         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_gate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gate_reg/Q
                         net (fo=2, routed)           0.564    -0.145    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_gate
    SLICE_X38Y70         LUT4 (Prop_lut4_I0_O)        0.045    -0.100 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_i_1/O
                         net (fo=1, routed)           0.000    -0.100    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_0
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                         clock pessimism              0.287    -0.525    
                         clock uncertainty            0.223    -0.302    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.121    -0.181    UART_Transfer_i/clock_out_top_0/U0/xor_result_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.652ns,  Total Violation       -1.086ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.225ns (4.887%)  route 4.379ns (95.113%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.600ns = ( -1.845 - 1.754 ) 
    Source Clock Delay      (SCD):    -7.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.633ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.483ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.373     1.373    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -7.556 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -5.673    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -5.572 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          2.496    -3.076    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_reg
    SLICE_X38Y70         LUT4 (Prop_lut4_I2_O)        0.124    -2.952 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_i_1/O
                         net (fo=1, routed)           0.000    -2.952    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_0
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     2.935    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -5.411 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -3.404    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.313 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -1.845    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                         clock pessimism              0.000    -1.845    
                         clock uncertainty           -0.633    -2.478    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.079    -2.399    UART_Transfer_i/clock_out_top_0/U0/xor_result_reg
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.754ns  (clk_out2_clk_wiz_1 rise@1.754ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.029ns (1.931%)  route 1.473ns (98.069%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 0.902 - 1.754 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.633ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.483ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507     0.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -2.220 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.628    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.599 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.881    -0.718    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      1.754     1.754 r  
    H16                  IBUF                         0.000     1.754 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     2.195    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -0.381 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.330    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.356 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.546     0.902    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty           -0.633     0.270    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)       -0.038     0.232    UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.652ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@26.316ns - clk_out1_clk_wiz_0 fall@26.316ns)
  Data Path Delay:        1.174ns  (logic 0.026ns (2.214%)  route 1.148ns (97.786%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 25.503 - 26.316 ) 
    Source Clock Delay      (SCD):    -1.943ns = ( 24.372 - 26.316 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.633ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.483ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     26.316    26.316 f  
    H16                  IBUF                         0.000    26.316 f  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463    26.779    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    24.372 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    24.916    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    24.942 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.604    25.547    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow_n_0
    SLICE_X36Y71         FDRE                                         f  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.316    26.316 r  
    H16                  IBUF                         0.000    26.316 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481    26.797    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    23.894 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    24.662    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    24.691 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.812    25.503    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
                         clock pessimism              0.000    25.503    
                         clock uncertainty            0.633    26.135    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.063    26.198    UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg
  -------------------------------------------------------------------
                         required time                        -26.198    
                         arrival time                          25.547    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.434ns  (arrival time - required time)
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@26.316ns period=52.632ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@26.316ns - clk_out1_clk_wiz_0 fall@26.316ns)
  Data Path Delay:        1.451ns  (logic 0.071ns (4.894%)  route 1.380ns (95.106%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( 25.504 - 26.316 ) 
    Source Clock Delay      (SCD):    -1.943ns = ( 24.372 - 26.316 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.633ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.483ns
    Phase Error              (PE):    0.388ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     26.316    26.316 f  
    H16                  IBUF                         0.000    26.316 f  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.463    26.779    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    24.372 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    24.916    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    24.942 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836    25.778    UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_reg
    SLICE_X38Y70         LUT4 (Prop_lut4_I2_O)        0.045    25.823 r  UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_i_1/O
                         net (fo=1, routed)           0.000    25.823    UART_Transfer_i/clock_out_top_0/U0/glitch_gen_n_0
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     26.316    26.316 r  
    H16                  IBUF                         0.000    26.316 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481    26.797    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    23.894 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    24.662    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    24.691 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    25.504    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X38Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/C
                         clock pessimism              0.000    25.504    
                         clock uncertainty            0.633    26.136    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.121    26.257    UART_Transfer_i/clock_out_top_0/U0/xor_result_reg
  -------------------------------------------------------------------
                         required time                        -26.257    
                         arrival time                          25.823    
  -------------------------------------------------------------------
                         slack                                 -0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.832ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        1.336ns  (logic 0.456ns (34.140%)  route 0.880ns (65.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.880     1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X57Y54         FDCE (Setup_fdce_C_D)       -0.095     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.949%)  route 0.812ns (64.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.812     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X57Y54         FDCE (Setup_fdce_C_D)       -0.093     5.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.170    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.898%)  route 0.631ns (60.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.631     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X47Y60         FDCE (Setup_fdce_C_D)       -0.267     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.941%)  route 0.604ns (59.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.604     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X56Y54         FDCE (Setup_fdce_C_D)       -0.270     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.993    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.773%)  route 0.590ns (55.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.590     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X46Y60         FDCE (Setup_fdce_C_D)       -0.215     5.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.903%)  route 0.494ns (54.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.494     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X57Y53         FDCE (Setup_fdce_C_D)       -0.267     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        1.009ns  (logic 0.518ns (51.313%)  route 0.491ns (48.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.491     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X46Y60         FDCE (Setup_fdce_C_D)       -0.045     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.218    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.263ns  (MaxDelay Path 5.263ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.219%)  route 0.490ns (51.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.490     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.263     5.263    
    SLICE_X46Y60         FDCE (Setup_fdce_C_D)       -0.047     5.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.216    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  4.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.518ns (18.062%)  route 2.350ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.527ns = ( 1.737 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.964ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.711    -3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.518    -3.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.350    -1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y51         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.541     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.493     1.243    
                         clock uncertainty           -0.103     1.140    
    SLICE_X63Y51         FDPE (Recov_fdpe_C_PRE)     -0.359     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.518ns (18.062%)  route 2.350ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.527ns = ( 1.737 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.964ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.711    -3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.518    -3.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.350    -1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y51         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.541     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.493     1.243    
                         clock uncertainty           -0.103     1.140    
    SLICE_X63Y51         FDPE (Recov_fdpe_C_PRE)     -0.359     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.718ns (30.363%)  route 1.647ns (69.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.593ns = ( 1.671 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.030ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.645    -4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.419    -3.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.299    -2.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.798    -1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.475     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.459     1.211    
                         clock uncertainty           -0.103     1.108    
    SLICE_X48Y60         FDPE (Recov_fdpe_C_PRE)     -0.359     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.718ns (30.363%)  route 1.647ns (69.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.593ns = ( 1.671 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.030ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.645    -4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.419    -3.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.299    -2.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.798    -1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.475     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.459     1.211    
                         clock uncertainty           -0.103     1.108    
    SLICE_X48Y60         FDPE (Recov_fdpe_C_PRE)     -0.359     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.718ns (32.332%)  route 1.503ns (67.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.595ns = ( 1.669 - 5.263 ) 
    Source Clock Delay      (SCD):    -4.030ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.645    -4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.419    -3.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.299    -2.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.654    -1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y62         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.473     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.459     1.209    
                         clock uncertainty           -0.103     1.106    
    SLICE_X48Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.718ns (33.041%)  route 1.455ns (66.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.526ns = ( 1.738 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.959ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.716    -3.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X65Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.419    -3.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X65Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.606    -1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X65Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.542     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.458     1.279    
                         clock uncertainty           -0.103     1.176    
    SLICE_X65Y52         FDPE (Recov_fdpe_C_PRE)     -0.359     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.718ns (33.041%)  route 1.455ns (66.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.526ns = ( 1.738 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.959ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.716    -3.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X65Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.419    -3.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X65Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.606    -1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X65Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.542     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.458     1.279    
                         clock uncertainty           -0.103     1.176    
    SLICE_X65Y52         FDPE (Recov_fdpe_C_PRE)     -0.359     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.718ns (33.041%)  route 1.455ns (66.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.526ns = ( 1.738 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.959ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.716    -3.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X65Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.419    -3.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X65Y51         LUT2 (Prop_lut2_I1_O)        0.299    -2.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.606    -1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X65Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.542     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.458     1.279    
                         clock uncertainty           -0.103     1.176    
    SLICE_X65Y52         FDPE (Recov_fdpe_C_PRE)     -0.359     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.456ns (25.120%)  route 1.359ns (74.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.528ns = ( 1.736 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.965ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.710    -3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.456    -3.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359    -2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.540     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.493     1.242    
                         clock uncertainty           -0.103     1.139    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.405     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.263ns  (clk_out1_clk_wiz_1 rise@5.263ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.456ns (25.120%)  route 1.359ns (74.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.528ns = ( 1.736 - 5.263 ) 
    Source Clock Delay      (SCD):    -3.965ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.710    -3.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.456    -3.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359    -2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.263     5.263 r  
    H16                  IBUF                         0.000     5.263 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     6.444    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.902 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.105    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.196 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.540     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.493     1.242    
                         clock uncertainty           -0.103     1.139    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.405     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  2.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X49Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y59         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X49Y59         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X48Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X48Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X48Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.553    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.142    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X48Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.026    -0.828    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.552    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDPE (Prop_fdpe_C_Q)         0.128    -0.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.819    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.026    -0.832    
    SLICE_X49Y63         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.885%)  route 0.188ns (57.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.579    -0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.188    -0.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X61Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.847    -0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X61Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.026    -0.804    
    SLICE_X61Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.406    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.067ns (28.711%)  route 2.649ns (71.289%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 36.619 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.661     7.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    36.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.436    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.067ns (28.711%)  route 2.649ns (71.289%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 36.619 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.661     7.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    36.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.436    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.067ns (28.711%)  route 2.649ns (71.289%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 36.619 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.661     7.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    36.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.436    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.067ns (28.711%)  route 2.649ns (71.289%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 36.619 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.661     7.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X55Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    36.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.436    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.067ns (29.978%)  route 2.492ns (70.022%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.067ns (29.978%)  route 2.492ns (70.022%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.067ns (29.978%)  route 2.492ns (70.022%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.067ns (29.978%)  route 2.492ns (70.022%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.067ns (29.978%)  route 2.492ns (70.022%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.067ns (29.978%)  route 2.492ns (70.022%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 36.620 - 33.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.419     4.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.478     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X57Y74         LUT4 (Prop_lut4_I0_O)        0.322     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.326     7.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535    36.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.436    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.405    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 28.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.624%)  route 0.389ns (73.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141     1.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.389     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X43Y61         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.140     1.873    
    SLICE_X43Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.624%)  route 0.389ns (73.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141     1.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.389     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X43Y61         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.140     1.873    
    SLICE_X43Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.896%)  route 0.212ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.389     1.649    
    SLICE_X58Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.896%)  route 0.212ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.389     1.649    
    SLICE_X58Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.188     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X44Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.188     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X44Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.390     1.623    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.390     1.623    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.390     1.623    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.390     1.623    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.408    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.720ns  (logic 0.124ns (7.208%)  route 1.596ns (92.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.596     1.596    UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y104        LUT1 (Prop_lut1_I0_O)        0.124     1.720 r  UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.720    UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y104        FDRE                                         r  UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.699     2.878    UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y104        FDRE                                         r  UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.045ns (6.045%)  route 0.699ns (93.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.699     0.699    UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.744 r  UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.744    UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y104        FDRE                                         r  UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.930     1.296    UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y104        FDRE                                         r  UART_Transfer_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.175ns (14.834%)  route 1.005ns (85.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.637 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           1.005     0.368    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X38Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.546     0.882    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.204ns (20.036%)  route 0.814ns (79.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.204    -0.609 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          0.814     0.205    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.546     0.882    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.175ns (17.490%)  route 0.826ns (82.510%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.637 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/Q
                         net (fo=8, routed)           0.826     0.189    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.543     0.879    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.175ns (19.530%)  route 0.721ns (80.470%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.811    -0.814    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.175    -0.639 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           0.721     0.082    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.546     0.882    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.175ns (20.501%)  route 0.679ns (79.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.637 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           0.679     0.042    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.543     0.879    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.175ns (29.288%)  route 0.423ns (70.712%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.637 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/Q
                         net (fo=4, routed)           0.423    -0.214    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X37Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.546     0.882    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.175ns (34.000%)  route 0.340ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.813    -0.812    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.637 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/Q
                         net (fo=5, routed)           0.340    -0.297    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X36Y74         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.543     0.879    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y74         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.204ns (45.386%)  route 0.245ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          0.812    -0.813    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.204    -0.609 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/Q
                         net (fo=1, routed)           0.245    -0.364    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         0.546     0.882    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.418ns (48.409%)  route 0.445ns (51.591%))
  Logic Levels:           0  
  Clock Path Skew:        6.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    -3.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -3.600    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.418    -3.182 r  UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/Q
                         net (fo=1, routed)           0.445    -2.737    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X38Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.635     2.929    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.367ns (37.964%)  route 0.600ns (62.036%))
  Logic Levels:           0  
  Clock Path Skew:        6.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -3.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -3.599    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.367    -3.232 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[5]/Q
                         net (fo=5, routed)           0.600    -2.633    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X36Y74         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.632     2.926    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y74         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.367ns (34.969%)  route 0.683ns (65.031%))
  Logic Levels:           0  
  Clock Path Skew:        6.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -3.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -3.599    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X37Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.367    -3.232 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[6]/Q
                         net (fo=4, routed)           0.683    -2.550    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X37Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.638     2.932    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 0.367ns (23.352%)  route 1.205ns (76.648%))
  Logic Levels:           0  
  Clock Path Skew:        6.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -3.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -3.600    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X45Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.367    -3.234 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[3]/Q
                         net (fo=7, routed)           1.205    -2.029    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.632     2.926    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.678ns  (logic 0.367ns (21.871%)  route 1.311ns (78.129%))
  Logic Levels:           0  
  Clock Path Skew:        6.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    -3.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.465    -3.602    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y72         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.367    -3.235 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[1]/Q
                         net (fo=9, routed)           1.311    -1.924    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.635     2.929    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.711ns  (logic 0.367ns (21.455%)  route 1.344ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        6.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -3.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -3.599    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.367    -3.232 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[2]/Q
                         net (fo=8, routed)           1.344    -1.889    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.632     2.926    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y75         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.418ns (22.728%)  route 1.421ns (77.272%))
  Logic Levels:           0  
  Clock Path Skew:        6.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    -3.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.467    -3.600    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X36Y71         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.418    -3.182 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[0]/Q
                         net (fo=10, routed)          1.421    -1.761    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.635     2.929    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y77         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@0.877ns period=1.754ns})
  Destination:            UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.975ns  (logic 0.367ns (18.585%)  route 1.608ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        6.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -3.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout2_buf/O
                         net (fo=10, routed)          1.468    -3.599    UART_Transfer_i/clock_out_top_0/U0/clk_600mhz
    SLICE_X40Y70         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.367    -3.232 r  UART_Transfer_i/clock_out_top_0/U0/glitch_counter_reg[4]/Q
                         net (fo=6, routed)           1.608    -1.625    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X38Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UART_Transfer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    UART_Transfer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  UART_Transfer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=654, routed)         1.638     2.932    UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  UART_Transfer_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.942ns (51.949%)  route 0.871ns (48.051%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.849    -0.776    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X66Y50         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.604    -0.172 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.277     0.105    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.278     0.383 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.388     0.771    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.060     0.831 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.206     1.037    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X60Y48         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.586    -0.812    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X60Y48         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.938ns (55.508%)  route 0.752ns (44.492%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.854    -0.771    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X62Y48         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.604    -0.167 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.280     0.113    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.278     0.391 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.472     0.863    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.056     0.919 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     0.919    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X59Y47         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.584    -0.814    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X59Y47         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.955ns (63.164%)  route 0.557ns (36.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.854    -0.771    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X62Y47         SRL16E                                       r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.607    -0.164 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.272     0.108    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.292     0.400 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.285     0.685    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X61Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.741 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     0.741    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X61Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X61Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.656ns (50.355%)  route 0.647ns (49.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.377     0.531    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.656ns (50.355%)  route 0.647ns (49.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.377     0.531    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.656ns (50.355%)  route 0.647ns (49.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.377     0.531    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.656ns (50.355%)  route 0.647ns (49.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.377     0.531    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.656ns (52.799%)  route 0.586ns (47.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.317     0.470    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.656ns (52.799%)  route 0.586ns (47.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.317     0.470    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.656ns (52.799%)  route 0.586ns (47.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.853    -0.772    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X58Y47         SRLC32E                                      r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.602    -0.170 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.270     0.100    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.054     0.154 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=16, routed)          0.317     0.470    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X64Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.440     0.440    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.585    -0.813    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X64Y46         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.367ns (73.183%)  route 0.134ns (26.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -3.943ns
    Source Clock Delay      (SCD):    -3.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.557    -3.510    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y47         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.367    -3.143 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]/Q
                         net (fo=1, routed)           0.134    -3.008    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[13]
    SLICE_X60Y47         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.732    -3.943    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X60Y47         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.367ns (58.122%)  route 0.264ns (41.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -4.007ns
    Source Clock Delay      (SCD):    -3.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.494    -3.573    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X45Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.367    -3.206 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.264    -2.941    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in[12]
    SLICE_X44Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.668    -4.007    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X44Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[12]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.367ns (57.561%)  route 0.271ns (42.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -4.008ns
    Source Clock Delay      (SCD):    -3.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.493    -3.574    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X44Y42         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.367    -3.207 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/Q
                         net (fo=2, routed)           0.271    -2.936    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in[4]
    SLICE_X43Y42         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.667    -4.008    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X43Y42         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[4]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.630%)  route 0.270ns (42.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -4.007ns
    Source Clock Delay      (SCD):    -3.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.494    -3.573    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X45Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.367    -3.206 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/Q
                         net (fo=2, routed)           0.270    -2.936    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in[13]
    SLICE_X43Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.668    -4.007    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X43Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[13]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.483%)  route 0.283ns (43.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -4.007ns
    Source Clock Delay      (SCD):    -3.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.493    -3.574    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X45Y42         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.367    -3.207 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.283    -2.924    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in[5]
    SLICE_X43Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.668    -4.007    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X43Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/debug_data_in_sync1_reg[5]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.367ns (57.835%)  route 0.268ns (42.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -3.941ns
    Source Clock Delay      (SCD):    -3.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.559    -3.508    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X70Y48         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.367    -3.141 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]/Q
                         net (fo=2, routed)           0.268    -2.873    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[14]
    SLICE_X70Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.734    -3.941    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X70Y49         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.367ns (56.595%)  route 0.281ns (43.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -3.946ns
    Source Clock Delay      (SCD):    -3.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.553    -3.514    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X55Y45         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.367    -3.147 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.281    -2.865    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/en_adv_trigger_1
    SLICE_X57Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.729    -3.946    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X57Y44         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/en_adv_trigger_2_reg/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.367ns (55.117%)  route 0.299ns (44.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -3.948ns
    Source Clock Delay      (SCD):    -3.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.552    -3.515    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X57Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.367    -3.148 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.299    -2.849    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X57Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.727    -3.948    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X57Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -3.944ns
    Source Clock Delay      (SCD):    -3.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.556    -3.511    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X63Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.367    -3.144 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -2.845    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X63Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.731    -3.944    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X63Y43         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.337ns (49.927%)  route 0.338ns (50.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -3.948ns
    Source Clock Delay      (SCD):    -3.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.552    -3.515    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X57Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.337    -3.178 r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.338    -2.840    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X57Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.306     1.306    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.727    -3.948    UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X57Y40         FDRE                                         r  UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_1

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.456ns (22.102%)  route 1.607ns (77.898%))
  Logic Levels:           0  
  Clock Path Skew:        -7.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.532ns
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.641     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X52Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.607     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X56Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.536    -3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X56Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.985ns  (logic 1.344ns (67.704%)  route 0.641ns (32.296%))
  Logic Levels:           0  
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.591ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.641     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X45Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.477    -3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 1.336ns (67.776%)  route 0.635ns (32.224%))
  Logic Levels:           0  
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.591ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.635     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X45Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.477    -3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.963ns  (logic 1.343ns (68.424%)  route 0.620ns (31.576%))
  Logic Levels:           0  
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.591ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.620     6.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X44Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.477    -3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 1.314ns (67.407%)  route 0.635ns (32.593%))
  Logic Levels:           0  
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.591ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.635     6.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X44Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.477    -3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.926ns  (logic 1.309ns (67.953%)  route 0.617ns (32.047%))
  Logic Levels:           0  
  Clock Path Skew:        -7.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.590ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.617     5.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X42Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.478    -3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X42Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 1.317ns (68.537%)  route 0.605ns (31.463%))
  Logic Levels:           0  
  Clock Path Skew:        -7.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.590ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.605     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.478    -3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.868ns  (logic 1.343ns (71.913%)  route 0.525ns (28.087%))
  Logic Levels:           0  
  Clock Path Skew:        -7.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.590ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.525     5.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.478    -3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 1.343ns (72.656%)  route 0.505ns (27.344%))
  Logic Levels:           0  
  Clock Path Skew:        -7.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.590ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.505     5.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.478    -3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 1.344ns (73.499%)  route 0.485ns (26.501%))
  Logic Levels:           0  
  Clock Path Skew:        -7.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.590ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.485     5.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.478    -3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.514%)  route 0.113ns (44.486%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X52Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.113     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X51Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.819    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.768%)  route 0.134ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X52Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.128     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.134     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.819    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.740%)  route 0.135ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X52Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.128     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.135     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.819    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.983%)  route 0.125ns (47.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X52Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.819    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.665%)  route 0.132ns (48.335%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X52Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.132     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.819    -0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.751%)  route 0.119ns (48.249%))
  Logic Levels:           0  
  Clock Path Skew:        -2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.119     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X66Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X66Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        -2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.119     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X66Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.847    -0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X66Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.696%)  route 0.120ns (48.304%))
  Logic Levels:           0  
  Clock Path Skew:        -2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.120     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X66Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.847    -0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X66Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.480%)  route 0.121ns (48.520%))
  Logic Levels:           0  
  Clock Path Skew:        -2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.121     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X67Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.847    -0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X67Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.422%)  route 0.121ns (48.577%))
  Logic Levels:           0  
  Clock Path Skew:        -2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.121     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X66Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.847    -0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X66Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.204ns (17.721%)  route 0.947ns (82.279%))
  Logic Levels:           0  
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.947     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y53         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.204ns (17.721%)  route 0.947ns (82.279%))
  Logic Levels:           0  
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.947     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X63Y53         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.204ns (21.031%)  route 0.766ns (78.969%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.766     0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X53Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X53Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.204ns (21.031%)  route 0.766ns (78.969%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.766     0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X53Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X53Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.204ns (21.031%)  route 0.766ns (78.969%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.766     0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X53Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X53Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.595ns (64.106%)  route 0.333ns (35.894%))
  Logic Levels:           0  
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.820    -0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y54         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.333     0.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X55Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.595ns (65.169%)  route 0.318ns (34.831%))
  Logic Levels:           0  
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.820    -0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.318     0.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X51Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.480ns (53.588%)  route 0.416ns (46.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.820    -0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y54         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480    -0.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.416     0.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X51Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.204ns (23.548%)  route 0.662ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.662     0.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X51Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X51Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.204ns (23.548%)  route 0.662ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481     0.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.846    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X58Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.204    -0.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.662     0.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X51Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X51Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        7.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    -3.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.536    -3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X56Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.337    -3.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.285    -2.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.713     4.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        7.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    -3.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.538    -3.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X60Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.337    -3.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285    -2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X60Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714     4.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X60Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        7.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    -3.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.539    -3.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X60Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.337    -3.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X60Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X60Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        7.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    -3.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.535    -3.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X61Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.337    -3.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.320    -2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X61Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.712     4.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X61Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        7.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    -3.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.536    -3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.385    -3.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.279    -2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X58Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.713     4.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X58Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.367ns (47.191%)  route 0.411ns (52.809%))
  Logic Levels:           0  
  Clock Path Skew:        7.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    -3.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.476    -3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.367    -3.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.411    -2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.337ns (44.826%)  route 0.415ns (55.174%))
  Logic Levels:           0  
  Clock Path Skew:        7.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    -3.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.537    -3.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.337    -3.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.415    -2.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.418ns (50.393%)  route 0.411ns (49.607%))
  Logic Levels:           0  
  Clock Path Skew:        7.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    -3.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.476    -3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.418    -3.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.411    -2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.337ns (43.629%)  route 0.435ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        7.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    -3.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.535    -3.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X60Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.337    -3.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.435    -2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X60Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.712     4.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X60Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.632ns period=5.263ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        7.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    -3.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.536    -3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X57Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.337    -3.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.439    -2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X57Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.713     4.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X57Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    H16                  IBUF                         0.000    20.000 f  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.507    20.507    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727    17.780 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592    18.372    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    18.401 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkf_buf/O
                         net (fo=1, routed)           0.864    19.265    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.241     1.241    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -6.791 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -5.071    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    -4.980 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -3.362    UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 0.029ns (1.660%)  route 1.718ns (98.340%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           0.481    25.481    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.903    22.578 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.768    23.346    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    23.375 f  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkf_buf/O
                         net (fo=1, routed)           0.950    24.325    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkfbout_buf_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.091ns (2.339%)  route 3.799ns (97.661%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  UART_Transfer_i/clock_out_top_0/U0/ibuf_inst/O
                         net (fo=2, routed)           1.181     1.181    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.346    -7.165 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.007    -5.158    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -5.067 r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkf_buf/O
                         net (fo=1, routed)           1.792    -3.275    UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkfbout_buf_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 0.372ns (7.616%)  route 4.513ns (92.384%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.776     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     4.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 0.372ns (7.616%)  route 4.513ns (92.384%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.776     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     4.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 0.372ns (7.616%)  route 4.513ns (92.384%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.776     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     4.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 0.372ns (7.616%)  route 4.513ns (92.384%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.776     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     4.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 0.372ns (7.616%)  route 4.513ns (92.384%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.776     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     4.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 0.372ns (7.616%)  route 4.513ns (92.384%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.776     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X57Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.952     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.472     4.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.153ns (3.617%)  route 4.076ns (96.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.368     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.153     2.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.708     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X58Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.153ns (3.617%)  route 4.076ns (96.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.368     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.153     2.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.708     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X58Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.153ns (3.617%)  route 4.076ns (96.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.368     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.153     2.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.708     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X58Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.153ns (3.617%)  route 4.076ns (96.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.368     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.153     2.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.708     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.045ns (9.746%)  route 0.417ns (90.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.417     0.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     0.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X65Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.000ns (0.000%)  route 0.475ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.475     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.000ns (0.000%)  route 0.475ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.475     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.000ns (0.000%)  route 0.475ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.475     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y72         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y72         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.000ns (0.000%)  route 0.475ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.475     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.000ns (0.000%)  route 0.513ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.513     0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.000ns (0.000%)  route 0.513ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.513     0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.000ns (0.000%)  route 0.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.530     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.000ns (0.000%)  route 0.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.530     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.000ns (0.000%)  route 0.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.530     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X58Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





