{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521737660567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521737660572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 12:54:20 2018 " "Processing started: Thu Mar 22 12:54:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521737660572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737660572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737660572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521737660767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(348) " "Verilog HDL information at proj.v(348): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 348 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521737669263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(568) " "Verilog HDL information at proj.v(568): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521737669263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.v 6 6 " "Found 6 design units, including 6 entities, in source file proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669265 ""} { "Info" "ISGN_ENTITY_NAME" "2 scoreCounter " "Found entity 2: scoreCounter" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669265 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669265 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669265 ""} { "Info" "ISGN_ENTITY_NAME" "5 RateDividerForCar " "Found entity 5: RateDividerForCar" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669265 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex_display " "Found entity 6: hex_display" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521737669329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 proj.v(75) " "Verilog HDL assignment warning at proj.v(75): truncated value with size 2 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737669332 "|proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 proj.v(76) " "Verilog HDL assignment warning at proj.v(76): truncated value with size 2 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737669332 "|proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 proj.v(77) " "Verilog HDL assignment warning at proj.v(77): truncated value with size 2 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737669332 "|proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "proj.v" "VGA" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737669555 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521737669555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669603 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/courses/courses/cscb58w18/sunyuan8/schematic/black.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /courses/courses/cscb58w18/sunyuan8/schematic/black.mif -- setting all initial values to 0" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 213 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1521737669655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737669875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737669875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737669987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521737670076 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521737670076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "proj.v" "d0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "proj.v" "c0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj.v(565) " "Verilog HDL assignment warning at proj.v(565): truncated value with size 32 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next proj.v(568) " "Verilog HDL Always Construct warning at proj.v(568): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proj.v(606) " "Verilog HDL Case Statement warning at proj.v(606): incomplete case statement has no default case item" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 606 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proj.v(606) " "Verilog HDL Case Statement information at proj.v(606): all case item expressions in this case statement are onehot" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 606 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.cleanUp proj.v(568) " "Inferred latch for \"next.cleanUp\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.after_drawing proj.v(568) " "Inferred latch for \"next.after_drawing\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.temp_selecting_state proj.v(568) " "Inferred latch for \"next.temp_selecting_state\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_up proj.v(568) " "Inferred latch for \"next.print_up\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_down proj.v(568) " "Inferred latch for \"next.print_down\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_left proj.v(568) " "Inferred latch for \"next.print_left\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_right proj.v(568) " "Inferred latch for \"next.print_right\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.clear_all proj.v(568) " "Inferred latch for \"next.clear_all\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_LOAD_Y proj.v(568) " "Inferred latch for \"next.S_LOAD_Y\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_WAIT_Y proj.v(568) " "Inferred latch for \"next.S_WAIT_Y\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_LOAD_X proj.v(568) " "Inferred latch for \"next.S_LOAD_X\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_CLEAR proj.v(568) " "Inferred latch for \"next.S_CLEAR\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670125 "|proj|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDividerForCar control:c0\|RateDividerForCar:player_counter1 " "Elaborating entity \"RateDividerForCar\" for hierarchy \"control:c0\|RateDividerForCar:player_counter1\"" {  } { { "proj.v" "player_counter1" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreCounter scoreCounter:player_and_car0 " "Elaborating entity \"scoreCounter\" for hierarchy \"scoreCounter:player_and_car0\"" {  } { { "proj.v" "player_and_car0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670150 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score proj.v(496) " "Verilog HDL Always Construct warning at proj.v(496): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 496 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521737670152 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] proj.v(501) " "Inferred latch for \"score\[0\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670152 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] proj.v(501) " "Inferred latch for \"score\[1\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670152 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] proj.v(501) " "Inferred latch for \"score\[2\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] proj.v(501) " "Inferred latch for \"score\[3\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] proj.v(501) " "Inferred latch for \"score\[4\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] proj.v(501) " "Inferred latch for \"score\[5\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] proj.v(501) " "Inferred latch for \"score\[6\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] proj.v(501) " "Inferred latch for \"score\[7\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] proj.v(501) " "Inferred latch for \"score\[8\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] proj.v(501) " "Inferred latch for \"score\[9\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 "|proj|scoreCounter:player_and_car0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:first_digit " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:first_digit\"" {  } { { "proj.v" "first_digit" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737670153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_12_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.after_drawing_303 " "LATCH primitive \"control:car_12_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.clear_all_381 " "LATCH primitive \"control:car_12_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_12_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_12_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_12_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_12_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_12_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_11_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.after_drawing_303 " "LATCH primitive \"control:car_11_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.clear_all_381 " "LATCH primitive \"control:car_11_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_11_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_11_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_11_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_11_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_11_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_10_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.after_drawing_303 " "LATCH primitive \"control:car_10_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.clear_all_381 " "LATCH primitive \"control:car_10_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_10_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_10_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_10_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_10_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_10_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_9_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.after_drawing_303 " "LATCH primitive \"control:car_9_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.clear_all_381 " "LATCH primitive \"control:car_9_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_9_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_9_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_9_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_9_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_9_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_8_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.after_drawing_303 " "LATCH primitive \"control:car_8_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.clear_all_381 " "LATCH primitive \"control:car_8_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_8_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_8_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_8_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_8_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_8_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_7_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.after_drawing_303 " "LATCH primitive \"control:car_7_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.clear_all_381 " "LATCH primitive \"control:car_7_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_7_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_7_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_7_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_7_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_7_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_6_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.after_drawing_303 " "LATCH primitive \"control:car_6_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.clear_all_381 " "LATCH primitive \"control:car_6_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_6_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_6_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_6_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_6_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_6_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_5_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.after_drawing_303 " "LATCH primitive \"control:car_5_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.clear_all_381 " "LATCH primitive \"control:car_5_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_5_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_5_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_5_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_5_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_5_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_4_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.after_drawing_303 " "LATCH primitive \"control:car_4_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.clear_all_381 " "LATCH primitive \"control:car_4_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_4_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_4_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_4_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_4_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_4_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_3_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.after_drawing_303 " "LATCH primitive \"control:car_3_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.clear_all_381 " "LATCH primitive \"control:car_3_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_3_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_3_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_3_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_3_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_3_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_2_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.after_drawing_303 " "LATCH primitive \"control:car_2_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.clear_all_381 " "LATCH primitive \"control:car_2_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_2_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_2_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_2_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_2_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_2_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_1_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.after_drawing_303 " "LATCH primitive \"control:car_1_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.clear_all_381 " "LATCH primitive \"control:car_1_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_1_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_1_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_1_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_1_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_1_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.temp_selecting_state_318 " "LATCH primitive \"control:car_0_c\|next.temp_selecting_state_318\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.after_drawing_303 " "LATCH primitive \"control:car_0_c\|next.after_drawing_303\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.clear_all_381 " "LATCH primitive \"control:car_0_c\|next.clear_all_381\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.S_LOAD_Y_396 " "LATCH primitive \"control:car_0_c\|next.S_LOAD_Y_396\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.S_WAIT_Y_411 " "LATCH primitive \"control:car_0_c\|next.S_WAIT_Y_411\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.S_LOAD_X_426 " "LATCH primitive \"control:car_0_c\|next.S_LOAD_X_426\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:car_0_c\|next.S_CLEAR_441 " "LATCH primitive \"control:car_0_c\|next.S_CLEAR_441\" is permanently enabled" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521737670444 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hex_display:first_digit\|Ram1 " "RAM logic \"hex_display:first_digit\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "proj.v" "Ram1" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 791 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1521737670745 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hex_display:first_digit\|Ram0 " "RAM logic \"hex_display:first_digit\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "proj.v" "Ram0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 791 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1521737670745 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1521737670745 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521737671127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scoreCounter:player_and_car0\|score\[0\] " "Latch scoreCounter:player_and_car0\|score\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|y\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 681 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scoreCounter:player_and_car0\|score\[1\] " "Latch scoreCounter:player_and_car0\|score\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|y\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 681 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scoreCounter:player_and_car0\|score\[2\] " "Latch scoreCounter:player_and_car0\|score\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|y\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 681 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scoreCounter:player_and_car0\|score\[3\] " "Latch scoreCounter:player_and_car0\|score\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|y\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 681 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scoreCounter:player_and_car0\|score\[4\] " "Latch scoreCounter:player_and_car0\|score\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d0\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:d0\|y\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 681 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next.clear_all_381 " "Latch control:c0\|next.clear_all_381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next.S_LOAD_Y_396 " "Latch control:c0\|next.S_LOAD_Y_396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521737671152 ""}  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521737671152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521737671491 "|proj|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521737671491 "|proj|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521737671491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521737671559 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "121 " "121 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521737672239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w18/sunyuan8/schematic/output_files/proj.map.smsg " "Generated suppressed messages file /courses/courses/cscb58w18/sunyuan8/schematic/output_files/proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737672343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521737672576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737672576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521737672759 "|proj|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521737672759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "862 " "Implemented 862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521737672759 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521737672759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "788 " "Implemented 788 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521737672759 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521737672759 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521737672759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521737672759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1289 " "Peak virtual memory: 1289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521737672820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 12:54:32 2018 " "Processing ended: Thu Mar 22 12:54:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521737672820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521737672820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521737672820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737672820 ""}
