# TCL File Generated by Component Editor 16.1
# Thu Aug 03 15:26:46 BRT 2017
# DO NOT MODIFY


# 
# Pattern_Generator "PGEN" v1.0
#  2017.08.03.15:26:46
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Pattern_Generator
# 
set_module_property DESCRIPTION ""
set_module_property NAME Pattern_Generator
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME PGEN
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pgen_component_ent
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file PGEN_AVALON_MM_PKG.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_MM_PKG.vhd
add_fileset_file PGEN_MM_REGISTERS_PKG.vhd VHDL PATH Pattern_Generator/REGISTERS/PGEN_MM_REGISTERS_PKG.vhd
add_fileset_file PGEN_AVALON_BURST_PKG.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_BURST_PKG.vhd
add_fileset_file PGEN_BURST_REGISTERS_PKG.vhd VHDL PATH Pattern_Generator/REGISTERS/PGEN_BURST_REGISTERS_PKG.vhd
add_fileset_file PGEN_PIPELINE_FIFO_PKG.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_PIPELINE_FIFO_PKG.vhd
add_fileset_file PGEN_CONTROLLER_PKG.vhd VHDL PATH Pattern_Generator/CONTROLLER/PGEN_CONTROLLER_PKG.vhd
add_fileset_file PGEN_PATTERN_PKG.vhd VHDL PATH Pattern_Generator/CONTROLLER/PGEN_PATTERN_PKG.vhd
add_fileset_file PGEN_DATA_FIFO_PKG.vhd VHDL PATH Pattern_Generator/DATA_FIFO/PGEN_DATA_FIFO_PKG.vhd
add_fileset_file PGEN_AVALON_MM_READ.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_MM_READ.vhd
add_fileset_file PGEN_AVALON_MM_WRITE.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_MM_WRITE.vhd
add_fileset_file pipeline_sc_fifo.vhd VHDL PATH Pattern_Generator/AVALON/altera_ipcore/scfifo/pipeline_sc_fifo/pipeline_sc_fifo.vhd
add_fileset_file PGEN_AVALON_BURST_READ.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_BURST_READ.vhd
add_fileset_file data_sc_fifo.vhd VHDL PATH Pattern_Generator/DATA_FIFO/altera_ipcore/scfifo/data_sc_fifo/data_sc_fifo.vhd
add_fileset_file PGEN_CONTROLLER.vhd VHDL PATH Pattern_Generator/CONTROLLER/PGEN_CONTROLLER.vhd
add_fileset_file PGEN_TOPFILE.vhd VHDL PATH Pattern_Generator/PGEN_TOPFILE.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL pgen_component_ent
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file PGEN_AVALON_MM_PKG.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_MM_PKG.vhd
add_fileset_file PGEN_MM_REGISTERS_PKG.vhd VHDL PATH Pattern_Generator/REGISTERS/PGEN_MM_REGISTERS_PKG.vhd
add_fileset_file PGEN_AVALON_BURST_PKG.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_BURST_PKG.vhd
add_fileset_file PGEN_BURST_REGISTERS_PKG.vhd VHDL PATH Pattern_Generator/REGISTERS/PGEN_BURST_REGISTERS_PKG.vhd
add_fileset_file PGEN_PIPELINE_FIFO_PKG.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_PIPELINE_FIFO_PKG.vhd
add_fileset_file PGEN_CONTROLLER_PKG.vhd VHDL PATH Pattern_Generator/CONTROLLER/PGEN_CONTROLLER_PKG.vhd
add_fileset_file PGEN_PATTERN_PKG.vhd VHDL PATH Pattern_Generator/CONTROLLER/PGEN_PATTERN_PKG.vhd
add_fileset_file PGEN_DATA_FIFO_PKG.vhd VHDL PATH Pattern_Generator/DATA_FIFO/PGEN_DATA_FIFO_PKG.vhd
add_fileset_file PGEN_AVALON_MM_READ.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_MM_READ.vhd
add_fileset_file PGEN_AVALON_MM_WRITE.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_MM_WRITE.vhd
add_fileset_file pipeline_sc_fifo.vhd VHDL PATH Pattern_Generator/AVALON/altera_ipcore/scfifo/pipeline_sc_fifo/pipeline_sc_fifo.vhd
add_fileset_file PGEN_AVALON_BURST_READ.vhd VHDL PATH Pattern_Generator/AVALON/PGEN_AVALON_BURST_READ.vhd
add_fileset_file data_sc_fifo.vhd VHDL PATH Pattern_Generator/DATA_FIFO/altera_ipcore/scfifo/data_sc_fifo/data_sc_fifo.vhd
add_fileset_file PGEN_CONTROLLER.vhd VHDL PATH Pattern_Generator/CONTROLLER/PGEN_CONTROLLER.vhd
add_fileset_file PGEN_TOPFILE.vhd VHDL PATH Pattern_Generator/PGEN_TOPFILE.vhd TOP_LEVEL_FILE

# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 100000000
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink_clk100 clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1


# 
# connection point avalon_mm_data_slave
# 
add_interface avalon_mm_data_slave avalon end
set_interface_property avalon_mm_data_slave addressUnits WORDS
set_interface_property avalon_mm_data_slave associatedClock clock_sink
set_interface_property avalon_mm_data_slave associatedReset reset_sink
set_interface_property avalon_mm_data_slave bitsPerSymbol 8
set_interface_property avalon_mm_data_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_data_slave burstcountUnits WORDS
set_interface_property avalon_mm_data_slave explicitAddressSpan 0
set_interface_property avalon_mm_data_slave holdTime 0
set_interface_property avalon_mm_data_slave linewrapBursts false
set_interface_property avalon_mm_data_slave maximumPendingReadTransactions 16
set_interface_property avalon_mm_data_slave maximumPendingWriteTransactions 0
set_interface_property avalon_mm_data_slave readLatency 0
set_interface_property avalon_mm_data_slave readWaitTime 1
set_interface_property avalon_mm_data_slave setupTime 0
set_interface_property avalon_mm_data_slave timingUnits Cycles
set_interface_property avalon_mm_data_slave writeWaitTime 0
set_interface_property avalon_mm_data_slave ENABLED true
set_interface_property avalon_mm_data_slave EXPORT_OF ""
set_interface_property avalon_mm_data_slave PORT_NAME_MAP ""
set_interface_property avalon_mm_data_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_data_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_data_slave avalon_mm_data_slave_address address Input 26
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_read read Input 1
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_readdata readdata Output 64
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_waitrequest waitrequest Output 1
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_burstcount burstcount Input 8
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_byteenable byteenable Input 8
add_interface_port avalon_mm_data_slave avalon_mm_data_slave_readdatavalid readdatavalid Output 1
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_data_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_mm_registers_slave
# 
add_interface avalon_mm_registers_slave avalon end
set_interface_property avalon_mm_registers_slave addressUnits WORDS
set_interface_property avalon_mm_registers_slave associatedClock clock_sink
set_interface_property avalon_mm_registers_slave associatedReset reset_sink
set_interface_property avalon_mm_registers_slave bitsPerSymbol 8
set_interface_property avalon_mm_registers_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_registers_slave burstcountUnits WORDS
set_interface_property avalon_mm_registers_slave explicitAddressSpan 0
set_interface_property avalon_mm_registers_slave holdTime 0
set_interface_property avalon_mm_registers_slave linewrapBursts false
set_interface_property avalon_mm_registers_slave maximumPendingReadTransactions 0
set_interface_property avalon_mm_registers_slave maximumPendingWriteTransactions 0
set_interface_property avalon_mm_registers_slave readLatency 0
set_interface_property avalon_mm_registers_slave readWaitTime 1
set_interface_property avalon_mm_registers_slave setupTime 0
set_interface_property avalon_mm_registers_slave timingUnits Cycles
set_interface_property avalon_mm_registers_slave writeWaitTime 0
set_interface_property avalon_mm_registers_slave ENABLED true
set_interface_property avalon_mm_registers_slave EXPORT_OF ""
set_interface_property avalon_mm_registers_slave PORT_NAME_MAP ""
set_interface_property avalon_mm_registers_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_registers_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_address address Input 8
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_write write Input 1
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_writedata writedata Input 32
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_read read Input 1
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_readdata readdata Output 32
add_interface_port avalon_mm_registers_slave avalon_mm_registers_slave_waitrequest waitrequest Output 1
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_registers_slave embeddedsw.configuration.isPrintableDevice 0

