
DS18B20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069b8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08006a78  08006a78  00016a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006e50  08006e50  00016e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006e58  08006e58  00016e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006e5c  08006e5c  00016e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000674  20000000  08006e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002b8  20000674  080074d4  00020674  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000092c  080074d4  0002092c  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020674  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013f04  00000000  00000000  0002069c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000297c  00000000  00000000  000345a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007cc3  00000000  00000000  00036f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009b0  00000000  00000000  0003ebe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ec8  00000000  00000000  0003f590  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005b31  00000000  00000000  00040458  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000037fe  00000000  00000000  00045f89  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00049787  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002758  00000000  00000000  00049804  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000674 	.word	0x20000674
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006a60 	.word	0x08006a60

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000678 	.word	0x20000678
 8000104:	08006a60 	.word	0x08006a60

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_uhi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5a09      	ldrh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c10      	adds	r0, r2, #0
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	1c19      	adds	r1, r3, #0
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f000 fff5 	bl	8001440 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 ff4f 	bl	8001304 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffe7 	bl	8001440 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ffdd 	bl	8001440 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff6f 	bl	8001378 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 ff65 	bl	8001378 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_uldivmod>:
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d111      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	d10f      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c4:	2900      	cmp	r1, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_uldivmod+0xe>
 80004c8:	2800      	cmp	r0, #0
 80004ca:	d002      	beq.n	80004d2 <__aeabi_uldivmod+0x16>
 80004cc:	2100      	movs	r1, #0
 80004ce:	43c9      	mvns	r1, r1
 80004d0:	1c08      	adds	r0, r1, #0
 80004d2:	b407      	push	{r0, r1, r2}
 80004d4:	4802      	ldr	r0, [pc, #8]	; (80004e0 <__aeabi_uldivmod+0x24>)
 80004d6:	a102      	add	r1, pc, #8	; (adr r1, 80004e0 <__aeabi_uldivmod+0x24>)
 80004d8:	1840      	adds	r0, r0, r1
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	bd03      	pop	{r0, r1, pc}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	ffffff5d 	.word	0xffffff5d
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f806 	bl	80004fc <__udivmoddi4>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			; (mov r8, r8)

080004fc <__udivmoddi4>:
 80004fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fe:	4657      	mov	r7, sl
 8000500:	464e      	mov	r6, r9
 8000502:	4645      	mov	r5, r8
 8000504:	46de      	mov	lr, fp
 8000506:	b5e0      	push	{r5, r6, r7, lr}
 8000508:	0004      	movs	r4, r0
 800050a:	b083      	sub	sp, #12
 800050c:	000d      	movs	r5, r1
 800050e:	4692      	mov	sl, r2
 8000510:	4699      	mov	r9, r3
 8000512:	428b      	cmp	r3, r1
 8000514:	d82f      	bhi.n	8000576 <__udivmoddi4+0x7a>
 8000516:	d02c      	beq.n	8000572 <__udivmoddi4+0x76>
 8000518:	4649      	mov	r1, r9
 800051a:	4650      	mov	r0, sl
 800051c:	f001 fe74 	bl	8002208 <__clzdi2>
 8000520:	0029      	movs	r1, r5
 8000522:	0006      	movs	r6, r0
 8000524:	0020      	movs	r0, r4
 8000526:	f001 fe6f 	bl	8002208 <__clzdi2>
 800052a:	1a33      	subs	r3, r6, r0
 800052c:	4698      	mov	r8, r3
 800052e:	3b20      	subs	r3, #32
 8000530:	469b      	mov	fp, r3
 8000532:	d500      	bpl.n	8000536 <__udivmoddi4+0x3a>
 8000534:	e074      	b.n	8000620 <__udivmoddi4+0x124>
 8000536:	4653      	mov	r3, sl
 8000538:	465a      	mov	r2, fp
 800053a:	4093      	lsls	r3, r2
 800053c:	001f      	movs	r7, r3
 800053e:	4653      	mov	r3, sl
 8000540:	4642      	mov	r2, r8
 8000542:	4093      	lsls	r3, r2
 8000544:	001e      	movs	r6, r3
 8000546:	42af      	cmp	r7, r5
 8000548:	d829      	bhi.n	800059e <__udivmoddi4+0xa2>
 800054a:	d026      	beq.n	800059a <__udivmoddi4+0x9e>
 800054c:	465b      	mov	r3, fp
 800054e:	1ba4      	subs	r4, r4, r6
 8000550:	41bd      	sbcs	r5, r7
 8000552:	2b00      	cmp	r3, #0
 8000554:	da00      	bge.n	8000558 <__udivmoddi4+0x5c>
 8000556:	e079      	b.n	800064c <__udivmoddi4+0x150>
 8000558:	2200      	movs	r2, #0
 800055a:	2300      	movs	r3, #0
 800055c:	9200      	str	r2, [sp, #0]
 800055e:	9301      	str	r3, [sp, #4]
 8000560:	2301      	movs	r3, #1
 8000562:	465a      	mov	r2, fp
 8000564:	4093      	lsls	r3, r2
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	2301      	movs	r3, #1
 800056a:	4642      	mov	r2, r8
 800056c:	4093      	lsls	r3, r2
 800056e:	9300      	str	r3, [sp, #0]
 8000570:	e019      	b.n	80005a6 <__udivmoddi4+0xaa>
 8000572:	4282      	cmp	r2, r0
 8000574:	d9d0      	bls.n	8000518 <__udivmoddi4+0x1c>
 8000576:	2200      	movs	r2, #0
 8000578:	2300      	movs	r3, #0
 800057a:	9200      	str	r2, [sp, #0]
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <__udivmoddi4+0x8c>
 8000584:	601c      	str	r4, [r3, #0]
 8000586:	605d      	str	r5, [r3, #4]
 8000588:	9800      	ldr	r0, [sp, #0]
 800058a:	9901      	ldr	r1, [sp, #4]
 800058c:	b003      	add	sp, #12
 800058e:	bc3c      	pop	{r2, r3, r4, r5}
 8000590:	4690      	mov	r8, r2
 8000592:	4699      	mov	r9, r3
 8000594:	46a2      	mov	sl, r4
 8000596:	46ab      	mov	fp, r5
 8000598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800059a:	42a3      	cmp	r3, r4
 800059c:	d9d6      	bls.n	800054c <__udivmoddi4+0x50>
 800059e:	2200      	movs	r2, #0
 80005a0:	2300      	movs	r3, #0
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	4643      	mov	r3, r8
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d0e8      	beq.n	800057e <__udivmoddi4+0x82>
 80005ac:	07fb      	lsls	r3, r7, #31
 80005ae:	0872      	lsrs	r2, r6, #1
 80005b0:	431a      	orrs	r2, r3
 80005b2:	4646      	mov	r6, r8
 80005b4:	087b      	lsrs	r3, r7, #1
 80005b6:	e00e      	b.n	80005d6 <__udivmoddi4+0xda>
 80005b8:	42ab      	cmp	r3, r5
 80005ba:	d101      	bne.n	80005c0 <__udivmoddi4+0xc4>
 80005bc:	42a2      	cmp	r2, r4
 80005be:	d80c      	bhi.n	80005da <__udivmoddi4+0xde>
 80005c0:	1aa4      	subs	r4, r4, r2
 80005c2:	419d      	sbcs	r5, r3
 80005c4:	2001      	movs	r0, #1
 80005c6:	1924      	adds	r4, r4, r4
 80005c8:	416d      	adcs	r5, r5
 80005ca:	2100      	movs	r1, #0
 80005cc:	3e01      	subs	r6, #1
 80005ce:	1824      	adds	r4, r4, r0
 80005d0:	414d      	adcs	r5, r1
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d006      	beq.n	80005e4 <__udivmoddi4+0xe8>
 80005d6:	42ab      	cmp	r3, r5
 80005d8:	d9ee      	bls.n	80005b8 <__udivmoddi4+0xbc>
 80005da:	3e01      	subs	r6, #1
 80005dc:	1924      	adds	r4, r4, r4
 80005de:	416d      	adcs	r5, r5
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d1f8      	bne.n	80005d6 <__udivmoddi4+0xda>
 80005e4:	465b      	mov	r3, fp
 80005e6:	9800      	ldr	r0, [sp, #0]
 80005e8:	9901      	ldr	r1, [sp, #4]
 80005ea:	1900      	adds	r0, r0, r4
 80005ec:	4169      	adcs	r1, r5
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	db22      	blt.n	8000638 <__udivmoddi4+0x13c>
 80005f2:	002b      	movs	r3, r5
 80005f4:	465a      	mov	r2, fp
 80005f6:	40d3      	lsrs	r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	4644      	mov	r4, r8
 80005fc:	40e2      	lsrs	r2, r4
 80005fe:	001c      	movs	r4, r3
 8000600:	465b      	mov	r3, fp
 8000602:	0015      	movs	r5, r2
 8000604:	2b00      	cmp	r3, #0
 8000606:	db2c      	blt.n	8000662 <__udivmoddi4+0x166>
 8000608:	0026      	movs	r6, r4
 800060a:	409e      	lsls	r6, r3
 800060c:	0033      	movs	r3, r6
 800060e:	0026      	movs	r6, r4
 8000610:	4647      	mov	r7, r8
 8000612:	40be      	lsls	r6, r7
 8000614:	0032      	movs	r2, r6
 8000616:	1a80      	subs	r0, r0, r2
 8000618:	4199      	sbcs	r1, r3
 800061a:	9000      	str	r0, [sp, #0]
 800061c:	9101      	str	r1, [sp, #4]
 800061e:	e7ae      	b.n	800057e <__udivmoddi4+0x82>
 8000620:	4642      	mov	r2, r8
 8000622:	2320      	movs	r3, #32
 8000624:	1a9b      	subs	r3, r3, r2
 8000626:	4652      	mov	r2, sl
 8000628:	40da      	lsrs	r2, r3
 800062a:	4641      	mov	r1, r8
 800062c:	0013      	movs	r3, r2
 800062e:	464a      	mov	r2, r9
 8000630:	408a      	lsls	r2, r1
 8000632:	0017      	movs	r7, r2
 8000634:	431f      	orrs	r7, r3
 8000636:	e782      	b.n	800053e <__udivmoddi4+0x42>
 8000638:	4642      	mov	r2, r8
 800063a:	2320      	movs	r3, #32
 800063c:	1a9b      	subs	r3, r3, r2
 800063e:	002a      	movs	r2, r5
 8000640:	4646      	mov	r6, r8
 8000642:	409a      	lsls	r2, r3
 8000644:	0023      	movs	r3, r4
 8000646:	40f3      	lsrs	r3, r6
 8000648:	4313      	orrs	r3, r2
 800064a:	e7d5      	b.n	80005f8 <__udivmoddi4+0xfc>
 800064c:	4642      	mov	r2, r8
 800064e:	2320      	movs	r3, #32
 8000650:	2100      	movs	r1, #0
 8000652:	1a9b      	subs	r3, r3, r2
 8000654:	2200      	movs	r2, #0
 8000656:	9100      	str	r1, [sp, #0]
 8000658:	9201      	str	r2, [sp, #4]
 800065a:	2201      	movs	r2, #1
 800065c:	40da      	lsrs	r2, r3
 800065e:	9201      	str	r2, [sp, #4]
 8000660:	e782      	b.n	8000568 <__udivmoddi4+0x6c>
 8000662:	4642      	mov	r2, r8
 8000664:	2320      	movs	r3, #32
 8000666:	0026      	movs	r6, r4
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	40de      	lsrs	r6, r3
 800066c:	002f      	movs	r7, r5
 800066e:	46b4      	mov	ip, r6
 8000670:	4097      	lsls	r7, r2
 8000672:	4666      	mov	r6, ip
 8000674:	003b      	movs	r3, r7
 8000676:	4333      	orrs	r3, r6
 8000678:	e7c9      	b.n	800060e <__udivmoddi4+0x112>
 800067a:	46c0      	nop			; (mov r8, r8)

0800067c <__aeabi_dadd>:
 800067c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800067e:	4645      	mov	r5, r8
 8000680:	46de      	mov	lr, fp
 8000682:	4657      	mov	r7, sl
 8000684:	464e      	mov	r6, r9
 8000686:	030c      	lsls	r4, r1, #12
 8000688:	b5e0      	push	{r5, r6, r7, lr}
 800068a:	004e      	lsls	r6, r1, #1
 800068c:	0fc9      	lsrs	r1, r1, #31
 800068e:	4688      	mov	r8, r1
 8000690:	000d      	movs	r5, r1
 8000692:	0a61      	lsrs	r1, r4, #9
 8000694:	0f44      	lsrs	r4, r0, #29
 8000696:	430c      	orrs	r4, r1
 8000698:	00c7      	lsls	r7, r0, #3
 800069a:	0319      	lsls	r1, r3, #12
 800069c:	0058      	lsls	r0, r3, #1
 800069e:	0fdb      	lsrs	r3, r3, #31
 80006a0:	469b      	mov	fp, r3
 80006a2:	0a4b      	lsrs	r3, r1, #9
 80006a4:	0f51      	lsrs	r1, r2, #29
 80006a6:	430b      	orrs	r3, r1
 80006a8:	0d76      	lsrs	r6, r6, #21
 80006aa:	0d40      	lsrs	r0, r0, #21
 80006ac:	0019      	movs	r1, r3
 80006ae:	00d2      	lsls	r2, r2, #3
 80006b0:	45d8      	cmp	r8, fp
 80006b2:	d100      	bne.n	80006b6 <__aeabi_dadd+0x3a>
 80006b4:	e0ae      	b.n	8000814 <__aeabi_dadd+0x198>
 80006b6:	1a35      	subs	r5, r6, r0
 80006b8:	2d00      	cmp	r5, #0
 80006ba:	dc00      	bgt.n	80006be <__aeabi_dadd+0x42>
 80006bc:	e0f6      	b.n	80008ac <__aeabi_dadd+0x230>
 80006be:	2800      	cmp	r0, #0
 80006c0:	d10f      	bne.n	80006e2 <__aeabi_dadd+0x66>
 80006c2:	4313      	orrs	r3, r2
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x4c>
 80006c6:	e0db      	b.n	8000880 <__aeabi_dadd+0x204>
 80006c8:	1e6b      	subs	r3, r5, #1
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d000      	beq.n	80006d0 <__aeabi_dadd+0x54>
 80006ce:	e137      	b.n	8000940 <__aeabi_dadd+0x2c4>
 80006d0:	1aba      	subs	r2, r7, r2
 80006d2:	4297      	cmp	r7, r2
 80006d4:	41bf      	sbcs	r7, r7
 80006d6:	1a64      	subs	r4, r4, r1
 80006d8:	427f      	negs	r7, r7
 80006da:	1be4      	subs	r4, r4, r7
 80006dc:	2601      	movs	r6, #1
 80006de:	0017      	movs	r7, r2
 80006e0:	e024      	b.n	800072c <__aeabi_dadd+0xb0>
 80006e2:	4bc6      	ldr	r3, [pc, #792]	; (80009fc <__aeabi_dadd+0x380>)
 80006e4:	429e      	cmp	r6, r3
 80006e6:	d04d      	beq.n	8000784 <__aeabi_dadd+0x108>
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	041b      	lsls	r3, r3, #16
 80006ec:	4319      	orrs	r1, r3
 80006ee:	2d38      	cmp	r5, #56	; 0x38
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_dadd+0x78>
 80006f2:	e107      	b.n	8000904 <__aeabi_dadd+0x288>
 80006f4:	2d1f      	cmp	r5, #31
 80006f6:	dd00      	ble.n	80006fa <__aeabi_dadd+0x7e>
 80006f8:	e138      	b.n	800096c <__aeabi_dadd+0x2f0>
 80006fa:	2020      	movs	r0, #32
 80006fc:	1b43      	subs	r3, r0, r5
 80006fe:	469a      	mov	sl, r3
 8000700:	000b      	movs	r3, r1
 8000702:	4650      	mov	r0, sl
 8000704:	4083      	lsls	r3, r0
 8000706:	4699      	mov	r9, r3
 8000708:	0013      	movs	r3, r2
 800070a:	4648      	mov	r0, r9
 800070c:	40eb      	lsrs	r3, r5
 800070e:	4318      	orrs	r0, r3
 8000710:	0003      	movs	r3, r0
 8000712:	4650      	mov	r0, sl
 8000714:	4082      	lsls	r2, r0
 8000716:	1e50      	subs	r0, r2, #1
 8000718:	4182      	sbcs	r2, r0
 800071a:	40e9      	lsrs	r1, r5
 800071c:	431a      	orrs	r2, r3
 800071e:	1aba      	subs	r2, r7, r2
 8000720:	1a61      	subs	r1, r4, r1
 8000722:	4297      	cmp	r7, r2
 8000724:	41a4      	sbcs	r4, r4
 8000726:	0017      	movs	r7, r2
 8000728:	4264      	negs	r4, r4
 800072a:	1b0c      	subs	r4, r1, r4
 800072c:	0223      	lsls	r3, r4, #8
 800072e:	d562      	bpl.n	80007f6 <__aeabi_dadd+0x17a>
 8000730:	0264      	lsls	r4, r4, #9
 8000732:	0a65      	lsrs	r5, r4, #9
 8000734:	2d00      	cmp	r5, #0
 8000736:	d100      	bne.n	800073a <__aeabi_dadd+0xbe>
 8000738:	e0df      	b.n	80008fa <__aeabi_dadd+0x27e>
 800073a:	0028      	movs	r0, r5
 800073c:	f001 fd46 	bl	80021cc <__clzsi2>
 8000740:	0003      	movs	r3, r0
 8000742:	3b08      	subs	r3, #8
 8000744:	2b1f      	cmp	r3, #31
 8000746:	dd00      	ble.n	800074a <__aeabi_dadd+0xce>
 8000748:	e0d2      	b.n	80008f0 <__aeabi_dadd+0x274>
 800074a:	2220      	movs	r2, #32
 800074c:	003c      	movs	r4, r7
 800074e:	1ad2      	subs	r2, r2, r3
 8000750:	409d      	lsls	r5, r3
 8000752:	40d4      	lsrs	r4, r2
 8000754:	409f      	lsls	r7, r3
 8000756:	4325      	orrs	r5, r4
 8000758:	429e      	cmp	r6, r3
 800075a:	dd00      	ble.n	800075e <__aeabi_dadd+0xe2>
 800075c:	e0c4      	b.n	80008e8 <__aeabi_dadd+0x26c>
 800075e:	1b9e      	subs	r6, r3, r6
 8000760:	1c73      	adds	r3, r6, #1
 8000762:	2b1f      	cmp	r3, #31
 8000764:	dd00      	ble.n	8000768 <__aeabi_dadd+0xec>
 8000766:	e0f1      	b.n	800094c <__aeabi_dadd+0x2d0>
 8000768:	2220      	movs	r2, #32
 800076a:	0038      	movs	r0, r7
 800076c:	0029      	movs	r1, r5
 800076e:	1ad2      	subs	r2, r2, r3
 8000770:	40d8      	lsrs	r0, r3
 8000772:	4091      	lsls	r1, r2
 8000774:	4097      	lsls	r7, r2
 8000776:	002c      	movs	r4, r5
 8000778:	4301      	orrs	r1, r0
 800077a:	1e78      	subs	r0, r7, #1
 800077c:	4187      	sbcs	r7, r0
 800077e:	40dc      	lsrs	r4, r3
 8000780:	2600      	movs	r6, #0
 8000782:	430f      	orrs	r7, r1
 8000784:	077b      	lsls	r3, r7, #29
 8000786:	d009      	beq.n	800079c <__aeabi_dadd+0x120>
 8000788:	230f      	movs	r3, #15
 800078a:	403b      	ands	r3, r7
 800078c:	2b04      	cmp	r3, #4
 800078e:	d005      	beq.n	800079c <__aeabi_dadd+0x120>
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	42bb      	cmp	r3, r7
 8000794:	41bf      	sbcs	r7, r7
 8000796:	427f      	negs	r7, r7
 8000798:	19e4      	adds	r4, r4, r7
 800079a:	001f      	movs	r7, r3
 800079c:	0223      	lsls	r3, r4, #8
 800079e:	d52c      	bpl.n	80007fa <__aeabi_dadd+0x17e>
 80007a0:	4b96      	ldr	r3, [pc, #600]	; (80009fc <__aeabi_dadd+0x380>)
 80007a2:	3601      	adds	r6, #1
 80007a4:	429e      	cmp	r6, r3
 80007a6:	d100      	bne.n	80007aa <__aeabi_dadd+0x12e>
 80007a8:	e09a      	b.n	80008e0 <__aeabi_dadd+0x264>
 80007aa:	4645      	mov	r5, r8
 80007ac:	4b94      	ldr	r3, [pc, #592]	; (8000a00 <__aeabi_dadd+0x384>)
 80007ae:	08ff      	lsrs	r7, r7, #3
 80007b0:	401c      	ands	r4, r3
 80007b2:	0760      	lsls	r0, r4, #29
 80007b4:	0576      	lsls	r6, r6, #21
 80007b6:	0264      	lsls	r4, r4, #9
 80007b8:	4307      	orrs	r7, r0
 80007ba:	0b24      	lsrs	r4, r4, #12
 80007bc:	0d76      	lsrs	r6, r6, #21
 80007be:	2100      	movs	r1, #0
 80007c0:	0324      	lsls	r4, r4, #12
 80007c2:	0b23      	lsrs	r3, r4, #12
 80007c4:	0d0c      	lsrs	r4, r1, #20
 80007c6:	4a8f      	ldr	r2, [pc, #572]	; (8000a04 <__aeabi_dadd+0x388>)
 80007c8:	0524      	lsls	r4, r4, #20
 80007ca:	431c      	orrs	r4, r3
 80007cc:	4014      	ands	r4, r2
 80007ce:	0533      	lsls	r3, r6, #20
 80007d0:	4323      	orrs	r3, r4
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	07ed      	lsls	r5, r5, #31
 80007d6:	085b      	lsrs	r3, r3, #1
 80007d8:	432b      	orrs	r3, r5
 80007da:	0038      	movs	r0, r7
 80007dc:	0019      	movs	r1, r3
 80007de:	bc3c      	pop	{r2, r3, r4, r5}
 80007e0:	4690      	mov	r8, r2
 80007e2:	4699      	mov	r9, r3
 80007e4:	46a2      	mov	sl, r4
 80007e6:	46ab      	mov	fp, r5
 80007e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007ea:	4664      	mov	r4, ip
 80007ec:	4304      	orrs	r4, r0
 80007ee:	d100      	bne.n	80007f2 <__aeabi_dadd+0x176>
 80007f0:	e211      	b.n	8000c16 <__aeabi_dadd+0x59a>
 80007f2:	0004      	movs	r4, r0
 80007f4:	4667      	mov	r7, ip
 80007f6:	077b      	lsls	r3, r7, #29
 80007f8:	d1c6      	bne.n	8000788 <__aeabi_dadd+0x10c>
 80007fa:	4645      	mov	r5, r8
 80007fc:	0760      	lsls	r0, r4, #29
 80007fe:	08ff      	lsrs	r7, r7, #3
 8000800:	4307      	orrs	r7, r0
 8000802:	08e4      	lsrs	r4, r4, #3
 8000804:	4b7d      	ldr	r3, [pc, #500]	; (80009fc <__aeabi_dadd+0x380>)
 8000806:	429e      	cmp	r6, r3
 8000808:	d030      	beq.n	800086c <__aeabi_dadd+0x1f0>
 800080a:	0324      	lsls	r4, r4, #12
 800080c:	0576      	lsls	r6, r6, #21
 800080e:	0b24      	lsrs	r4, r4, #12
 8000810:	0d76      	lsrs	r6, r6, #21
 8000812:	e7d4      	b.n	80007be <__aeabi_dadd+0x142>
 8000814:	1a33      	subs	r3, r6, r0
 8000816:	469a      	mov	sl, r3
 8000818:	2b00      	cmp	r3, #0
 800081a:	dd78      	ble.n	800090e <__aeabi_dadd+0x292>
 800081c:	2800      	cmp	r0, #0
 800081e:	d031      	beq.n	8000884 <__aeabi_dadd+0x208>
 8000820:	4876      	ldr	r0, [pc, #472]	; (80009fc <__aeabi_dadd+0x380>)
 8000822:	4286      	cmp	r6, r0
 8000824:	d0ae      	beq.n	8000784 <__aeabi_dadd+0x108>
 8000826:	2080      	movs	r0, #128	; 0x80
 8000828:	0400      	lsls	r0, r0, #16
 800082a:	4301      	orrs	r1, r0
 800082c:	4653      	mov	r3, sl
 800082e:	2b38      	cmp	r3, #56	; 0x38
 8000830:	dc00      	bgt.n	8000834 <__aeabi_dadd+0x1b8>
 8000832:	e0e9      	b.n	8000a08 <__aeabi_dadd+0x38c>
 8000834:	430a      	orrs	r2, r1
 8000836:	1e51      	subs	r1, r2, #1
 8000838:	418a      	sbcs	r2, r1
 800083a:	2100      	movs	r1, #0
 800083c:	19d2      	adds	r2, r2, r7
 800083e:	42ba      	cmp	r2, r7
 8000840:	41bf      	sbcs	r7, r7
 8000842:	1909      	adds	r1, r1, r4
 8000844:	427c      	negs	r4, r7
 8000846:	0017      	movs	r7, r2
 8000848:	190c      	adds	r4, r1, r4
 800084a:	0223      	lsls	r3, r4, #8
 800084c:	d5d3      	bpl.n	80007f6 <__aeabi_dadd+0x17a>
 800084e:	4b6b      	ldr	r3, [pc, #428]	; (80009fc <__aeabi_dadd+0x380>)
 8000850:	3601      	adds	r6, #1
 8000852:	429e      	cmp	r6, r3
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x1dc>
 8000856:	e13a      	b.n	8000ace <__aeabi_dadd+0x452>
 8000858:	2001      	movs	r0, #1
 800085a:	4b69      	ldr	r3, [pc, #420]	; (8000a00 <__aeabi_dadd+0x384>)
 800085c:	401c      	ands	r4, r3
 800085e:	087b      	lsrs	r3, r7, #1
 8000860:	4007      	ands	r7, r0
 8000862:	431f      	orrs	r7, r3
 8000864:	07e0      	lsls	r0, r4, #31
 8000866:	4307      	orrs	r7, r0
 8000868:	0864      	lsrs	r4, r4, #1
 800086a:	e78b      	b.n	8000784 <__aeabi_dadd+0x108>
 800086c:	0023      	movs	r3, r4
 800086e:	433b      	orrs	r3, r7
 8000870:	d100      	bne.n	8000874 <__aeabi_dadd+0x1f8>
 8000872:	e1cb      	b.n	8000c0c <__aeabi_dadd+0x590>
 8000874:	2280      	movs	r2, #128	; 0x80
 8000876:	0312      	lsls	r2, r2, #12
 8000878:	4314      	orrs	r4, r2
 800087a:	0324      	lsls	r4, r4, #12
 800087c:	0b24      	lsrs	r4, r4, #12
 800087e:	e79e      	b.n	80007be <__aeabi_dadd+0x142>
 8000880:	002e      	movs	r6, r5
 8000882:	e77f      	b.n	8000784 <__aeabi_dadd+0x108>
 8000884:	0008      	movs	r0, r1
 8000886:	4310      	orrs	r0, r2
 8000888:	d100      	bne.n	800088c <__aeabi_dadd+0x210>
 800088a:	e0b4      	b.n	80009f6 <__aeabi_dadd+0x37a>
 800088c:	1e58      	subs	r0, r3, #1
 800088e:	2800      	cmp	r0, #0
 8000890:	d000      	beq.n	8000894 <__aeabi_dadd+0x218>
 8000892:	e0de      	b.n	8000a52 <__aeabi_dadd+0x3d6>
 8000894:	18ba      	adds	r2, r7, r2
 8000896:	42ba      	cmp	r2, r7
 8000898:	419b      	sbcs	r3, r3
 800089a:	1864      	adds	r4, r4, r1
 800089c:	425b      	negs	r3, r3
 800089e:	18e4      	adds	r4, r4, r3
 80008a0:	0017      	movs	r7, r2
 80008a2:	2601      	movs	r6, #1
 80008a4:	0223      	lsls	r3, r4, #8
 80008a6:	d5a6      	bpl.n	80007f6 <__aeabi_dadd+0x17a>
 80008a8:	2602      	movs	r6, #2
 80008aa:	e7d5      	b.n	8000858 <__aeabi_dadd+0x1dc>
 80008ac:	2d00      	cmp	r5, #0
 80008ae:	d16e      	bne.n	800098e <__aeabi_dadd+0x312>
 80008b0:	1c70      	adds	r0, r6, #1
 80008b2:	0540      	lsls	r0, r0, #21
 80008b4:	0d40      	lsrs	r0, r0, #21
 80008b6:	2801      	cmp	r0, #1
 80008b8:	dc00      	bgt.n	80008bc <__aeabi_dadd+0x240>
 80008ba:	e0f9      	b.n	8000ab0 <__aeabi_dadd+0x434>
 80008bc:	1ab8      	subs	r0, r7, r2
 80008be:	4684      	mov	ip, r0
 80008c0:	4287      	cmp	r7, r0
 80008c2:	4180      	sbcs	r0, r0
 80008c4:	1ae5      	subs	r5, r4, r3
 80008c6:	4240      	negs	r0, r0
 80008c8:	1a2d      	subs	r5, r5, r0
 80008ca:	0228      	lsls	r0, r5, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x254>
 80008ce:	e089      	b.n	80009e4 <__aeabi_dadd+0x368>
 80008d0:	1bd7      	subs	r7, r2, r7
 80008d2:	42ba      	cmp	r2, r7
 80008d4:	4192      	sbcs	r2, r2
 80008d6:	1b1c      	subs	r4, r3, r4
 80008d8:	4252      	negs	r2, r2
 80008da:	1aa5      	subs	r5, r4, r2
 80008dc:	46d8      	mov	r8, fp
 80008de:	e729      	b.n	8000734 <__aeabi_dadd+0xb8>
 80008e0:	4645      	mov	r5, r8
 80008e2:	2400      	movs	r4, #0
 80008e4:	2700      	movs	r7, #0
 80008e6:	e76a      	b.n	80007be <__aeabi_dadd+0x142>
 80008e8:	4c45      	ldr	r4, [pc, #276]	; (8000a00 <__aeabi_dadd+0x384>)
 80008ea:	1af6      	subs	r6, r6, r3
 80008ec:	402c      	ands	r4, r5
 80008ee:	e749      	b.n	8000784 <__aeabi_dadd+0x108>
 80008f0:	003d      	movs	r5, r7
 80008f2:	3828      	subs	r0, #40	; 0x28
 80008f4:	4085      	lsls	r5, r0
 80008f6:	2700      	movs	r7, #0
 80008f8:	e72e      	b.n	8000758 <__aeabi_dadd+0xdc>
 80008fa:	0038      	movs	r0, r7
 80008fc:	f001 fc66 	bl	80021cc <__clzsi2>
 8000900:	3020      	adds	r0, #32
 8000902:	e71d      	b.n	8000740 <__aeabi_dadd+0xc4>
 8000904:	430a      	orrs	r2, r1
 8000906:	1e51      	subs	r1, r2, #1
 8000908:	418a      	sbcs	r2, r1
 800090a:	2100      	movs	r1, #0
 800090c:	e707      	b.n	800071e <__aeabi_dadd+0xa2>
 800090e:	2b00      	cmp	r3, #0
 8000910:	d000      	beq.n	8000914 <__aeabi_dadd+0x298>
 8000912:	e0f3      	b.n	8000afc <__aeabi_dadd+0x480>
 8000914:	1c70      	adds	r0, r6, #1
 8000916:	0543      	lsls	r3, r0, #21
 8000918:	0d5b      	lsrs	r3, r3, #21
 800091a:	2b01      	cmp	r3, #1
 800091c:	dc00      	bgt.n	8000920 <__aeabi_dadd+0x2a4>
 800091e:	e0ad      	b.n	8000a7c <__aeabi_dadd+0x400>
 8000920:	4b36      	ldr	r3, [pc, #216]	; (80009fc <__aeabi_dadd+0x380>)
 8000922:	4298      	cmp	r0, r3
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x2ac>
 8000926:	e0d1      	b.n	8000acc <__aeabi_dadd+0x450>
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	42ba      	cmp	r2, r7
 800092c:	41bf      	sbcs	r7, r7
 800092e:	1864      	adds	r4, r4, r1
 8000930:	427f      	negs	r7, r7
 8000932:	19e4      	adds	r4, r4, r7
 8000934:	07e7      	lsls	r7, r4, #31
 8000936:	0852      	lsrs	r2, r2, #1
 8000938:	4317      	orrs	r7, r2
 800093a:	0864      	lsrs	r4, r4, #1
 800093c:	0006      	movs	r6, r0
 800093e:	e721      	b.n	8000784 <__aeabi_dadd+0x108>
 8000940:	482e      	ldr	r0, [pc, #184]	; (80009fc <__aeabi_dadd+0x380>)
 8000942:	4285      	cmp	r5, r0
 8000944:	d100      	bne.n	8000948 <__aeabi_dadd+0x2cc>
 8000946:	e093      	b.n	8000a70 <__aeabi_dadd+0x3f4>
 8000948:	001d      	movs	r5, r3
 800094a:	e6d0      	b.n	80006ee <__aeabi_dadd+0x72>
 800094c:	0029      	movs	r1, r5
 800094e:	3e1f      	subs	r6, #31
 8000950:	40f1      	lsrs	r1, r6
 8000952:	2b20      	cmp	r3, #32
 8000954:	d100      	bne.n	8000958 <__aeabi_dadd+0x2dc>
 8000956:	e08d      	b.n	8000a74 <__aeabi_dadd+0x3f8>
 8000958:	2240      	movs	r2, #64	; 0x40
 800095a:	1ad3      	subs	r3, r2, r3
 800095c:	409d      	lsls	r5, r3
 800095e:	432f      	orrs	r7, r5
 8000960:	1e7d      	subs	r5, r7, #1
 8000962:	41af      	sbcs	r7, r5
 8000964:	2400      	movs	r4, #0
 8000966:	430f      	orrs	r7, r1
 8000968:	2600      	movs	r6, #0
 800096a:	e744      	b.n	80007f6 <__aeabi_dadd+0x17a>
 800096c:	002b      	movs	r3, r5
 800096e:	0008      	movs	r0, r1
 8000970:	3b20      	subs	r3, #32
 8000972:	40d8      	lsrs	r0, r3
 8000974:	0003      	movs	r3, r0
 8000976:	2d20      	cmp	r5, #32
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x300>
 800097a:	e07d      	b.n	8000a78 <__aeabi_dadd+0x3fc>
 800097c:	2040      	movs	r0, #64	; 0x40
 800097e:	1b45      	subs	r5, r0, r5
 8000980:	40a9      	lsls	r1, r5
 8000982:	430a      	orrs	r2, r1
 8000984:	1e51      	subs	r1, r2, #1
 8000986:	418a      	sbcs	r2, r1
 8000988:	2100      	movs	r1, #0
 800098a:	431a      	orrs	r2, r3
 800098c:	e6c7      	b.n	800071e <__aeabi_dadd+0xa2>
 800098e:	2e00      	cmp	r6, #0
 8000990:	d050      	beq.n	8000a34 <__aeabi_dadd+0x3b8>
 8000992:	4e1a      	ldr	r6, [pc, #104]	; (80009fc <__aeabi_dadd+0x380>)
 8000994:	42b0      	cmp	r0, r6
 8000996:	d057      	beq.n	8000a48 <__aeabi_dadd+0x3cc>
 8000998:	2680      	movs	r6, #128	; 0x80
 800099a:	426b      	negs	r3, r5
 800099c:	4699      	mov	r9, r3
 800099e:	0436      	lsls	r6, r6, #16
 80009a0:	4334      	orrs	r4, r6
 80009a2:	464b      	mov	r3, r9
 80009a4:	2b38      	cmp	r3, #56	; 0x38
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dadd+0x32e>
 80009a8:	e0d6      	b.n	8000b58 <__aeabi_dadd+0x4dc>
 80009aa:	2b1f      	cmp	r3, #31
 80009ac:	dd00      	ble.n	80009b0 <__aeabi_dadd+0x334>
 80009ae:	e135      	b.n	8000c1c <__aeabi_dadd+0x5a0>
 80009b0:	2620      	movs	r6, #32
 80009b2:	1af5      	subs	r5, r6, r3
 80009b4:	0026      	movs	r6, r4
 80009b6:	40ae      	lsls	r6, r5
 80009b8:	46b2      	mov	sl, r6
 80009ba:	003e      	movs	r6, r7
 80009bc:	40de      	lsrs	r6, r3
 80009be:	46ac      	mov	ip, r5
 80009c0:	0035      	movs	r5, r6
 80009c2:	4656      	mov	r6, sl
 80009c4:	432e      	orrs	r6, r5
 80009c6:	4665      	mov	r5, ip
 80009c8:	40af      	lsls	r7, r5
 80009ca:	1e7d      	subs	r5, r7, #1
 80009cc:	41af      	sbcs	r7, r5
 80009ce:	40dc      	lsrs	r4, r3
 80009d0:	4337      	orrs	r7, r6
 80009d2:	1bd7      	subs	r7, r2, r7
 80009d4:	42ba      	cmp	r2, r7
 80009d6:	4192      	sbcs	r2, r2
 80009d8:	1b0c      	subs	r4, r1, r4
 80009da:	4252      	negs	r2, r2
 80009dc:	1aa4      	subs	r4, r4, r2
 80009de:	0006      	movs	r6, r0
 80009e0:	46d8      	mov	r8, fp
 80009e2:	e6a3      	b.n	800072c <__aeabi_dadd+0xb0>
 80009e4:	4664      	mov	r4, ip
 80009e6:	4667      	mov	r7, ip
 80009e8:	432c      	orrs	r4, r5
 80009ea:	d000      	beq.n	80009ee <__aeabi_dadd+0x372>
 80009ec:	e6a2      	b.n	8000734 <__aeabi_dadd+0xb8>
 80009ee:	2500      	movs	r5, #0
 80009f0:	2600      	movs	r6, #0
 80009f2:	2700      	movs	r7, #0
 80009f4:	e706      	b.n	8000804 <__aeabi_dadd+0x188>
 80009f6:	001e      	movs	r6, r3
 80009f8:	e6c4      	b.n	8000784 <__aeabi_dadd+0x108>
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	000007ff 	.word	0x000007ff
 8000a00:	ff7fffff 	.word	0xff7fffff
 8000a04:	800fffff 	.word	0x800fffff
 8000a08:	2b1f      	cmp	r3, #31
 8000a0a:	dc63      	bgt.n	8000ad4 <__aeabi_dadd+0x458>
 8000a0c:	2020      	movs	r0, #32
 8000a0e:	1ac3      	subs	r3, r0, r3
 8000a10:	0008      	movs	r0, r1
 8000a12:	4098      	lsls	r0, r3
 8000a14:	469c      	mov	ip, r3
 8000a16:	4683      	mov	fp, r0
 8000a18:	4653      	mov	r3, sl
 8000a1a:	0010      	movs	r0, r2
 8000a1c:	40d8      	lsrs	r0, r3
 8000a1e:	0003      	movs	r3, r0
 8000a20:	4658      	mov	r0, fp
 8000a22:	4318      	orrs	r0, r3
 8000a24:	4663      	mov	r3, ip
 8000a26:	409a      	lsls	r2, r3
 8000a28:	1e53      	subs	r3, r2, #1
 8000a2a:	419a      	sbcs	r2, r3
 8000a2c:	4653      	mov	r3, sl
 8000a2e:	4302      	orrs	r2, r0
 8000a30:	40d9      	lsrs	r1, r3
 8000a32:	e703      	b.n	800083c <__aeabi_dadd+0x1c0>
 8000a34:	0026      	movs	r6, r4
 8000a36:	433e      	orrs	r6, r7
 8000a38:	d006      	beq.n	8000a48 <__aeabi_dadd+0x3cc>
 8000a3a:	43eb      	mvns	r3, r5
 8000a3c:	4699      	mov	r9, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d0c7      	beq.n	80009d2 <__aeabi_dadd+0x356>
 8000a42:	4e94      	ldr	r6, [pc, #592]	; (8000c94 <__aeabi_dadd+0x618>)
 8000a44:	42b0      	cmp	r0, r6
 8000a46:	d1ac      	bne.n	80009a2 <__aeabi_dadd+0x326>
 8000a48:	000c      	movs	r4, r1
 8000a4a:	0017      	movs	r7, r2
 8000a4c:	0006      	movs	r6, r0
 8000a4e:	46d8      	mov	r8, fp
 8000a50:	e698      	b.n	8000784 <__aeabi_dadd+0x108>
 8000a52:	4b90      	ldr	r3, [pc, #576]	; (8000c94 <__aeabi_dadd+0x618>)
 8000a54:	459a      	cmp	sl, r3
 8000a56:	d00b      	beq.n	8000a70 <__aeabi_dadd+0x3f4>
 8000a58:	4682      	mov	sl, r0
 8000a5a:	e6e7      	b.n	800082c <__aeabi_dadd+0x1b0>
 8000a5c:	2800      	cmp	r0, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_dadd+0x3e6>
 8000a60:	e09e      	b.n	8000ba0 <__aeabi_dadd+0x524>
 8000a62:	0018      	movs	r0, r3
 8000a64:	4310      	orrs	r0, r2
 8000a66:	d100      	bne.n	8000a6a <__aeabi_dadd+0x3ee>
 8000a68:	e0e9      	b.n	8000c3e <__aeabi_dadd+0x5c2>
 8000a6a:	001c      	movs	r4, r3
 8000a6c:	0017      	movs	r7, r2
 8000a6e:	46d8      	mov	r8, fp
 8000a70:	4e88      	ldr	r6, [pc, #544]	; (8000c94 <__aeabi_dadd+0x618>)
 8000a72:	e687      	b.n	8000784 <__aeabi_dadd+0x108>
 8000a74:	2500      	movs	r5, #0
 8000a76:	e772      	b.n	800095e <__aeabi_dadd+0x2e2>
 8000a78:	2100      	movs	r1, #0
 8000a7a:	e782      	b.n	8000982 <__aeabi_dadd+0x306>
 8000a7c:	0023      	movs	r3, r4
 8000a7e:	433b      	orrs	r3, r7
 8000a80:	2e00      	cmp	r6, #0
 8000a82:	d000      	beq.n	8000a86 <__aeabi_dadd+0x40a>
 8000a84:	e0ab      	b.n	8000bde <__aeabi_dadd+0x562>
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d100      	bne.n	8000a8c <__aeabi_dadd+0x410>
 8000a8a:	e0e7      	b.n	8000c5c <__aeabi_dadd+0x5e0>
 8000a8c:	000b      	movs	r3, r1
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	d100      	bne.n	8000a94 <__aeabi_dadd+0x418>
 8000a92:	e677      	b.n	8000784 <__aeabi_dadd+0x108>
 8000a94:	18ba      	adds	r2, r7, r2
 8000a96:	42ba      	cmp	r2, r7
 8000a98:	41bf      	sbcs	r7, r7
 8000a9a:	1864      	adds	r4, r4, r1
 8000a9c:	427f      	negs	r7, r7
 8000a9e:	19e4      	adds	r4, r4, r7
 8000aa0:	0223      	lsls	r3, r4, #8
 8000aa2:	d400      	bmi.n	8000aa6 <__aeabi_dadd+0x42a>
 8000aa4:	e0f2      	b.n	8000c8c <__aeabi_dadd+0x610>
 8000aa6:	4b7c      	ldr	r3, [pc, #496]	; (8000c98 <__aeabi_dadd+0x61c>)
 8000aa8:	0017      	movs	r7, r2
 8000aaa:	401c      	ands	r4, r3
 8000aac:	0006      	movs	r6, r0
 8000aae:	e669      	b.n	8000784 <__aeabi_dadd+0x108>
 8000ab0:	0020      	movs	r0, r4
 8000ab2:	4338      	orrs	r0, r7
 8000ab4:	2e00      	cmp	r6, #0
 8000ab6:	d1d1      	bne.n	8000a5c <__aeabi_dadd+0x3e0>
 8000ab8:	2800      	cmp	r0, #0
 8000aba:	d15b      	bne.n	8000b74 <__aeabi_dadd+0x4f8>
 8000abc:	001c      	movs	r4, r3
 8000abe:	4314      	orrs	r4, r2
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_dadd+0x448>
 8000ac2:	e0a8      	b.n	8000c16 <__aeabi_dadd+0x59a>
 8000ac4:	001c      	movs	r4, r3
 8000ac6:	0017      	movs	r7, r2
 8000ac8:	46d8      	mov	r8, fp
 8000aca:	e65b      	b.n	8000784 <__aeabi_dadd+0x108>
 8000acc:	0006      	movs	r6, r0
 8000ace:	2400      	movs	r4, #0
 8000ad0:	2700      	movs	r7, #0
 8000ad2:	e697      	b.n	8000804 <__aeabi_dadd+0x188>
 8000ad4:	4650      	mov	r0, sl
 8000ad6:	000b      	movs	r3, r1
 8000ad8:	3820      	subs	r0, #32
 8000ada:	40c3      	lsrs	r3, r0
 8000adc:	4699      	mov	r9, r3
 8000ade:	4653      	mov	r3, sl
 8000ae0:	2b20      	cmp	r3, #32
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_dadd+0x46a>
 8000ae4:	e095      	b.n	8000c12 <__aeabi_dadd+0x596>
 8000ae6:	2340      	movs	r3, #64	; 0x40
 8000ae8:	4650      	mov	r0, sl
 8000aea:	1a1b      	subs	r3, r3, r0
 8000aec:	4099      	lsls	r1, r3
 8000aee:	430a      	orrs	r2, r1
 8000af0:	1e51      	subs	r1, r2, #1
 8000af2:	418a      	sbcs	r2, r1
 8000af4:	464b      	mov	r3, r9
 8000af6:	2100      	movs	r1, #0
 8000af8:	431a      	orrs	r2, r3
 8000afa:	e69f      	b.n	800083c <__aeabi_dadd+0x1c0>
 8000afc:	2e00      	cmp	r6, #0
 8000afe:	d130      	bne.n	8000b62 <__aeabi_dadd+0x4e6>
 8000b00:	0026      	movs	r6, r4
 8000b02:	433e      	orrs	r6, r7
 8000b04:	d067      	beq.n	8000bd6 <__aeabi_dadd+0x55a>
 8000b06:	43db      	mvns	r3, r3
 8000b08:	469a      	mov	sl, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d01c      	beq.n	8000b48 <__aeabi_dadd+0x4cc>
 8000b0e:	4e61      	ldr	r6, [pc, #388]	; (8000c94 <__aeabi_dadd+0x618>)
 8000b10:	42b0      	cmp	r0, r6
 8000b12:	d060      	beq.n	8000bd6 <__aeabi_dadd+0x55a>
 8000b14:	4653      	mov	r3, sl
 8000b16:	2b38      	cmp	r3, #56	; 0x38
 8000b18:	dd00      	ble.n	8000b1c <__aeabi_dadd+0x4a0>
 8000b1a:	e096      	b.n	8000c4a <__aeabi_dadd+0x5ce>
 8000b1c:	2b1f      	cmp	r3, #31
 8000b1e:	dd00      	ble.n	8000b22 <__aeabi_dadd+0x4a6>
 8000b20:	e09f      	b.n	8000c62 <__aeabi_dadd+0x5e6>
 8000b22:	2620      	movs	r6, #32
 8000b24:	1af3      	subs	r3, r6, r3
 8000b26:	0026      	movs	r6, r4
 8000b28:	409e      	lsls	r6, r3
 8000b2a:	469c      	mov	ip, r3
 8000b2c:	46b3      	mov	fp, r6
 8000b2e:	4653      	mov	r3, sl
 8000b30:	003e      	movs	r6, r7
 8000b32:	40de      	lsrs	r6, r3
 8000b34:	0033      	movs	r3, r6
 8000b36:	465e      	mov	r6, fp
 8000b38:	431e      	orrs	r6, r3
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	409f      	lsls	r7, r3
 8000b3e:	1e7b      	subs	r3, r7, #1
 8000b40:	419f      	sbcs	r7, r3
 8000b42:	4653      	mov	r3, sl
 8000b44:	40dc      	lsrs	r4, r3
 8000b46:	4337      	orrs	r7, r6
 8000b48:	18bf      	adds	r7, r7, r2
 8000b4a:	4297      	cmp	r7, r2
 8000b4c:	4192      	sbcs	r2, r2
 8000b4e:	1864      	adds	r4, r4, r1
 8000b50:	4252      	negs	r2, r2
 8000b52:	18a4      	adds	r4, r4, r2
 8000b54:	0006      	movs	r6, r0
 8000b56:	e678      	b.n	800084a <__aeabi_dadd+0x1ce>
 8000b58:	4327      	orrs	r7, r4
 8000b5a:	1e7c      	subs	r4, r7, #1
 8000b5c:	41a7      	sbcs	r7, r4
 8000b5e:	2400      	movs	r4, #0
 8000b60:	e737      	b.n	80009d2 <__aeabi_dadd+0x356>
 8000b62:	4e4c      	ldr	r6, [pc, #304]	; (8000c94 <__aeabi_dadd+0x618>)
 8000b64:	42b0      	cmp	r0, r6
 8000b66:	d036      	beq.n	8000bd6 <__aeabi_dadd+0x55a>
 8000b68:	2680      	movs	r6, #128	; 0x80
 8000b6a:	425b      	negs	r3, r3
 8000b6c:	0436      	lsls	r6, r6, #16
 8000b6e:	469a      	mov	sl, r3
 8000b70:	4334      	orrs	r4, r6
 8000b72:	e7cf      	b.n	8000b14 <__aeabi_dadd+0x498>
 8000b74:	0018      	movs	r0, r3
 8000b76:	4310      	orrs	r0, r2
 8000b78:	d100      	bne.n	8000b7c <__aeabi_dadd+0x500>
 8000b7a:	e603      	b.n	8000784 <__aeabi_dadd+0x108>
 8000b7c:	1ab8      	subs	r0, r7, r2
 8000b7e:	4684      	mov	ip, r0
 8000b80:	4567      	cmp	r7, ip
 8000b82:	41ad      	sbcs	r5, r5
 8000b84:	1ae0      	subs	r0, r4, r3
 8000b86:	426d      	negs	r5, r5
 8000b88:	1b40      	subs	r0, r0, r5
 8000b8a:	0205      	lsls	r5, r0, #8
 8000b8c:	d400      	bmi.n	8000b90 <__aeabi_dadd+0x514>
 8000b8e:	e62c      	b.n	80007ea <__aeabi_dadd+0x16e>
 8000b90:	1bd7      	subs	r7, r2, r7
 8000b92:	42ba      	cmp	r2, r7
 8000b94:	4192      	sbcs	r2, r2
 8000b96:	1b1c      	subs	r4, r3, r4
 8000b98:	4252      	negs	r2, r2
 8000b9a:	1aa4      	subs	r4, r4, r2
 8000b9c:	46d8      	mov	r8, fp
 8000b9e:	e5f1      	b.n	8000784 <__aeabi_dadd+0x108>
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	4310      	orrs	r0, r2
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_dadd+0x52c>
 8000ba6:	e763      	b.n	8000a70 <__aeabi_dadd+0x3f4>
 8000ba8:	08f8      	lsrs	r0, r7, #3
 8000baa:	0767      	lsls	r7, r4, #29
 8000bac:	4307      	orrs	r7, r0
 8000bae:	2080      	movs	r0, #128	; 0x80
 8000bb0:	08e4      	lsrs	r4, r4, #3
 8000bb2:	0300      	lsls	r0, r0, #12
 8000bb4:	4204      	tst	r4, r0
 8000bb6:	d008      	beq.n	8000bca <__aeabi_dadd+0x54e>
 8000bb8:	08dd      	lsrs	r5, r3, #3
 8000bba:	4205      	tst	r5, r0
 8000bbc:	d105      	bne.n	8000bca <__aeabi_dadd+0x54e>
 8000bbe:	08d2      	lsrs	r2, r2, #3
 8000bc0:	0759      	lsls	r1, r3, #29
 8000bc2:	4311      	orrs	r1, r2
 8000bc4:	000f      	movs	r7, r1
 8000bc6:	002c      	movs	r4, r5
 8000bc8:	46d8      	mov	r8, fp
 8000bca:	0f7b      	lsrs	r3, r7, #29
 8000bcc:	00e4      	lsls	r4, r4, #3
 8000bce:	431c      	orrs	r4, r3
 8000bd0:	00ff      	lsls	r7, r7, #3
 8000bd2:	4e30      	ldr	r6, [pc, #192]	; (8000c94 <__aeabi_dadd+0x618>)
 8000bd4:	e5d6      	b.n	8000784 <__aeabi_dadd+0x108>
 8000bd6:	000c      	movs	r4, r1
 8000bd8:	0017      	movs	r7, r2
 8000bda:	0006      	movs	r6, r0
 8000bdc:	e5d2      	b.n	8000784 <__aeabi_dadd+0x108>
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d038      	beq.n	8000c54 <__aeabi_dadd+0x5d8>
 8000be2:	000b      	movs	r3, r1
 8000be4:	4313      	orrs	r3, r2
 8000be6:	d100      	bne.n	8000bea <__aeabi_dadd+0x56e>
 8000be8:	e742      	b.n	8000a70 <__aeabi_dadd+0x3f4>
 8000bea:	08f8      	lsrs	r0, r7, #3
 8000bec:	0767      	lsls	r7, r4, #29
 8000bee:	4307      	orrs	r7, r0
 8000bf0:	2080      	movs	r0, #128	; 0x80
 8000bf2:	08e4      	lsrs	r4, r4, #3
 8000bf4:	0300      	lsls	r0, r0, #12
 8000bf6:	4204      	tst	r4, r0
 8000bf8:	d0e7      	beq.n	8000bca <__aeabi_dadd+0x54e>
 8000bfa:	08cb      	lsrs	r3, r1, #3
 8000bfc:	4203      	tst	r3, r0
 8000bfe:	d1e4      	bne.n	8000bca <__aeabi_dadd+0x54e>
 8000c00:	08d2      	lsrs	r2, r2, #3
 8000c02:	0749      	lsls	r1, r1, #29
 8000c04:	4311      	orrs	r1, r2
 8000c06:	000f      	movs	r7, r1
 8000c08:	001c      	movs	r4, r3
 8000c0a:	e7de      	b.n	8000bca <__aeabi_dadd+0x54e>
 8000c0c:	2700      	movs	r7, #0
 8000c0e:	2400      	movs	r4, #0
 8000c10:	e5d5      	b.n	80007be <__aeabi_dadd+0x142>
 8000c12:	2100      	movs	r1, #0
 8000c14:	e76b      	b.n	8000aee <__aeabi_dadd+0x472>
 8000c16:	2500      	movs	r5, #0
 8000c18:	2700      	movs	r7, #0
 8000c1a:	e5f3      	b.n	8000804 <__aeabi_dadd+0x188>
 8000c1c:	464e      	mov	r6, r9
 8000c1e:	0025      	movs	r5, r4
 8000c20:	3e20      	subs	r6, #32
 8000c22:	40f5      	lsrs	r5, r6
 8000c24:	464b      	mov	r3, r9
 8000c26:	002e      	movs	r6, r5
 8000c28:	2b20      	cmp	r3, #32
 8000c2a:	d02d      	beq.n	8000c88 <__aeabi_dadd+0x60c>
 8000c2c:	2540      	movs	r5, #64	; 0x40
 8000c2e:	1aed      	subs	r5, r5, r3
 8000c30:	40ac      	lsls	r4, r5
 8000c32:	4327      	orrs	r7, r4
 8000c34:	1e7c      	subs	r4, r7, #1
 8000c36:	41a7      	sbcs	r7, r4
 8000c38:	2400      	movs	r4, #0
 8000c3a:	4337      	orrs	r7, r6
 8000c3c:	e6c9      	b.n	80009d2 <__aeabi_dadd+0x356>
 8000c3e:	2480      	movs	r4, #128	; 0x80
 8000c40:	2500      	movs	r5, #0
 8000c42:	0324      	lsls	r4, r4, #12
 8000c44:	4e13      	ldr	r6, [pc, #76]	; (8000c94 <__aeabi_dadd+0x618>)
 8000c46:	2700      	movs	r7, #0
 8000c48:	e5dc      	b.n	8000804 <__aeabi_dadd+0x188>
 8000c4a:	4327      	orrs	r7, r4
 8000c4c:	1e7c      	subs	r4, r7, #1
 8000c4e:	41a7      	sbcs	r7, r4
 8000c50:	2400      	movs	r4, #0
 8000c52:	e779      	b.n	8000b48 <__aeabi_dadd+0x4cc>
 8000c54:	000c      	movs	r4, r1
 8000c56:	0017      	movs	r7, r2
 8000c58:	4e0e      	ldr	r6, [pc, #56]	; (8000c94 <__aeabi_dadd+0x618>)
 8000c5a:	e593      	b.n	8000784 <__aeabi_dadd+0x108>
 8000c5c:	000c      	movs	r4, r1
 8000c5e:	0017      	movs	r7, r2
 8000c60:	e590      	b.n	8000784 <__aeabi_dadd+0x108>
 8000c62:	4656      	mov	r6, sl
 8000c64:	0023      	movs	r3, r4
 8000c66:	3e20      	subs	r6, #32
 8000c68:	40f3      	lsrs	r3, r6
 8000c6a:	4699      	mov	r9, r3
 8000c6c:	4653      	mov	r3, sl
 8000c6e:	2b20      	cmp	r3, #32
 8000c70:	d00e      	beq.n	8000c90 <__aeabi_dadd+0x614>
 8000c72:	2340      	movs	r3, #64	; 0x40
 8000c74:	4656      	mov	r6, sl
 8000c76:	1b9b      	subs	r3, r3, r6
 8000c78:	409c      	lsls	r4, r3
 8000c7a:	4327      	orrs	r7, r4
 8000c7c:	1e7c      	subs	r4, r7, #1
 8000c7e:	41a7      	sbcs	r7, r4
 8000c80:	464b      	mov	r3, r9
 8000c82:	2400      	movs	r4, #0
 8000c84:	431f      	orrs	r7, r3
 8000c86:	e75f      	b.n	8000b48 <__aeabi_dadd+0x4cc>
 8000c88:	2400      	movs	r4, #0
 8000c8a:	e7d2      	b.n	8000c32 <__aeabi_dadd+0x5b6>
 8000c8c:	0017      	movs	r7, r2
 8000c8e:	e5b2      	b.n	80007f6 <__aeabi_dadd+0x17a>
 8000c90:	2400      	movs	r4, #0
 8000c92:	e7f2      	b.n	8000c7a <__aeabi_dadd+0x5fe>
 8000c94:	000007ff 	.word	0x000007ff
 8000c98:	ff7fffff 	.word	0xff7fffff

08000c9c <__aeabi_ddiv>:
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9e:	4657      	mov	r7, sl
 8000ca0:	4645      	mov	r5, r8
 8000ca2:	46de      	mov	lr, fp
 8000ca4:	464e      	mov	r6, r9
 8000ca6:	b5e0      	push	{r5, r6, r7, lr}
 8000ca8:	004c      	lsls	r4, r1, #1
 8000caa:	030e      	lsls	r6, r1, #12
 8000cac:	b087      	sub	sp, #28
 8000cae:	4683      	mov	fp, r0
 8000cb0:	4692      	mov	sl, r2
 8000cb2:	001d      	movs	r5, r3
 8000cb4:	4680      	mov	r8, r0
 8000cb6:	0b36      	lsrs	r6, r6, #12
 8000cb8:	0d64      	lsrs	r4, r4, #21
 8000cba:	0fcf      	lsrs	r7, r1, #31
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d04f      	beq.n	8000d60 <__aeabi_ddiv+0xc4>
 8000cc0:	4b6f      	ldr	r3, [pc, #444]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000cc2:	429c      	cmp	r4, r3
 8000cc4:	d035      	beq.n	8000d32 <__aeabi_ddiv+0x96>
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	0f42      	lsrs	r2, r0, #29
 8000cca:	041b      	lsls	r3, r3, #16
 8000ccc:	00f6      	lsls	r6, r6, #3
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	4333      	orrs	r3, r6
 8000cd2:	4699      	mov	r9, r3
 8000cd4:	00c3      	lsls	r3, r0, #3
 8000cd6:	4698      	mov	r8, r3
 8000cd8:	4b6a      	ldr	r3, [pc, #424]	; (8000e84 <__aeabi_ddiv+0x1e8>)
 8000cda:	2600      	movs	r6, #0
 8000cdc:	469c      	mov	ip, r3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	4464      	add	r4, ip
 8000ce2:	9303      	str	r3, [sp, #12]
 8000ce4:	032b      	lsls	r3, r5, #12
 8000ce6:	0b1b      	lsrs	r3, r3, #12
 8000ce8:	469b      	mov	fp, r3
 8000cea:	006b      	lsls	r3, r5, #1
 8000cec:	0fed      	lsrs	r5, r5, #31
 8000cee:	4650      	mov	r0, sl
 8000cf0:	0d5b      	lsrs	r3, r3, #21
 8000cf2:	9501      	str	r5, [sp, #4]
 8000cf4:	d05e      	beq.n	8000db4 <__aeabi_ddiv+0x118>
 8000cf6:	4a62      	ldr	r2, [pc, #392]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d053      	beq.n	8000da4 <__aeabi_ddiv+0x108>
 8000cfc:	465a      	mov	r2, fp
 8000cfe:	00d1      	lsls	r1, r2, #3
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0f40      	lsrs	r0, r0, #29
 8000d04:	0412      	lsls	r2, r2, #16
 8000d06:	4302      	orrs	r2, r0
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	4693      	mov	fp, r2
 8000d0c:	4652      	mov	r2, sl
 8000d0e:	00d1      	lsls	r1, r2, #3
 8000d10:	4a5c      	ldr	r2, [pc, #368]	; (8000e84 <__aeabi_ddiv+0x1e8>)
 8000d12:	4694      	mov	ip, r2
 8000d14:	2200      	movs	r2, #0
 8000d16:	4463      	add	r3, ip
 8000d18:	0038      	movs	r0, r7
 8000d1a:	4068      	eors	r0, r5
 8000d1c:	4684      	mov	ip, r0
 8000d1e:	9002      	str	r0, [sp, #8]
 8000d20:	1ae4      	subs	r4, r4, r3
 8000d22:	4316      	orrs	r6, r2
 8000d24:	2e0f      	cmp	r6, #15
 8000d26:	d900      	bls.n	8000d2a <__aeabi_ddiv+0x8e>
 8000d28:	e0b4      	b.n	8000e94 <__aeabi_ddiv+0x1f8>
 8000d2a:	4b57      	ldr	r3, [pc, #348]	; (8000e88 <__aeabi_ddiv+0x1ec>)
 8000d2c:	00b6      	lsls	r6, r6, #2
 8000d2e:	599b      	ldr	r3, [r3, r6]
 8000d30:	469f      	mov	pc, r3
 8000d32:	0003      	movs	r3, r0
 8000d34:	4333      	orrs	r3, r6
 8000d36:	4699      	mov	r9, r3
 8000d38:	d16c      	bne.n	8000e14 <__aeabi_ddiv+0x178>
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	3302      	adds	r3, #2
 8000d40:	2608      	movs	r6, #8
 8000d42:	9303      	str	r3, [sp, #12]
 8000d44:	e7ce      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000d46:	46cb      	mov	fp, r9
 8000d48:	4641      	mov	r1, r8
 8000d4a:	9a03      	ldr	r2, [sp, #12]
 8000d4c:	9701      	str	r7, [sp, #4]
 8000d4e:	2a02      	cmp	r2, #2
 8000d50:	d165      	bne.n	8000e1e <__aeabi_ddiv+0x182>
 8000d52:	9b01      	ldr	r3, [sp, #4]
 8000d54:	4c4a      	ldr	r4, [pc, #296]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000d56:	469c      	mov	ip, r3
 8000d58:	2300      	movs	r3, #0
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	e06b      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8000d60:	0003      	movs	r3, r0
 8000d62:	4333      	orrs	r3, r6
 8000d64:	4699      	mov	r9, r3
 8000d66:	d04e      	beq.n	8000e06 <__aeabi_ddiv+0x16a>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_ddiv+0xd2>
 8000d6c:	e1bc      	b.n	80010e8 <__aeabi_ddiv+0x44c>
 8000d6e:	0030      	movs	r0, r6
 8000d70:	f001 fa2c 	bl	80021cc <__clzsi2>
 8000d74:	0003      	movs	r3, r0
 8000d76:	3b0b      	subs	r3, #11
 8000d78:	2b1c      	cmp	r3, #28
 8000d7a:	dd00      	ble.n	8000d7e <__aeabi_ddiv+0xe2>
 8000d7c:	e1ac      	b.n	80010d8 <__aeabi_ddiv+0x43c>
 8000d7e:	221d      	movs	r2, #29
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	465a      	mov	r2, fp
 8000d84:	0001      	movs	r1, r0
 8000d86:	40da      	lsrs	r2, r3
 8000d88:	3908      	subs	r1, #8
 8000d8a:	408e      	lsls	r6, r1
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	4333      	orrs	r3, r6
 8000d90:	4699      	mov	r9, r3
 8000d92:	465b      	mov	r3, fp
 8000d94:	408b      	lsls	r3, r1
 8000d96:	4698      	mov	r8, r3
 8000d98:	2300      	movs	r3, #0
 8000d9a:	4c3c      	ldr	r4, [pc, #240]	; (8000e8c <__aeabi_ddiv+0x1f0>)
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	1a24      	subs	r4, r4, r0
 8000da0:	9303      	str	r3, [sp, #12]
 8000da2:	e79f      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000da4:	4651      	mov	r1, sl
 8000da6:	465a      	mov	r2, fp
 8000da8:	4311      	orrs	r1, r2
 8000daa:	d129      	bne.n	8000e00 <__aeabi_ddiv+0x164>
 8000dac:	2200      	movs	r2, #0
 8000dae:	4693      	mov	fp, r2
 8000db0:	3202      	adds	r2, #2
 8000db2:	e7b1      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000db4:	4659      	mov	r1, fp
 8000db6:	4301      	orrs	r1, r0
 8000db8:	d01e      	beq.n	8000df8 <__aeabi_ddiv+0x15c>
 8000dba:	465b      	mov	r3, fp
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_ddiv+0x126>
 8000dc0:	e19e      	b.n	8001100 <__aeabi_ddiv+0x464>
 8000dc2:	4658      	mov	r0, fp
 8000dc4:	f001 fa02 	bl	80021cc <__clzsi2>
 8000dc8:	0003      	movs	r3, r0
 8000dca:	3b0b      	subs	r3, #11
 8000dcc:	2b1c      	cmp	r3, #28
 8000dce:	dd00      	ble.n	8000dd2 <__aeabi_ddiv+0x136>
 8000dd0:	e18f      	b.n	80010f2 <__aeabi_ddiv+0x456>
 8000dd2:	0002      	movs	r2, r0
 8000dd4:	4659      	mov	r1, fp
 8000dd6:	3a08      	subs	r2, #8
 8000dd8:	4091      	lsls	r1, r2
 8000dda:	468b      	mov	fp, r1
 8000ddc:	211d      	movs	r1, #29
 8000dde:	1acb      	subs	r3, r1, r3
 8000de0:	4651      	mov	r1, sl
 8000de2:	40d9      	lsrs	r1, r3
 8000de4:	000b      	movs	r3, r1
 8000de6:	4659      	mov	r1, fp
 8000de8:	430b      	orrs	r3, r1
 8000dea:	4651      	mov	r1, sl
 8000dec:	469b      	mov	fp, r3
 8000dee:	4091      	lsls	r1, r2
 8000df0:	4b26      	ldr	r3, [pc, #152]	; (8000e8c <__aeabi_ddiv+0x1f0>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	1a1b      	subs	r3, r3, r0
 8000df6:	e78f      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000df8:	2300      	movs	r3, #0
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	469b      	mov	fp, r3
 8000dfe:	e78b      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000e00:	4651      	mov	r1, sl
 8000e02:	2203      	movs	r2, #3
 8000e04:	e788      	b.n	8000d18 <__aeabi_ddiv+0x7c>
 8000e06:	2300      	movs	r3, #0
 8000e08:	4698      	mov	r8, r3
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	2604      	movs	r6, #4
 8000e0e:	2400      	movs	r4, #0
 8000e10:	9303      	str	r3, [sp, #12]
 8000e12:	e767      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000e14:	2303      	movs	r3, #3
 8000e16:	46b1      	mov	r9, r6
 8000e18:	9303      	str	r3, [sp, #12]
 8000e1a:	260c      	movs	r6, #12
 8000e1c:	e762      	b.n	8000ce4 <__aeabi_ddiv+0x48>
 8000e1e:	2a03      	cmp	r2, #3
 8000e20:	d100      	bne.n	8000e24 <__aeabi_ddiv+0x188>
 8000e22:	e25c      	b.n	80012de <__aeabi_ddiv+0x642>
 8000e24:	9b01      	ldr	r3, [sp, #4]
 8000e26:	2a01      	cmp	r2, #1
 8000e28:	d000      	beq.n	8000e2c <__aeabi_ddiv+0x190>
 8000e2a:	e1e4      	b.n	80011f6 <__aeabi_ddiv+0x55a>
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	469c      	mov	ip, r3
 8000e30:	2300      	movs	r3, #0
 8000e32:	2400      	movs	r4, #0
 8000e34:	2200      	movs	r2, #0
 8000e36:	4698      	mov	r8, r3
 8000e38:	2100      	movs	r1, #0
 8000e3a:	0312      	lsls	r2, r2, #12
 8000e3c:	0b13      	lsrs	r3, r2, #12
 8000e3e:	0d0a      	lsrs	r2, r1, #20
 8000e40:	0512      	lsls	r2, r2, #20
 8000e42:	431a      	orrs	r2, r3
 8000e44:	0523      	lsls	r3, r4, #20
 8000e46:	4c12      	ldr	r4, [pc, #72]	; (8000e90 <__aeabi_ddiv+0x1f4>)
 8000e48:	4640      	mov	r0, r8
 8000e4a:	4022      	ands	r2, r4
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	4662      	mov	r2, ip
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	07d2      	lsls	r2, r2, #31
 8000e54:	085b      	lsrs	r3, r3, #1
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0019      	movs	r1, r3
 8000e5a:	b007      	add	sp, #28
 8000e5c:	bc3c      	pop	{r2, r3, r4, r5}
 8000e5e:	4690      	mov	r8, r2
 8000e60:	4699      	mov	r9, r3
 8000e62:	46a2      	mov	sl, r4
 8000e64:	46ab      	mov	fp, r5
 8000e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e68:	2300      	movs	r3, #0
 8000e6a:	2280      	movs	r2, #128	; 0x80
 8000e6c:	469c      	mov	ip, r3
 8000e6e:	0312      	lsls	r2, r2, #12
 8000e70:	4698      	mov	r8, r3
 8000e72:	4c03      	ldr	r4, [pc, #12]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000e74:	e7e0      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8000e76:	2300      	movs	r3, #0
 8000e78:	4c01      	ldr	r4, [pc, #4]	; (8000e80 <__aeabi_ddiv+0x1e4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	4698      	mov	r8, r3
 8000e7e:	e7db      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8000e80:	000007ff 	.word	0x000007ff
 8000e84:	fffffc01 	.word	0xfffffc01
 8000e88:	08006a98 	.word	0x08006a98
 8000e8c:	fffffc0d 	.word	0xfffffc0d
 8000e90:	800fffff 	.word	0x800fffff
 8000e94:	45d9      	cmp	r9, fp
 8000e96:	d900      	bls.n	8000e9a <__aeabi_ddiv+0x1fe>
 8000e98:	e139      	b.n	800110e <__aeabi_ddiv+0x472>
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x202>
 8000e9c:	e134      	b.n	8001108 <__aeabi_ddiv+0x46c>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	4646      	mov	r6, r8
 8000ea2:	464d      	mov	r5, r9
 8000ea4:	469a      	mov	sl, r3
 8000ea6:	3c01      	subs	r4, #1
 8000ea8:	465b      	mov	r3, fp
 8000eaa:	0e0a      	lsrs	r2, r1, #24
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	020b      	lsls	r3, r1, #8
 8000eb2:	0c17      	lsrs	r7, r2, #16
 8000eb4:	9303      	str	r3, [sp, #12]
 8000eb6:	0413      	lsls	r3, r2, #16
 8000eb8:	0c1b      	lsrs	r3, r3, #16
 8000eba:	0039      	movs	r1, r7
 8000ebc:	0028      	movs	r0, r5
 8000ebe:	4690      	mov	r8, r2
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	f7ff f947 	bl	8000154 <__udivsi3>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	9b01      	ldr	r3, [sp, #4]
 8000eca:	4683      	mov	fp, r0
 8000ecc:	435a      	muls	r2, r3
 8000ece:	0028      	movs	r0, r5
 8000ed0:	0039      	movs	r1, r7
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	f7ff f9c4 	bl	8000260 <__aeabi_uidivmod>
 8000ed8:	0c35      	lsrs	r5, r6, #16
 8000eda:	0409      	lsls	r1, r1, #16
 8000edc:	430d      	orrs	r5, r1
 8000ede:	45a9      	cmp	r9, r5
 8000ee0:	d90d      	bls.n	8000efe <__aeabi_ddiv+0x262>
 8000ee2:	465b      	mov	r3, fp
 8000ee4:	4445      	add	r5, r8
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	45a8      	cmp	r8, r5
 8000eea:	d900      	bls.n	8000eee <__aeabi_ddiv+0x252>
 8000eec:	e13a      	b.n	8001164 <__aeabi_ddiv+0x4c8>
 8000eee:	45a9      	cmp	r9, r5
 8000ef0:	d800      	bhi.n	8000ef4 <__aeabi_ddiv+0x258>
 8000ef2:	e137      	b.n	8001164 <__aeabi_ddiv+0x4c8>
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	425b      	negs	r3, r3
 8000ef8:	469c      	mov	ip, r3
 8000efa:	4445      	add	r5, r8
 8000efc:	44e3      	add	fp, ip
 8000efe:	464b      	mov	r3, r9
 8000f00:	1aeb      	subs	r3, r5, r3
 8000f02:	0039      	movs	r1, r7
 8000f04:	0018      	movs	r0, r3
 8000f06:	9304      	str	r3, [sp, #16]
 8000f08:	f7ff f924 	bl	8000154 <__udivsi3>
 8000f0c:	9b01      	ldr	r3, [sp, #4]
 8000f0e:	0005      	movs	r5, r0
 8000f10:	4343      	muls	r3, r0
 8000f12:	0039      	movs	r1, r7
 8000f14:	9804      	ldr	r0, [sp, #16]
 8000f16:	4699      	mov	r9, r3
 8000f18:	f7ff f9a2 	bl	8000260 <__aeabi_uidivmod>
 8000f1c:	0433      	lsls	r3, r6, #16
 8000f1e:	0409      	lsls	r1, r1, #16
 8000f20:	0c1b      	lsrs	r3, r3, #16
 8000f22:	430b      	orrs	r3, r1
 8000f24:	4599      	cmp	r9, r3
 8000f26:	d909      	bls.n	8000f3c <__aeabi_ddiv+0x2a0>
 8000f28:	4443      	add	r3, r8
 8000f2a:	1e6a      	subs	r2, r5, #1
 8000f2c:	4598      	cmp	r8, r3
 8000f2e:	d900      	bls.n	8000f32 <__aeabi_ddiv+0x296>
 8000f30:	e11a      	b.n	8001168 <__aeabi_ddiv+0x4cc>
 8000f32:	4599      	cmp	r9, r3
 8000f34:	d800      	bhi.n	8000f38 <__aeabi_ddiv+0x29c>
 8000f36:	e117      	b.n	8001168 <__aeabi_ddiv+0x4cc>
 8000f38:	3d02      	subs	r5, #2
 8000f3a:	4443      	add	r3, r8
 8000f3c:	464a      	mov	r2, r9
 8000f3e:	1a9b      	subs	r3, r3, r2
 8000f40:	465a      	mov	r2, fp
 8000f42:	0412      	lsls	r2, r2, #16
 8000f44:	432a      	orrs	r2, r5
 8000f46:	9903      	ldr	r1, [sp, #12]
 8000f48:	4693      	mov	fp, r2
 8000f4a:	0c10      	lsrs	r0, r2, #16
 8000f4c:	0c0a      	lsrs	r2, r1, #16
 8000f4e:	4691      	mov	r9, r2
 8000f50:	0409      	lsls	r1, r1, #16
 8000f52:	465a      	mov	r2, fp
 8000f54:	0c09      	lsrs	r1, r1, #16
 8000f56:	464e      	mov	r6, r9
 8000f58:	000d      	movs	r5, r1
 8000f5a:	0412      	lsls	r2, r2, #16
 8000f5c:	0c12      	lsrs	r2, r2, #16
 8000f5e:	4345      	muls	r5, r0
 8000f60:	9105      	str	r1, [sp, #20]
 8000f62:	4351      	muls	r1, r2
 8000f64:	4372      	muls	r2, r6
 8000f66:	4370      	muls	r0, r6
 8000f68:	1952      	adds	r2, r2, r5
 8000f6a:	0c0e      	lsrs	r6, r1, #16
 8000f6c:	18b2      	adds	r2, r6, r2
 8000f6e:	4295      	cmp	r5, r2
 8000f70:	d903      	bls.n	8000f7a <__aeabi_ddiv+0x2de>
 8000f72:	2580      	movs	r5, #128	; 0x80
 8000f74:	026d      	lsls	r5, r5, #9
 8000f76:	46ac      	mov	ip, r5
 8000f78:	4460      	add	r0, ip
 8000f7a:	0c15      	lsrs	r5, r2, #16
 8000f7c:	0409      	lsls	r1, r1, #16
 8000f7e:	0412      	lsls	r2, r2, #16
 8000f80:	0c09      	lsrs	r1, r1, #16
 8000f82:	1828      	adds	r0, r5, r0
 8000f84:	1852      	adds	r2, r2, r1
 8000f86:	4283      	cmp	r3, r0
 8000f88:	d200      	bcs.n	8000f8c <__aeabi_ddiv+0x2f0>
 8000f8a:	e0ce      	b.n	800112a <__aeabi_ddiv+0x48e>
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_ddiv+0x2f4>
 8000f8e:	e0c8      	b.n	8001122 <__aeabi_ddiv+0x486>
 8000f90:	1a1d      	subs	r5, r3, r0
 8000f92:	4653      	mov	r3, sl
 8000f94:	1a9e      	subs	r6, r3, r2
 8000f96:	45b2      	cmp	sl, r6
 8000f98:	4192      	sbcs	r2, r2
 8000f9a:	4252      	negs	r2, r2
 8000f9c:	1aab      	subs	r3, r5, r2
 8000f9e:	469a      	mov	sl, r3
 8000fa0:	4598      	cmp	r8, r3
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_ddiv+0x30a>
 8000fa4:	e117      	b.n	80011d6 <__aeabi_ddiv+0x53a>
 8000fa6:	0039      	movs	r1, r7
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff f8d3 	bl	8000154 <__udivsi3>
 8000fae:	9b01      	ldr	r3, [sp, #4]
 8000fb0:	0005      	movs	r5, r0
 8000fb2:	4343      	muls	r3, r0
 8000fb4:	0039      	movs	r1, r7
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	9304      	str	r3, [sp, #16]
 8000fba:	f7ff f951 	bl	8000260 <__aeabi_uidivmod>
 8000fbe:	9804      	ldr	r0, [sp, #16]
 8000fc0:	040b      	lsls	r3, r1, #16
 8000fc2:	0c31      	lsrs	r1, r6, #16
 8000fc4:	4319      	orrs	r1, r3
 8000fc6:	4288      	cmp	r0, r1
 8000fc8:	d909      	bls.n	8000fde <__aeabi_ddiv+0x342>
 8000fca:	4441      	add	r1, r8
 8000fcc:	1e6b      	subs	r3, r5, #1
 8000fce:	4588      	cmp	r8, r1
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x338>
 8000fd2:	e107      	b.n	80011e4 <__aeabi_ddiv+0x548>
 8000fd4:	4288      	cmp	r0, r1
 8000fd6:	d800      	bhi.n	8000fda <__aeabi_ddiv+0x33e>
 8000fd8:	e104      	b.n	80011e4 <__aeabi_ddiv+0x548>
 8000fda:	3d02      	subs	r5, #2
 8000fdc:	4441      	add	r1, r8
 8000fde:	9b04      	ldr	r3, [sp, #16]
 8000fe0:	1acb      	subs	r3, r1, r3
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	0039      	movs	r1, r7
 8000fe6:	9304      	str	r3, [sp, #16]
 8000fe8:	f7ff f8b4 	bl	8000154 <__udivsi3>
 8000fec:	9b01      	ldr	r3, [sp, #4]
 8000fee:	4682      	mov	sl, r0
 8000ff0:	4343      	muls	r3, r0
 8000ff2:	0039      	movs	r1, r7
 8000ff4:	9804      	ldr	r0, [sp, #16]
 8000ff6:	9301      	str	r3, [sp, #4]
 8000ff8:	f7ff f932 	bl	8000260 <__aeabi_uidivmod>
 8000ffc:	9801      	ldr	r0, [sp, #4]
 8000ffe:	040b      	lsls	r3, r1, #16
 8001000:	0431      	lsls	r1, r6, #16
 8001002:	0c09      	lsrs	r1, r1, #16
 8001004:	4319      	orrs	r1, r3
 8001006:	4288      	cmp	r0, r1
 8001008:	d90d      	bls.n	8001026 <__aeabi_ddiv+0x38a>
 800100a:	4653      	mov	r3, sl
 800100c:	4441      	add	r1, r8
 800100e:	3b01      	subs	r3, #1
 8001010:	4588      	cmp	r8, r1
 8001012:	d900      	bls.n	8001016 <__aeabi_ddiv+0x37a>
 8001014:	e0e8      	b.n	80011e8 <__aeabi_ddiv+0x54c>
 8001016:	4288      	cmp	r0, r1
 8001018:	d800      	bhi.n	800101c <__aeabi_ddiv+0x380>
 800101a:	e0e5      	b.n	80011e8 <__aeabi_ddiv+0x54c>
 800101c:	2302      	movs	r3, #2
 800101e:	425b      	negs	r3, r3
 8001020:	469c      	mov	ip, r3
 8001022:	4441      	add	r1, r8
 8001024:	44e2      	add	sl, ip
 8001026:	9b01      	ldr	r3, [sp, #4]
 8001028:	042d      	lsls	r5, r5, #16
 800102a:	1ace      	subs	r6, r1, r3
 800102c:	4651      	mov	r1, sl
 800102e:	4329      	orrs	r1, r5
 8001030:	9d05      	ldr	r5, [sp, #20]
 8001032:	464f      	mov	r7, r9
 8001034:	002a      	movs	r2, r5
 8001036:	040b      	lsls	r3, r1, #16
 8001038:	0c08      	lsrs	r0, r1, #16
 800103a:	0c1b      	lsrs	r3, r3, #16
 800103c:	435a      	muls	r2, r3
 800103e:	4345      	muls	r5, r0
 8001040:	437b      	muls	r3, r7
 8001042:	4378      	muls	r0, r7
 8001044:	195b      	adds	r3, r3, r5
 8001046:	0c17      	lsrs	r7, r2, #16
 8001048:	18fb      	adds	r3, r7, r3
 800104a:	429d      	cmp	r5, r3
 800104c:	d903      	bls.n	8001056 <__aeabi_ddiv+0x3ba>
 800104e:	2580      	movs	r5, #128	; 0x80
 8001050:	026d      	lsls	r5, r5, #9
 8001052:	46ac      	mov	ip, r5
 8001054:	4460      	add	r0, ip
 8001056:	0c1d      	lsrs	r5, r3, #16
 8001058:	0412      	lsls	r2, r2, #16
 800105a:	041b      	lsls	r3, r3, #16
 800105c:	0c12      	lsrs	r2, r2, #16
 800105e:	1828      	adds	r0, r5, r0
 8001060:	189b      	adds	r3, r3, r2
 8001062:	4286      	cmp	r6, r0
 8001064:	d200      	bcs.n	8001068 <__aeabi_ddiv+0x3cc>
 8001066:	e093      	b.n	8001190 <__aeabi_ddiv+0x4f4>
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x3d0>
 800106a:	e08e      	b.n	800118a <__aeabi_ddiv+0x4ee>
 800106c:	2301      	movs	r3, #1
 800106e:	4319      	orrs	r1, r3
 8001070:	4ba0      	ldr	r3, [pc, #640]	; (80012f4 <__aeabi_ddiv+0x658>)
 8001072:	18e3      	adds	r3, r4, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_ddiv+0x3de>
 8001078:	e099      	b.n	80011ae <__aeabi_ddiv+0x512>
 800107a:	074a      	lsls	r2, r1, #29
 800107c:	d000      	beq.n	8001080 <__aeabi_ddiv+0x3e4>
 800107e:	e09e      	b.n	80011be <__aeabi_ddiv+0x522>
 8001080:	465a      	mov	r2, fp
 8001082:	01d2      	lsls	r2, r2, #7
 8001084:	d506      	bpl.n	8001094 <__aeabi_ddiv+0x3f8>
 8001086:	465a      	mov	r2, fp
 8001088:	4b9b      	ldr	r3, [pc, #620]	; (80012f8 <__aeabi_ddiv+0x65c>)
 800108a:	401a      	ands	r2, r3
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	4693      	mov	fp, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	18e3      	adds	r3, r4, r3
 8001094:	4a99      	ldr	r2, [pc, #612]	; (80012fc <__aeabi_ddiv+0x660>)
 8001096:	4293      	cmp	r3, r2
 8001098:	dd68      	ble.n	800116c <__aeabi_ddiv+0x4d0>
 800109a:	2301      	movs	r3, #1
 800109c:	9a02      	ldr	r2, [sp, #8]
 800109e:	4c98      	ldr	r4, [pc, #608]	; (8001300 <__aeabi_ddiv+0x664>)
 80010a0:	401a      	ands	r2, r3
 80010a2:	2300      	movs	r3, #0
 80010a4:	4694      	mov	ip, r2
 80010a6:	4698      	mov	r8, r3
 80010a8:	2200      	movs	r2, #0
 80010aa:	e6c5      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	464b      	mov	r3, r9
 80010b0:	0312      	lsls	r2, r2, #12
 80010b2:	4213      	tst	r3, r2
 80010b4:	d00a      	beq.n	80010cc <__aeabi_ddiv+0x430>
 80010b6:	465b      	mov	r3, fp
 80010b8:	4213      	tst	r3, r2
 80010ba:	d106      	bne.n	80010ca <__aeabi_ddiv+0x42e>
 80010bc:	431a      	orrs	r2, r3
 80010be:	0312      	lsls	r2, r2, #12
 80010c0:	0b12      	lsrs	r2, r2, #12
 80010c2:	46ac      	mov	ip, r5
 80010c4:	4688      	mov	r8, r1
 80010c6:	4c8e      	ldr	r4, [pc, #568]	; (8001300 <__aeabi_ddiv+0x664>)
 80010c8:	e6b6      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80010ca:	464b      	mov	r3, r9
 80010cc:	431a      	orrs	r2, r3
 80010ce:	0312      	lsls	r2, r2, #12
 80010d0:	0b12      	lsrs	r2, r2, #12
 80010d2:	46bc      	mov	ip, r7
 80010d4:	4c8a      	ldr	r4, [pc, #552]	; (8001300 <__aeabi_ddiv+0x664>)
 80010d6:	e6af      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80010d8:	0003      	movs	r3, r0
 80010da:	465a      	mov	r2, fp
 80010dc:	3b28      	subs	r3, #40	; 0x28
 80010de:	409a      	lsls	r2, r3
 80010e0:	2300      	movs	r3, #0
 80010e2:	4691      	mov	r9, r2
 80010e4:	4698      	mov	r8, r3
 80010e6:	e657      	b.n	8000d98 <__aeabi_ddiv+0xfc>
 80010e8:	4658      	mov	r0, fp
 80010ea:	f001 f86f 	bl	80021cc <__clzsi2>
 80010ee:	3020      	adds	r0, #32
 80010f0:	e640      	b.n	8000d74 <__aeabi_ddiv+0xd8>
 80010f2:	0003      	movs	r3, r0
 80010f4:	4652      	mov	r2, sl
 80010f6:	3b28      	subs	r3, #40	; 0x28
 80010f8:	409a      	lsls	r2, r3
 80010fa:	2100      	movs	r1, #0
 80010fc:	4693      	mov	fp, r2
 80010fe:	e677      	b.n	8000df0 <__aeabi_ddiv+0x154>
 8001100:	f001 f864 	bl	80021cc <__clzsi2>
 8001104:	3020      	adds	r0, #32
 8001106:	e65f      	b.n	8000dc8 <__aeabi_ddiv+0x12c>
 8001108:	4588      	cmp	r8, r1
 800110a:	d200      	bcs.n	800110e <__aeabi_ddiv+0x472>
 800110c:	e6c7      	b.n	8000e9e <__aeabi_ddiv+0x202>
 800110e:	464b      	mov	r3, r9
 8001110:	07de      	lsls	r6, r3, #31
 8001112:	085d      	lsrs	r5, r3, #1
 8001114:	4643      	mov	r3, r8
 8001116:	085b      	lsrs	r3, r3, #1
 8001118:	431e      	orrs	r6, r3
 800111a:	4643      	mov	r3, r8
 800111c:	07db      	lsls	r3, r3, #31
 800111e:	469a      	mov	sl, r3
 8001120:	e6c2      	b.n	8000ea8 <__aeabi_ddiv+0x20c>
 8001122:	2500      	movs	r5, #0
 8001124:	4592      	cmp	sl, r2
 8001126:	d300      	bcc.n	800112a <__aeabi_ddiv+0x48e>
 8001128:	e733      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 800112a:	9e03      	ldr	r6, [sp, #12]
 800112c:	4659      	mov	r1, fp
 800112e:	46b4      	mov	ip, r6
 8001130:	44e2      	add	sl, ip
 8001132:	45b2      	cmp	sl, r6
 8001134:	41ad      	sbcs	r5, r5
 8001136:	426d      	negs	r5, r5
 8001138:	4445      	add	r5, r8
 800113a:	18eb      	adds	r3, r5, r3
 800113c:	3901      	subs	r1, #1
 800113e:	4598      	cmp	r8, r3
 8001140:	d207      	bcs.n	8001152 <__aeabi_ddiv+0x4b6>
 8001142:	4298      	cmp	r0, r3
 8001144:	d900      	bls.n	8001148 <__aeabi_ddiv+0x4ac>
 8001146:	e07f      	b.n	8001248 <__aeabi_ddiv+0x5ac>
 8001148:	d100      	bne.n	800114c <__aeabi_ddiv+0x4b0>
 800114a:	e0bc      	b.n	80012c6 <__aeabi_ddiv+0x62a>
 800114c:	1a1d      	subs	r5, r3, r0
 800114e:	468b      	mov	fp, r1
 8001150:	e71f      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 8001152:	4598      	cmp	r8, r3
 8001154:	d1fa      	bne.n	800114c <__aeabi_ddiv+0x4b0>
 8001156:	9d03      	ldr	r5, [sp, #12]
 8001158:	4555      	cmp	r5, sl
 800115a:	d9f2      	bls.n	8001142 <__aeabi_ddiv+0x4a6>
 800115c:	4643      	mov	r3, r8
 800115e:	468b      	mov	fp, r1
 8001160:	1a1d      	subs	r5, r3, r0
 8001162:	e716      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 8001164:	469b      	mov	fp, r3
 8001166:	e6ca      	b.n	8000efe <__aeabi_ddiv+0x262>
 8001168:	0015      	movs	r5, r2
 800116a:	e6e7      	b.n	8000f3c <__aeabi_ddiv+0x2a0>
 800116c:	465a      	mov	r2, fp
 800116e:	08c9      	lsrs	r1, r1, #3
 8001170:	0752      	lsls	r2, r2, #29
 8001172:	430a      	orrs	r2, r1
 8001174:	055b      	lsls	r3, r3, #21
 8001176:	4690      	mov	r8, r2
 8001178:	0d5c      	lsrs	r4, r3, #21
 800117a:	465a      	mov	r2, fp
 800117c:	2301      	movs	r3, #1
 800117e:	9902      	ldr	r1, [sp, #8]
 8001180:	0252      	lsls	r2, r2, #9
 8001182:	4019      	ands	r1, r3
 8001184:	0b12      	lsrs	r2, r2, #12
 8001186:	468c      	mov	ip, r1
 8001188:	e656      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 800118a:	2b00      	cmp	r3, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_ddiv+0x4f4>
 800118e:	e76f      	b.n	8001070 <__aeabi_ddiv+0x3d4>
 8001190:	4446      	add	r6, r8
 8001192:	1e4a      	subs	r2, r1, #1
 8001194:	45b0      	cmp	r8, r6
 8001196:	d929      	bls.n	80011ec <__aeabi_ddiv+0x550>
 8001198:	0011      	movs	r1, r2
 800119a:	4286      	cmp	r6, r0
 800119c:	d000      	beq.n	80011a0 <__aeabi_ddiv+0x504>
 800119e:	e765      	b.n	800106c <__aeabi_ddiv+0x3d0>
 80011a0:	9a03      	ldr	r2, [sp, #12]
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d000      	beq.n	80011a8 <__aeabi_ddiv+0x50c>
 80011a6:	e761      	b.n	800106c <__aeabi_ddiv+0x3d0>
 80011a8:	e762      	b.n	8001070 <__aeabi_ddiv+0x3d4>
 80011aa:	2101      	movs	r1, #1
 80011ac:	4249      	negs	r1, r1
 80011ae:	2001      	movs	r0, #1
 80011b0:	1ac2      	subs	r2, r0, r3
 80011b2:	2a38      	cmp	r2, #56	; 0x38
 80011b4:	dd21      	ble.n	80011fa <__aeabi_ddiv+0x55e>
 80011b6:	9b02      	ldr	r3, [sp, #8]
 80011b8:	4003      	ands	r3, r0
 80011ba:	469c      	mov	ip, r3
 80011bc:	e638      	b.n	8000e30 <__aeabi_ddiv+0x194>
 80011be:	220f      	movs	r2, #15
 80011c0:	400a      	ands	r2, r1
 80011c2:	2a04      	cmp	r2, #4
 80011c4:	d100      	bne.n	80011c8 <__aeabi_ddiv+0x52c>
 80011c6:	e75b      	b.n	8001080 <__aeabi_ddiv+0x3e4>
 80011c8:	000a      	movs	r2, r1
 80011ca:	1d11      	adds	r1, r2, #4
 80011cc:	4291      	cmp	r1, r2
 80011ce:	4192      	sbcs	r2, r2
 80011d0:	4252      	negs	r2, r2
 80011d2:	4493      	add	fp, r2
 80011d4:	e754      	b.n	8001080 <__aeabi_ddiv+0x3e4>
 80011d6:	4b47      	ldr	r3, [pc, #284]	; (80012f4 <__aeabi_ddiv+0x658>)
 80011d8:	18e3      	adds	r3, r4, r3
 80011da:	2b00      	cmp	r3, #0
 80011dc:	dde5      	ble.n	80011aa <__aeabi_ddiv+0x50e>
 80011de:	2201      	movs	r2, #1
 80011e0:	4252      	negs	r2, r2
 80011e2:	e7f2      	b.n	80011ca <__aeabi_ddiv+0x52e>
 80011e4:	001d      	movs	r5, r3
 80011e6:	e6fa      	b.n	8000fde <__aeabi_ddiv+0x342>
 80011e8:	469a      	mov	sl, r3
 80011ea:	e71c      	b.n	8001026 <__aeabi_ddiv+0x38a>
 80011ec:	42b0      	cmp	r0, r6
 80011ee:	d839      	bhi.n	8001264 <__aeabi_ddiv+0x5c8>
 80011f0:	d06e      	beq.n	80012d0 <__aeabi_ddiv+0x634>
 80011f2:	0011      	movs	r1, r2
 80011f4:	e73a      	b.n	800106c <__aeabi_ddiv+0x3d0>
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	e73a      	b.n	8001070 <__aeabi_ddiv+0x3d4>
 80011fa:	2a1f      	cmp	r2, #31
 80011fc:	dc3c      	bgt.n	8001278 <__aeabi_ddiv+0x5dc>
 80011fe:	2320      	movs	r3, #32
 8001200:	1a9b      	subs	r3, r3, r2
 8001202:	000c      	movs	r4, r1
 8001204:	4658      	mov	r0, fp
 8001206:	4099      	lsls	r1, r3
 8001208:	4098      	lsls	r0, r3
 800120a:	1e4b      	subs	r3, r1, #1
 800120c:	4199      	sbcs	r1, r3
 800120e:	465b      	mov	r3, fp
 8001210:	40d4      	lsrs	r4, r2
 8001212:	40d3      	lsrs	r3, r2
 8001214:	4320      	orrs	r0, r4
 8001216:	4308      	orrs	r0, r1
 8001218:	001a      	movs	r2, r3
 800121a:	0743      	lsls	r3, r0, #29
 800121c:	d009      	beq.n	8001232 <__aeabi_ddiv+0x596>
 800121e:	230f      	movs	r3, #15
 8001220:	4003      	ands	r3, r0
 8001222:	2b04      	cmp	r3, #4
 8001224:	d005      	beq.n	8001232 <__aeabi_ddiv+0x596>
 8001226:	0001      	movs	r1, r0
 8001228:	1d08      	adds	r0, r1, #4
 800122a:	4288      	cmp	r0, r1
 800122c:	419b      	sbcs	r3, r3
 800122e:	425b      	negs	r3, r3
 8001230:	18d2      	adds	r2, r2, r3
 8001232:	0213      	lsls	r3, r2, #8
 8001234:	d53a      	bpl.n	80012ac <__aeabi_ddiv+0x610>
 8001236:	2301      	movs	r3, #1
 8001238:	9a02      	ldr	r2, [sp, #8]
 800123a:	2401      	movs	r4, #1
 800123c:	401a      	ands	r2, r3
 800123e:	2300      	movs	r3, #0
 8001240:	4694      	mov	ip, r2
 8001242:	4698      	mov	r8, r3
 8001244:	2200      	movs	r2, #0
 8001246:	e5f7      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 8001248:	2102      	movs	r1, #2
 800124a:	4249      	negs	r1, r1
 800124c:	468c      	mov	ip, r1
 800124e:	9d03      	ldr	r5, [sp, #12]
 8001250:	44e3      	add	fp, ip
 8001252:	46ac      	mov	ip, r5
 8001254:	44e2      	add	sl, ip
 8001256:	45aa      	cmp	sl, r5
 8001258:	41ad      	sbcs	r5, r5
 800125a:	426d      	negs	r5, r5
 800125c:	4445      	add	r5, r8
 800125e:	18ed      	adds	r5, r5, r3
 8001260:	1a2d      	subs	r5, r5, r0
 8001262:	e696      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 8001264:	1e8a      	subs	r2, r1, #2
 8001266:	9903      	ldr	r1, [sp, #12]
 8001268:	004d      	lsls	r5, r1, #1
 800126a:	428d      	cmp	r5, r1
 800126c:	4189      	sbcs	r1, r1
 800126e:	4249      	negs	r1, r1
 8001270:	4441      	add	r1, r8
 8001272:	1876      	adds	r6, r6, r1
 8001274:	9503      	str	r5, [sp, #12]
 8001276:	e78f      	b.n	8001198 <__aeabi_ddiv+0x4fc>
 8001278:	201f      	movs	r0, #31
 800127a:	4240      	negs	r0, r0
 800127c:	1ac3      	subs	r3, r0, r3
 800127e:	4658      	mov	r0, fp
 8001280:	40d8      	lsrs	r0, r3
 8001282:	0003      	movs	r3, r0
 8001284:	2a20      	cmp	r2, #32
 8001286:	d028      	beq.n	80012da <__aeabi_ddiv+0x63e>
 8001288:	2040      	movs	r0, #64	; 0x40
 800128a:	465d      	mov	r5, fp
 800128c:	1a82      	subs	r2, r0, r2
 800128e:	4095      	lsls	r5, r2
 8001290:	4329      	orrs	r1, r5
 8001292:	1e4a      	subs	r2, r1, #1
 8001294:	4191      	sbcs	r1, r2
 8001296:	4319      	orrs	r1, r3
 8001298:	2307      	movs	r3, #7
 800129a:	2200      	movs	r2, #0
 800129c:	400b      	ands	r3, r1
 800129e:	d009      	beq.n	80012b4 <__aeabi_ddiv+0x618>
 80012a0:	230f      	movs	r3, #15
 80012a2:	2200      	movs	r2, #0
 80012a4:	400b      	ands	r3, r1
 80012a6:	0008      	movs	r0, r1
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	d1bd      	bne.n	8001228 <__aeabi_ddiv+0x58c>
 80012ac:	0001      	movs	r1, r0
 80012ae:	0753      	lsls	r3, r2, #29
 80012b0:	0252      	lsls	r2, r2, #9
 80012b2:	0b12      	lsrs	r2, r2, #12
 80012b4:	08c9      	lsrs	r1, r1, #3
 80012b6:	4319      	orrs	r1, r3
 80012b8:	2301      	movs	r3, #1
 80012ba:	4688      	mov	r8, r1
 80012bc:	9902      	ldr	r1, [sp, #8]
 80012be:	2400      	movs	r4, #0
 80012c0:	4019      	ands	r1, r3
 80012c2:	468c      	mov	ip, r1
 80012c4:	e5b8      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80012c6:	4552      	cmp	r2, sl
 80012c8:	d8be      	bhi.n	8001248 <__aeabi_ddiv+0x5ac>
 80012ca:	468b      	mov	fp, r1
 80012cc:	2500      	movs	r5, #0
 80012ce:	e660      	b.n	8000f92 <__aeabi_ddiv+0x2f6>
 80012d0:	9d03      	ldr	r5, [sp, #12]
 80012d2:	429d      	cmp	r5, r3
 80012d4:	d3c6      	bcc.n	8001264 <__aeabi_ddiv+0x5c8>
 80012d6:	0011      	movs	r1, r2
 80012d8:	e762      	b.n	80011a0 <__aeabi_ddiv+0x504>
 80012da:	2500      	movs	r5, #0
 80012dc:	e7d8      	b.n	8001290 <__aeabi_ddiv+0x5f4>
 80012de:	2280      	movs	r2, #128	; 0x80
 80012e0:	465b      	mov	r3, fp
 80012e2:	0312      	lsls	r2, r2, #12
 80012e4:	431a      	orrs	r2, r3
 80012e6:	9b01      	ldr	r3, [sp, #4]
 80012e8:	0312      	lsls	r2, r2, #12
 80012ea:	0b12      	lsrs	r2, r2, #12
 80012ec:	469c      	mov	ip, r3
 80012ee:	4688      	mov	r8, r1
 80012f0:	4c03      	ldr	r4, [pc, #12]	; (8001300 <__aeabi_ddiv+0x664>)
 80012f2:	e5a1      	b.n	8000e38 <__aeabi_ddiv+0x19c>
 80012f4:	000003ff 	.word	0x000003ff
 80012f8:	feffffff 	.word	0xfeffffff
 80012fc:	000007fe 	.word	0x000007fe
 8001300:	000007ff 	.word	0x000007ff

08001304 <__eqdf2>:
 8001304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001306:	464f      	mov	r7, r9
 8001308:	4646      	mov	r6, r8
 800130a:	46d6      	mov	lr, sl
 800130c:	005c      	lsls	r4, r3, #1
 800130e:	b5c0      	push	{r6, r7, lr}
 8001310:	031f      	lsls	r7, r3, #12
 8001312:	0fdb      	lsrs	r3, r3, #31
 8001314:	469a      	mov	sl, r3
 8001316:	4b17      	ldr	r3, [pc, #92]	; (8001374 <__eqdf2+0x70>)
 8001318:	030e      	lsls	r6, r1, #12
 800131a:	004d      	lsls	r5, r1, #1
 800131c:	4684      	mov	ip, r0
 800131e:	4680      	mov	r8, r0
 8001320:	0b36      	lsrs	r6, r6, #12
 8001322:	0d6d      	lsrs	r5, r5, #21
 8001324:	0fc9      	lsrs	r1, r1, #31
 8001326:	4691      	mov	r9, r2
 8001328:	0b3f      	lsrs	r7, r7, #12
 800132a:	0d64      	lsrs	r4, r4, #21
 800132c:	2001      	movs	r0, #1
 800132e:	429d      	cmp	r5, r3
 8001330:	d008      	beq.n	8001344 <__eqdf2+0x40>
 8001332:	429c      	cmp	r4, r3
 8001334:	d001      	beq.n	800133a <__eqdf2+0x36>
 8001336:	42a5      	cmp	r5, r4
 8001338:	d00b      	beq.n	8001352 <__eqdf2+0x4e>
 800133a:	bc1c      	pop	{r2, r3, r4}
 800133c:	4690      	mov	r8, r2
 800133e:	4699      	mov	r9, r3
 8001340:	46a2      	mov	sl, r4
 8001342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001344:	4663      	mov	r3, ip
 8001346:	4333      	orrs	r3, r6
 8001348:	d1f7      	bne.n	800133a <__eqdf2+0x36>
 800134a:	42ac      	cmp	r4, r5
 800134c:	d1f5      	bne.n	800133a <__eqdf2+0x36>
 800134e:	433a      	orrs	r2, r7
 8001350:	d1f3      	bne.n	800133a <__eqdf2+0x36>
 8001352:	2001      	movs	r0, #1
 8001354:	42be      	cmp	r6, r7
 8001356:	d1f0      	bne.n	800133a <__eqdf2+0x36>
 8001358:	45c8      	cmp	r8, r9
 800135a:	d1ee      	bne.n	800133a <__eqdf2+0x36>
 800135c:	4551      	cmp	r1, sl
 800135e:	d007      	beq.n	8001370 <__eqdf2+0x6c>
 8001360:	2d00      	cmp	r5, #0
 8001362:	d1ea      	bne.n	800133a <__eqdf2+0x36>
 8001364:	4663      	mov	r3, ip
 8001366:	431e      	orrs	r6, r3
 8001368:	0030      	movs	r0, r6
 800136a:	1e46      	subs	r6, r0, #1
 800136c:	41b0      	sbcs	r0, r6
 800136e:	e7e4      	b.n	800133a <__eqdf2+0x36>
 8001370:	2000      	movs	r0, #0
 8001372:	e7e2      	b.n	800133a <__eqdf2+0x36>
 8001374:	000007ff 	.word	0x000007ff

08001378 <__gedf2>:
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	4645      	mov	r5, r8
 800137c:	46de      	mov	lr, fp
 800137e:	4657      	mov	r7, sl
 8001380:	464e      	mov	r6, r9
 8001382:	b5e0      	push	{r5, r6, r7, lr}
 8001384:	031f      	lsls	r7, r3, #12
 8001386:	0b3d      	lsrs	r5, r7, #12
 8001388:	4f2c      	ldr	r7, [pc, #176]	; (800143c <__gedf2+0xc4>)
 800138a:	030e      	lsls	r6, r1, #12
 800138c:	004c      	lsls	r4, r1, #1
 800138e:	46ab      	mov	fp, r5
 8001390:	005d      	lsls	r5, r3, #1
 8001392:	4684      	mov	ip, r0
 8001394:	0b36      	lsrs	r6, r6, #12
 8001396:	0d64      	lsrs	r4, r4, #21
 8001398:	0fc9      	lsrs	r1, r1, #31
 800139a:	4690      	mov	r8, r2
 800139c:	0d6d      	lsrs	r5, r5, #21
 800139e:	0fdb      	lsrs	r3, r3, #31
 80013a0:	42bc      	cmp	r4, r7
 80013a2:	d02a      	beq.n	80013fa <__gedf2+0x82>
 80013a4:	4f25      	ldr	r7, [pc, #148]	; (800143c <__gedf2+0xc4>)
 80013a6:	42bd      	cmp	r5, r7
 80013a8:	d02d      	beq.n	8001406 <__gedf2+0x8e>
 80013aa:	2c00      	cmp	r4, #0
 80013ac:	d10f      	bne.n	80013ce <__gedf2+0x56>
 80013ae:	4330      	orrs	r0, r6
 80013b0:	0007      	movs	r7, r0
 80013b2:	4681      	mov	r9, r0
 80013b4:	4278      	negs	r0, r7
 80013b6:	4178      	adcs	r0, r7
 80013b8:	b2c0      	uxtb	r0, r0
 80013ba:	2d00      	cmp	r5, #0
 80013bc:	d117      	bne.n	80013ee <__gedf2+0x76>
 80013be:	465f      	mov	r7, fp
 80013c0:	433a      	orrs	r2, r7
 80013c2:	d114      	bne.n	80013ee <__gedf2+0x76>
 80013c4:	464b      	mov	r3, r9
 80013c6:	2000      	movs	r0, #0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00a      	beq.n	80013e2 <__gedf2+0x6a>
 80013cc:	e006      	b.n	80013dc <__gedf2+0x64>
 80013ce:	2d00      	cmp	r5, #0
 80013d0:	d102      	bne.n	80013d8 <__gedf2+0x60>
 80013d2:	4658      	mov	r0, fp
 80013d4:	4302      	orrs	r2, r0
 80013d6:	d001      	beq.n	80013dc <__gedf2+0x64>
 80013d8:	4299      	cmp	r1, r3
 80013da:	d018      	beq.n	800140e <__gedf2+0x96>
 80013dc:	4248      	negs	r0, r1
 80013de:	2101      	movs	r1, #1
 80013e0:	4308      	orrs	r0, r1
 80013e2:	bc3c      	pop	{r2, r3, r4, r5}
 80013e4:	4690      	mov	r8, r2
 80013e6:	4699      	mov	r9, r3
 80013e8:	46a2      	mov	sl, r4
 80013ea:	46ab      	mov	fp, r5
 80013ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d0f2      	beq.n	80013d8 <__gedf2+0x60>
 80013f2:	2001      	movs	r0, #1
 80013f4:	3b01      	subs	r3, #1
 80013f6:	4318      	orrs	r0, r3
 80013f8:	e7f3      	b.n	80013e2 <__gedf2+0x6a>
 80013fa:	0037      	movs	r7, r6
 80013fc:	4307      	orrs	r7, r0
 80013fe:	d0d1      	beq.n	80013a4 <__gedf2+0x2c>
 8001400:	2002      	movs	r0, #2
 8001402:	4240      	negs	r0, r0
 8001404:	e7ed      	b.n	80013e2 <__gedf2+0x6a>
 8001406:	465f      	mov	r7, fp
 8001408:	4317      	orrs	r7, r2
 800140a:	d0ce      	beq.n	80013aa <__gedf2+0x32>
 800140c:	e7f8      	b.n	8001400 <__gedf2+0x88>
 800140e:	42ac      	cmp	r4, r5
 8001410:	dce4      	bgt.n	80013dc <__gedf2+0x64>
 8001412:	da03      	bge.n	800141c <__gedf2+0xa4>
 8001414:	1e48      	subs	r0, r1, #1
 8001416:	2101      	movs	r1, #1
 8001418:	4308      	orrs	r0, r1
 800141a:	e7e2      	b.n	80013e2 <__gedf2+0x6a>
 800141c:	455e      	cmp	r6, fp
 800141e:	d8dd      	bhi.n	80013dc <__gedf2+0x64>
 8001420:	d006      	beq.n	8001430 <__gedf2+0xb8>
 8001422:	2000      	movs	r0, #0
 8001424:	455e      	cmp	r6, fp
 8001426:	d2dc      	bcs.n	80013e2 <__gedf2+0x6a>
 8001428:	2301      	movs	r3, #1
 800142a:	1e48      	subs	r0, r1, #1
 800142c:	4318      	orrs	r0, r3
 800142e:	e7d8      	b.n	80013e2 <__gedf2+0x6a>
 8001430:	45c4      	cmp	ip, r8
 8001432:	d8d3      	bhi.n	80013dc <__gedf2+0x64>
 8001434:	2000      	movs	r0, #0
 8001436:	45c4      	cmp	ip, r8
 8001438:	d3f6      	bcc.n	8001428 <__gedf2+0xb0>
 800143a:	e7d2      	b.n	80013e2 <__gedf2+0x6a>
 800143c:	000007ff 	.word	0x000007ff

08001440 <__ledf2>:
 8001440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001442:	464e      	mov	r6, r9
 8001444:	4645      	mov	r5, r8
 8001446:	46de      	mov	lr, fp
 8001448:	4657      	mov	r7, sl
 800144a:	005c      	lsls	r4, r3, #1
 800144c:	b5e0      	push	{r5, r6, r7, lr}
 800144e:	031f      	lsls	r7, r3, #12
 8001450:	0fdb      	lsrs	r3, r3, #31
 8001452:	4699      	mov	r9, r3
 8001454:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <__ledf2+0xc0>)
 8001456:	030e      	lsls	r6, r1, #12
 8001458:	004d      	lsls	r5, r1, #1
 800145a:	0fc9      	lsrs	r1, r1, #31
 800145c:	4684      	mov	ip, r0
 800145e:	0b36      	lsrs	r6, r6, #12
 8001460:	0d6d      	lsrs	r5, r5, #21
 8001462:	468b      	mov	fp, r1
 8001464:	4690      	mov	r8, r2
 8001466:	0b3f      	lsrs	r7, r7, #12
 8001468:	0d64      	lsrs	r4, r4, #21
 800146a:	429d      	cmp	r5, r3
 800146c:	d020      	beq.n	80014b0 <__ledf2+0x70>
 800146e:	4b24      	ldr	r3, [pc, #144]	; (8001500 <__ledf2+0xc0>)
 8001470:	429c      	cmp	r4, r3
 8001472:	d022      	beq.n	80014ba <__ledf2+0x7a>
 8001474:	2d00      	cmp	r5, #0
 8001476:	d112      	bne.n	800149e <__ledf2+0x5e>
 8001478:	4330      	orrs	r0, r6
 800147a:	4243      	negs	r3, r0
 800147c:	4143      	adcs	r3, r0
 800147e:	b2db      	uxtb	r3, r3
 8001480:	2c00      	cmp	r4, #0
 8001482:	d01f      	beq.n	80014c4 <__ledf2+0x84>
 8001484:	2b00      	cmp	r3, #0
 8001486:	d00c      	beq.n	80014a2 <__ledf2+0x62>
 8001488:	464b      	mov	r3, r9
 800148a:	2001      	movs	r0, #1
 800148c:	3b01      	subs	r3, #1
 800148e:	4303      	orrs	r3, r0
 8001490:	0018      	movs	r0, r3
 8001492:	bc3c      	pop	{r2, r3, r4, r5}
 8001494:	4690      	mov	r8, r2
 8001496:	4699      	mov	r9, r3
 8001498:	46a2      	mov	sl, r4
 800149a:	46ab      	mov	fp, r5
 800149c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d016      	beq.n	80014d0 <__ledf2+0x90>
 80014a2:	45cb      	cmp	fp, r9
 80014a4:	d017      	beq.n	80014d6 <__ledf2+0x96>
 80014a6:	465b      	mov	r3, fp
 80014a8:	4259      	negs	r1, r3
 80014aa:	2301      	movs	r3, #1
 80014ac:	430b      	orrs	r3, r1
 80014ae:	e7ef      	b.n	8001490 <__ledf2+0x50>
 80014b0:	0031      	movs	r1, r6
 80014b2:	2302      	movs	r3, #2
 80014b4:	4301      	orrs	r1, r0
 80014b6:	d1eb      	bne.n	8001490 <__ledf2+0x50>
 80014b8:	e7d9      	b.n	800146e <__ledf2+0x2e>
 80014ba:	0039      	movs	r1, r7
 80014bc:	2302      	movs	r3, #2
 80014be:	4311      	orrs	r1, r2
 80014c0:	d1e6      	bne.n	8001490 <__ledf2+0x50>
 80014c2:	e7d7      	b.n	8001474 <__ledf2+0x34>
 80014c4:	433a      	orrs	r2, r7
 80014c6:	d1dd      	bne.n	8001484 <__ledf2+0x44>
 80014c8:	2300      	movs	r3, #0
 80014ca:	2800      	cmp	r0, #0
 80014cc:	d0e0      	beq.n	8001490 <__ledf2+0x50>
 80014ce:	e7ea      	b.n	80014a6 <__ledf2+0x66>
 80014d0:	433a      	orrs	r2, r7
 80014d2:	d1e6      	bne.n	80014a2 <__ledf2+0x62>
 80014d4:	e7e7      	b.n	80014a6 <__ledf2+0x66>
 80014d6:	42a5      	cmp	r5, r4
 80014d8:	dce5      	bgt.n	80014a6 <__ledf2+0x66>
 80014da:	db05      	blt.n	80014e8 <__ledf2+0xa8>
 80014dc:	42be      	cmp	r6, r7
 80014de:	d8e2      	bhi.n	80014a6 <__ledf2+0x66>
 80014e0:	d007      	beq.n	80014f2 <__ledf2+0xb2>
 80014e2:	2300      	movs	r3, #0
 80014e4:	42be      	cmp	r6, r7
 80014e6:	d2d3      	bcs.n	8001490 <__ledf2+0x50>
 80014e8:	4659      	mov	r1, fp
 80014ea:	2301      	movs	r3, #1
 80014ec:	3901      	subs	r1, #1
 80014ee:	430b      	orrs	r3, r1
 80014f0:	e7ce      	b.n	8001490 <__ledf2+0x50>
 80014f2:	45c4      	cmp	ip, r8
 80014f4:	d8d7      	bhi.n	80014a6 <__ledf2+0x66>
 80014f6:	2300      	movs	r3, #0
 80014f8:	45c4      	cmp	ip, r8
 80014fa:	d3f5      	bcc.n	80014e8 <__ledf2+0xa8>
 80014fc:	e7c8      	b.n	8001490 <__ledf2+0x50>
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	000007ff 	.word	0x000007ff

08001504 <__aeabi_dmul>:
 8001504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001506:	4657      	mov	r7, sl
 8001508:	4645      	mov	r5, r8
 800150a:	46de      	mov	lr, fp
 800150c:	464e      	mov	r6, r9
 800150e:	b5e0      	push	{r5, r6, r7, lr}
 8001510:	030c      	lsls	r4, r1, #12
 8001512:	4698      	mov	r8, r3
 8001514:	004e      	lsls	r6, r1, #1
 8001516:	0b23      	lsrs	r3, r4, #12
 8001518:	b087      	sub	sp, #28
 800151a:	0007      	movs	r7, r0
 800151c:	4692      	mov	sl, r2
 800151e:	469b      	mov	fp, r3
 8001520:	0d76      	lsrs	r6, r6, #21
 8001522:	0fcd      	lsrs	r5, r1, #31
 8001524:	2e00      	cmp	r6, #0
 8001526:	d06b      	beq.n	8001600 <__aeabi_dmul+0xfc>
 8001528:	4b6d      	ldr	r3, [pc, #436]	; (80016e0 <__aeabi_dmul+0x1dc>)
 800152a:	429e      	cmp	r6, r3
 800152c:	d035      	beq.n	800159a <__aeabi_dmul+0x96>
 800152e:	2480      	movs	r4, #128	; 0x80
 8001530:	465b      	mov	r3, fp
 8001532:	0f42      	lsrs	r2, r0, #29
 8001534:	0424      	lsls	r4, r4, #16
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	4314      	orrs	r4, r2
 800153a:	431c      	orrs	r4, r3
 800153c:	00c3      	lsls	r3, r0, #3
 800153e:	4699      	mov	r9, r3
 8001540:	4b68      	ldr	r3, [pc, #416]	; (80016e4 <__aeabi_dmul+0x1e0>)
 8001542:	46a3      	mov	fp, r4
 8001544:	469c      	mov	ip, r3
 8001546:	2300      	movs	r3, #0
 8001548:	2700      	movs	r7, #0
 800154a:	4466      	add	r6, ip
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	4643      	mov	r3, r8
 8001550:	031c      	lsls	r4, r3, #12
 8001552:	005a      	lsls	r2, r3, #1
 8001554:	0fdb      	lsrs	r3, r3, #31
 8001556:	4650      	mov	r0, sl
 8001558:	0b24      	lsrs	r4, r4, #12
 800155a:	0d52      	lsrs	r2, r2, #21
 800155c:	4698      	mov	r8, r3
 800155e:	d100      	bne.n	8001562 <__aeabi_dmul+0x5e>
 8001560:	e076      	b.n	8001650 <__aeabi_dmul+0x14c>
 8001562:	4b5f      	ldr	r3, [pc, #380]	; (80016e0 <__aeabi_dmul+0x1dc>)
 8001564:	429a      	cmp	r2, r3
 8001566:	d06d      	beq.n	8001644 <__aeabi_dmul+0x140>
 8001568:	2380      	movs	r3, #128	; 0x80
 800156a:	0f41      	lsrs	r1, r0, #29
 800156c:	041b      	lsls	r3, r3, #16
 800156e:	430b      	orrs	r3, r1
 8001570:	495c      	ldr	r1, [pc, #368]	; (80016e4 <__aeabi_dmul+0x1e0>)
 8001572:	00e4      	lsls	r4, r4, #3
 8001574:	468c      	mov	ip, r1
 8001576:	431c      	orrs	r4, r3
 8001578:	00c3      	lsls	r3, r0, #3
 800157a:	2000      	movs	r0, #0
 800157c:	4462      	add	r2, ip
 800157e:	4641      	mov	r1, r8
 8001580:	18b6      	adds	r6, r6, r2
 8001582:	4069      	eors	r1, r5
 8001584:	1c72      	adds	r2, r6, #1
 8001586:	9101      	str	r1, [sp, #4]
 8001588:	4694      	mov	ip, r2
 800158a:	4307      	orrs	r7, r0
 800158c:	2f0f      	cmp	r7, #15
 800158e:	d900      	bls.n	8001592 <__aeabi_dmul+0x8e>
 8001590:	e0b0      	b.n	80016f4 <__aeabi_dmul+0x1f0>
 8001592:	4a55      	ldr	r2, [pc, #340]	; (80016e8 <__aeabi_dmul+0x1e4>)
 8001594:	00bf      	lsls	r7, r7, #2
 8001596:	59d2      	ldr	r2, [r2, r7]
 8001598:	4697      	mov	pc, r2
 800159a:	465b      	mov	r3, fp
 800159c:	4303      	orrs	r3, r0
 800159e:	4699      	mov	r9, r3
 80015a0:	d000      	beq.n	80015a4 <__aeabi_dmul+0xa0>
 80015a2:	e087      	b.n	80016b4 <__aeabi_dmul+0x1b0>
 80015a4:	2300      	movs	r3, #0
 80015a6:	469b      	mov	fp, r3
 80015a8:	3302      	adds	r3, #2
 80015aa:	2708      	movs	r7, #8
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	e7ce      	b.n	800154e <__aeabi_dmul+0x4a>
 80015b0:	4642      	mov	r2, r8
 80015b2:	9201      	str	r2, [sp, #4]
 80015b4:	2802      	cmp	r0, #2
 80015b6:	d067      	beq.n	8001688 <__aeabi_dmul+0x184>
 80015b8:	2803      	cmp	r0, #3
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0xba>
 80015bc:	e20e      	b.n	80019dc <__aeabi_dmul+0x4d8>
 80015be:	2801      	cmp	r0, #1
 80015c0:	d000      	beq.n	80015c4 <__aeabi_dmul+0xc0>
 80015c2:	e162      	b.n	800188a <__aeabi_dmul+0x386>
 80015c4:	2300      	movs	r3, #0
 80015c6:	2400      	movs	r4, #0
 80015c8:	2200      	movs	r2, #0
 80015ca:	4699      	mov	r9, r3
 80015cc:	9901      	ldr	r1, [sp, #4]
 80015ce:	4001      	ands	r1, r0
 80015d0:	b2cd      	uxtb	r5, r1
 80015d2:	2100      	movs	r1, #0
 80015d4:	0312      	lsls	r2, r2, #12
 80015d6:	0d0b      	lsrs	r3, r1, #20
 80015d8:	0b12      	lsrs	r2, r2, #12
 80015da:	051b      	lsls	r3, r3, #20
 80015dc:	4313      	orrs	r3, r2
 80015de:	4a43      	ldr	r2, [pc, #268]	; (80016ec <__aeabi_dmul+0x1e8>)
 80015e0:	0524      	lsls	r4, r4, #20
 80015e2:	4013      	ands	r3, r2
 80015e4:	431c      	orrs	r4, r3
 80015e6:	0064      	lsls	r4, r4, #1
 80015e8:	07ed      	lsls	r5, r5, #31
 80015ea:	0864      	lsrs	r4, r4, #1
 80015ec:	432c      	orrs	r4, r5
 80015ee:	4648      	mov	r0, r9
 80015f0:	0021      	movs	r1, r4
 80015f2:	b007      	add	sp, #28
 80015f4:	bc3c      	pop	{r2, r3, r4, r5}
 80015f6:	4690      	mov	r8, r2
 80015f8:	4699      	mov	r9, r3
 80015fa:	46a2      	mov	sl, r4
 80015fc:	46ab      	mov	fp, r5
 80015fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001600:	4303      	orrs	r3, r0
 8001602:	4699      	mov	r9, r3
 8001604:	d04f      	beq.n	80016a6 <__aeabi_dmul+0x1a2>
 8001606:	465b      	mov	r3, fp
 8001608:	2b00      	cmp	r3, #0
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0x10a>
 800160c:	e189      	b.n	8001922 <__aeabi_dmul+0x41e>
 800160e:	4658      	mov	r0, fp
 8001610:	f000 fddc 	bl	80021cc <__clzsi2>
 8001614:	0003      	movs	r3, r0
 8001616:	3b0b      	subs	r3, #11
 8001618:	2b1c      	cmp	r3, #28
 800161a:	dd00      	ble.n	800161e <__aeabi_dmul+0x11a>
 800161c:	e17a      	b.n	8001914 <__aeabi_dmul+0x410>
 800161e:	221d      	movs	r2, #29
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	003a      	movs	r2, r7
 8001624:	0001      	movs	r1, r0
 8001626:	465c      	mov	r4, fp
 8001628:	40da      	lsrs	r2, r3
 800162a:	3908      	subs	r1, #8
 800162c:	408c      	lsls	r4, r1
 800162e:	0013      	movs	r3, r2
 8001630:	408f      	lsls	r7, r1
 8001632:	4323      	orrs	r3, r4
 8001634:	469b      	mov	fp, r3
 8001636:	46b9      	mov	r9, r7
 8001638:	2300      	movs	r3, #0
 800163a:	4e2d      	ldr	r6, [pc, #180]	; (80016f0 <__aeabi_dmul+0x1ec>)
 800163c:	2700      	movs	r7, #0
 800163e:	1a36      	subs	r6, r6, r0
 8001640:	9302      	str	r3, [sp, #8]
 8001642:	e784      	b.n	800154e <__aeabi_dmul+0x4a>
 8001644:	4653      	mov	r3, sl
 8001646:	4323      	orrs	r3, r4
 8001648:	d12a      	bne.n	80016a0 <__aeabi_dmul+0x19c>
 800164a:	2400      	movs	r4, #0
 800164c:	2002      	movs	r0, #2
 800164e:	e796      	b.n	800157e <__aeabi_dmul+0x7a>
 8001650:	4653      	mov	r3, sl
 8001652:	4323      	orrs	r3, r4
 8001654:	d020      	beq.n	8001698 <__aeabi_dmul+0x194>
 8001656:	2c00      	cmp	r4, #0
 8001658:	d100      	bne.n	800165c <__aeabi_dmul+0x158>
 800165a:	e157      	b.n	800190c <__aeabi_dmul+0x408>
 800165c:	0020      	movs	r0, r4
 800165e:	f000 fdb5 	bl	80021cc <__clzsi2>
 8001662:	0003      	movs	r3, r0
 8001664:	3b0b      	subs	r3, #11
 8001666:	2b1c      	cmp	r3, #28
 8001668:	dd00      	ble.n	800166c <__aeabi_dmul+0x168>
 800166a:	e149      	b.n	8001900 <__aeabi_dmul+0x3fc>
 800166c:	211d      	movs	r1, #29
 800166e:	1acb      	subs	r3, r1, r3
 8001670:	4651      	mov	r1, sl
 8001672:	0002      	movs	r2, r0
 8001674:	40d9      	lsrs	r1, r3
 8001676:	4653      	mov	r3, sl
 8001678:	3a08      	subs	r2, #8
 800167a:	4094      	lsls	r4, r2
 800167c:	4093      	lsls	r3, r2
 800167e:	430c      	orrs	r4, r1
 8001680:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <__aeabi_dmul+0x1ec>)
 8001682:	1a12      	subs	r2, r2, r0
 8001684:	2000      	movs	r0, #0
 8001686:	e77a      	b.n	800157e <__aeabi_dmul+0x7a>
 8001688:	2501      	movs	r5, #1
 800168a:	9b01      	ldr	r3, [sp, #4]
 800168c:	4c14      	ldr	r4, [pc, #80]	; (80016e0 <__aeabi_dmul+0x1dc>)
 800168e:	401d      	ands	r5, r3
 8001690:	2300      	movs	r3, #0
 8001692:	2200      	movs	r2, #0
 8001694:	4699      	mov	r9, r3
 8001696:	e79c      	b.n	80015d2 <__aeabi_dmul+0xce>
 8001698:	2400      	movs	r4, #0
 800169a:	2200      	movs	r2, #0
 800169c:	2001      	movs	r0, #1
 800169e:	e76e      	b.n	800157e <__aeabi_dmul+0x7a>
 80016a0:	4653      	mov	r3, sl
 80016a2:	2003      	movs	r0, #3
 80016a4:	e76b      	b.n	800157e <__aeabi_dmul+0x7a>
 80016a6:	2300      	movs	r3, #0
 80016a8:	469b      	mov	fp, r3
 80016aa:	3301      	adds	r3, #1
 80016ac:	2704      	movs	r7, #4
 80016ae:	2600      	movs	r6, #0
 80016b0:	9302      	str	r3, [sp, #8]
 80016b2:	e74c      	b.n	800154e <__aeabi_dmul+0x4a>
 80016b4:	2303      	movs	r3, #3
 80016b6:	4681      	mov	r9, r0
 80016b8:	270c      	movs	r7, #12
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	e747      	b.n	800154e <__aeabi_dmul+0x4a>
 80016be:	2280      	movs	r2, #128	; 0x80
 80016c0:	2300      	movs	r3, #0
 80016c2:	2500      	movs	r5, #0
 80016c4:	0312      	lsls	r2, r2, #12
 80016c6:	4699      	mov	r9, r3
 80016c8:	4c05      	ldr	r4, [pc, #20]	; (80016e0 <__aeabi_dmul+0x1dc>)
 80016ca:	e782      	b.n	80015d2 <__aeabi_dmul+0xce>
 80016cc:	465c      	mov	r4, fp
 80016ce:	464b      	mov	r3, r9
 80016d0:	9802      	ldr	r0, [sp, #8]
 80016d2:	e76f      	b.n	80015b4 <__aeabi_dmul+0xb0>
 80016d4:	465c      	mov	r4, fp
 80016d6:	464b      	mov	r3, r9
 80016d8:	9501      	str	r5, [sp, #4]
 80016da:	9802      	ldr	r0, [sp, #8]
 80016dc:	e76a      	b.n	80015b4 <__aeabi_dmul+0xb0>
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	000007ff 	.word	0x000007ff
 80016e4:	fffffc01 	.word	0xfffffc01
 80016e8:	08006ad8 	.word	0x08006ad8
 80016ec:	800fffff 	.word	0x800fffff
 80016f0:	fffffc0d 	.word	0xfffffc0d
 80016f4:	464a      	mov	r2, r9
 80016f6:	4649      	mov	r1, r9
 80016f8:	0c17      	lsrs	r7, r2, #16
 80016fa:	0c1a      	lsrs	r2, r3, #16
 80016fc:	041b      	lsls	r3, r3, #16
 80016fe:	0c1b      	lsrs	r3, r3, #16
 8001700:	0408      	lsls	r0, r1, #16
 8001702:	0019      	movs	r1, r3
 8001704:	0c00      	lsrs	r0, r0, #16
 8001706:	4341      	muls	r1, r0
 8001708:	0015      	movs	r5, r2
 800170a:	4688      	mov	r8, r1
 800170c:	0019      	movs	r1, r3
 800170e:	437d      	muls	r5, r7
 8001710:	4379      	muls	r1, r7
 8001712:	9503      	str	r5, [sp, #12]
 8001714:	4689      	mov	r9, r1
 8001716:	0029      	movs	r1, r5
 8001718:	0015      	movs	r5, r2
 800171a:	4345      	muls	r5, r0
 800171c:	444d      	add	r5, r9
 800171e:	9502      	str	r5, [sp, #8]
 8001720:	4645      	mov	r5, r8
 8001722:	0c2d      	lsrs	r5, r5, #16
 8001724:	46aa      	mov	sl, r5
 8001726:	9d02      	ldr	r5, [sp, #8]
 8001728:	4455      	add	r5, sl
 800172a:	45a9      	cmp	r9, r5
 800172c:	d906      	bls.n	800173c <__aeabi_dmul+0x238>
 800172e:	468a      	mov	sl, r1
 8001730:	2180      	movs	r1, #128	; 0x80
 8001732:	0249      	lsls	r1, r1, #9
 8001734:	4689      	mov	r9, r1
 8001736:	44ca      	add	sl, r9
 8001738:	4651      	mov	r1, sl
 800173a:	9103      	str	r1, [sp, #12]
 800173c:	0c29      	lsrs	r1, r5, #16
 800173e:	9104      	str	r1, [sp, #16]
 8001740:	4641      	mov	r1, r8
 8001742:	0409      	lsls	r1, r1, #16
 8001744:	042d      	lsls	r5, r5, #16
 8001746:	0c09      	lsrs	r1, r1, #16
 8001748:	4688      	mov	r8, r1
 800174a:	0029      	movs	r1, r5
 800174c:	0c25      	lsrs	r5, r4, #16
 800174e:	0424      	lsls	r4, r4, #16
 8001750:	4441      	add	r1, r8
 8001752:	0c24      	lsrs	r4, r4, #16
 8001754:	9105      	str	r1, [sp, #20]
 8001756:	0021      	movs	r1, r4
 8001758:	4341      	muls	r1, r0
 800175a:	4688      	mov	r8, r1
 800175c:	0021      	movs	r1, r4
 800175e:	4379      	muls	r1, r7
 8001760:	468a      	mov	sl, r1
 8001762:	4368      	muls	r0, r5
 8001764:	4641      	mov	r1, r8
 8001766:	4450      	add	r0, sl
 8001768:	4681      	mov	r9, r0
 800176a:	0c08      	lsrs	r0, r1, #16
 800176c:	4448      	add	r0, r9
 800176e:	436f      	muls	r7, r5
 8001770:	4582      	cmp	sl, r0
 8001772:	d903      	bls.n	800177c <__aeabi_dmul+0x278>
 8001774:	2180      	movs	r1, #128	; 0x80
 8001776:	0249      	lsls	r1, r1, #9
 8001778:	4689      	mov	r9, r1
 800177a:	444f      	add	r7, r9
 800177c:	0c01      	lsrs	r1, r0, #16
 800177e:	4689      	mov	r9, r1
 8001780:	0039      	movs	r1, r7
 8001782:	4449      	add	r1, r9
 8001784:	9102      	str	r1, [sp, #8]
 8001786:	4641      	mov	r1, r8
 8001788:	040f      	lsls	r7, r1, #16
 800178a:	9904      	ldr	r1, [sp, #16]
 800178c:	0c3f      	lsrs	r7, r7, #16
 800178e:	4688      	mov	r8, r1
 8001790:	0400      	lsls	r0, r0, #16
 8001792:	19c0      	adds	r0, r0, r7
 8001794:	4480      	add	r8, r0
 8001796:	4641      	mov	r1, r8
 8001798:	9104      	str	r1, [sp, #16]
 800179a:	4659      	mov	r1, fp
 800179c:	0c0f      	lsrs	r7, r1, #16
 800179e:	0409      	lsls	r1, r1, #16
 80017a0:	0c09      	lsrs	r1, r1, #16
 80017a2:	4688      	mov	r8, r1
 80017a4:	4359      	muls	r1, r3
 80017a6:	468a      	mov	sl, r1
 80017a8:	0039      	movs	r1, r7
 80017aa:	4351      	muls	r1, r2
 80017ac:	4689      	mov	r9, r1
 80017ae:	4641      	mov	r1, r8
 80017b0:	434a      	muls	r2, r1
 80017b2:	4651      	mov	r1, sl
 80017b4:	0c09      	lsrs	r1, r1, #16
 80017b6:	468b      	mov	fp, r1
 80017b8:	437b      	muls	r3, r7
 80017ba:	18d2      	adds	r2, r2, r3
 80017bc:	445a      	add	r2, fp
 80017be:	4293      	cmp	r3, r2
 80017c0:	d903      	bls.n	80017ca <__aeabi_dmul+0x2c6>
 80017c2:	2380      	movs	r3, #128	; 0x80
 80017c4:	025b      	lsls	r3, r3, #9
 80017c6:	469b      	mov	fp, r3
 80017c8:	44d9      	add	r9, fp
 80017ca:	4651      	mov	r1, sl
 80017cc:	0409      	lsls	r1, r1, #16
 80017ce:	0c09      	lsrs	r1, r1, #16
 80017d0:	468a      	mov	sl, r1
 80017d2:	4641      	mov	r1, r8
 80017d4:	4361      	muls	r1, r4
 80017d6:	437c      	muls	r4, r7
 80017d8:	0c13      	lsrs	r3, r2, #16
 80017da:	0412      	lsls	r2, r2, #16
 80017dc:	444b      	add	r3, r9
 80017de:	4452      	add	r2, sl
 80017e0:	46a1      	mov	r9, r4
 80017e2:	468a      	mov	sl, r1
 80017e4:	003c      	movs	r4, r7
 80017e6:	4641      	mov	r1, r8
 80017e8:	436c      	muls	r4, r5
 80017ea:	434d      	muls	r5, r1
 80017ec:	4651      	mov	r1, sl
 80017ee:	444d      	add	r5, r9
 80017f0:	0c0f      	lsrs	r7, r1, #16
 80017f2:	197d      	adds	r5, r7, r5
 80017f4:	45a9      	cmp	r9, r5
 80017f6:	d903      	bls.n	8001800 <__aeabi_dmul+0x2fc>
 80017f8:	2180      	movs	r1, #128	; 0x80
 80017fa:	0249      	lsls	r1, r1, #9
 80017fc:	4688      	mov	r8, r1
 80017fe:	4444      	add	r4, r8
 8001800:	9f04      	ldr	r7, [sp, #16]
 8001802:	9903      	ldr	r1, [sp, #12]
 8001804:	46b8      	mov	r8, r7
 8001806:	4441      	add	r1, r8
 8001808:	468b      	mov	fp, r1
 800180a:	4583      	cmp	fp, r0
 800180c:	4180      	sbcs	r0, r0
 800180e:	4241      	negs	r1, r0
 8001810:	4688      	mov	r8, r1
 8001812:	4651      	mov	r1, sl
 8001814:	0408      	lsls	r0, r1, #16
 8001816:	042f      	lsls	r7, r5, #16
 8001818:	0c00      	lsrs	r0, r0, #16
 800181a:	183f      	adds	r7, r7, r0
 800181c:	4658      	mov	r0, fp
 800181e:	9902      	ldr	r1, [sp, #8]
 8001820:	1810      	adds	r0, r2, r0
 8001822:	4689      	mov	r9, r1
 8001824:	4290      	cmp	r0, r2
 8001826:	4192      	sbcs	r2, r2
 8001828:	444f      	add	r7, r9
 800182a:	46ba      	mov	sl, r7
 800182c:	4252      	negs	r2, r2
 800182e:	4699      	mov	r9, r3
 8001830:	4693      	mov	fp, r2
 8001832:	44c2      	add	sl, r8
 8001834:	44d1      	add	r9, sl
 8001836:	44cb      	add	fp, r9
 8001838:	428f      	cmp	r7, r1
 800183a:	41bf      	sbcs	r7, r7
 800183c:	45c2      	cmp	sl, r8
 800183e:	4189      	sbcs	r1, r1
 8001840:	4599      	cmp	r9, r3
 8001842:	419b      	sbcs	r3, r3
 8001844:	4593      	cmp	fp, r2
 8001846:	4192      	sbcs	r2, r2
 8001848:	427f      	negs	r7, r7
 800184a:	4249      	negs	r1, r1
 800184c:	0c2d      	lsrs	r5, r5, #16
 800184e:	4252      	negs	r2, r2
 8001850:	430f      	orrs	r7, r1
 8001852:	425b      	negs	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	197f      	adds	r7, r7, r5
 8001858:	18ff      	adds	r7, r7, r3
 800185a:	465b      	mov	r3, fp
 800185c:	193c      	adds	r4, r7, r4
 800185e:	0ddb      	lsrs	r3, r3, #23
 8001860:	9a05      	ldr	r2, [sp, #20]
 8001862:	0264      	lsls	r4, r4, #9
 8001864:	431c      	orrs	r4, r3
 8001866:	0243      	lsls	r3, r0, #9
 8001868:	4313      	orrs	r3, r2
 800186a:	1e5d      	subs	r5, r3, #1
 800186c:	41ab      	sbcs	r3, r5
 800186e:	465a      	mov	r2, fp
 8001870:	0dc0      	lsrs	r0, r0, #23
 8001872:	4303      	orrs	r3, r0
 8001874:	0252      	lsls	r2, r2, #9
 8001876:	4313      	orrs	r3, r2
 8001878:	01e2      	lsls	r2, r4, #7
 800187a:	d556      	bpl.n	800192a <__aeabi_dmul+0x426>
 800187c:	2001      	movs	r0, #1
 800187e:	085a      	lsrs	r2, r3, #1
 8001880:	4003      	ands	r3, r0
 8001882:	4313      	orrs	r3, r2
 8001884:	07e2      	lsls	r2, r4, #31
 8001886:	4313      	orrs	r3, r2
 8001888:	0864      	lsrs	r4, r4, #1
 800188a:	485a      	ldr	r0, [pc, #360]	; (80019f4 <__aeabi_dmul+0x4f0>)
 800188c:	4460      	add	r0, ip
 800188e:	2800      	cmp	r0, #0
 8001890:	dd4d      	ble.n	800192e <__aeabi_dmul+0x42a>
 8001892:	075a      	lsls	r2, r3, #29
 8001894:	d009      	beq.n	80018aa <__aeabi_dmul+0x3a6>
 8001896:	220f      	movs	r2, #15
 8001898:	401a      	ands	r2, r3
 800189a:	2a04      	cmp	r2, #4
 800189c:	d005      	beq.n	80018aa <__aeabi_dmul+0x3a6>
 800189e:	1d1a      	adds	r2, r3, #4
 80018a0:	429a      	cmp	r2, r3
 80018a2:	419b      	sbcs	r3, r3
 80018a4:	425b      	negs	r3, r3
 80018a6:	18e4      	adds	r4, r4, r3
 80018a8:	0013      	movs	r3, r2
 80018aa:	01e2      	lsls	r2, r4, #7
 80018ac:	d504      	bpl.n	80018b8 <__aeabi_dmul+0x3b4>
 80018ae:	2080      	movs	r0, #128	; 0x80
 80018b0:	4a51      	ldr	r2, [pc, #324]	; (80019f8 <__aeabi_dmul+0x4f4>)
 80018b2:	00c0      	lsls	r0, r0, #3
 80018b4:	4014      	ands	r4, r2
 80018b6:	4460      	add	r0, ip
 80018b8:	4a50      	ldr	r2, [pc, #320]	; (80019fc <__aeabi_dmul+0x4f8>)
 80018ba:	4290      	cmp	r0, r2
 80018bc:	dd00      	ble.n	80018c0 <__aeabi_dmul+0x3bc>
 80018be:	e6e3      	b.n	8001688 <__aeabi_dmul+0x184>
 80018c0:	2501      	movs	r5, #1
 80018c2:	08db      	lsrs	r3, r3, #3
 80018c4:	0762      	lsls	r2, r4, #29
 80018c6:	431a      	orrs	r2, r3
 80018c8:	0264      	lsls	r4, r4, #9
 80018ca:	9b01      	ldr	r3, [sp, #4]
 80018cc:	4691      	mov	r9, r2
 80018ce:	0b22      	lsrs	r2, r4, #12
 80018d0:	0544      	lsls	r4, r0, #21
 80018d2:	0d64      	lsrs	r4, r4, #21
 80018d4:	401d      	ands	r5, r3
 80018d6:	e67c      	b.n	80015d2 <__aeabi_dmul+0xce>
 80018d8:	2280      	movs	r2, #128	; 0x80
 80018da:	4659      	mov	r1, fp
 80018dc:	0312      	lsls	r2, r2, #12
 80018de:	4211      	tst	r1, r2
 80018e0:	d008      	beq.n	80018f4 <__aeabi_dmul+0x3f0>
 80018e2:	4214      	tst	r4, r2
 80018e4:	d106      	bne.n	80018f4 <__aeabi_dmul+0x3f0>
 80018e6:	4322      	orrs	r2, r4
 80018e8:	0312      	lsls	r2, r2, #12
 80018ea:	0b12      	lsrs	r2, r2, #12
 80018ec:	4645      	mov	r5, r8
 80018ee:	4699      	mov	r9, r3
 80018f0:	4c43      	ldr	r4, [pc, #268]	; (8001a00 <__aeabi_dmul+0x4fc>)
 80018f2:	e66e      	b.n	80015d2 <__aeabi_dmul+0xce>
 80018f4:	465b      	mov	r3, fp
 80018f6:	431a      	orrs	r2, r3
 80018f8:	0312      	lsls	r2, r2, #12
 80018fa:	0b12      	lsrs	r2, r2, #12
 80018fc:	4c40      	ldr	r4, [pc, #256]	; (8001a00 <__aeabi_dmul+0x4fc>)
 80018fe:	e668      	b.n	80015d2 <__aeabi_dmul+0xce>
 8001900:	0003      	movs	r3, r0
 8001902:	4654      	mov	r4, sl
 8001904:	3b28      	subs	r3, #40	; 0x28
 8001906:	409c      	lsls	r4, r3
 8001908:	2300      	movs	r3, #0
 800190a:	e6b9      	b.n	8001680 <__aeabi_dmul+0x17c>
 800190c:	f000 fc5e 	bl	80021cc <__clzsi2>
 8001910:	3020      	adds	r0, #32
 8001912:	e6a6      	b.n	8001662 <__aeabi_dmul+0x15e>
 8001914:	0003      	movs	r3, r0
 8001916:	3b28      	subs	r3, #40	; 0x28
 8001918:	409f      	lsls	r7, r3
 800191a:	2300      	movs	r3, #0
 800191c:	46bb      	mov	fp, r7
 800191e:	4699      	mov	r9, r3
 8001920:	e68a      	b.n	8001638 <__aeabi_dmul+0x134>
 8001922:	f000 fc53 	bl	80021cc <__clzsi2>
 8001926:	3020      	adds	r0, #32
 8001928:	e674      	b.n	8001614 <__aeabi_dmul+0x110>
 800192a:	46b4      	mov	ip, r6
 800192c:	e7ad      	b.n	800188a <__aeabi_dmul+0x386>
 800192e:	2501      	movs	r5, #1
 8001930:	1a2a      	subs	r2, r5, r0
 8001932:	2a38      	cmp	r2, #56	; 0x38
 8001934:	dd06      	ble.n	8001944 <__aeabi_dmul+0x440>
 8001936:	9b01      	ldr	r3, [sp, #4]
 8001938:	2400      	movs	r4, #0
 800193a:	401d      	ands	r5, r3
 800193c:	2300      	movs	r3, #0
 800193e:	2200      	movs	r2, #0
 8001940:	4699      	mov	r9, r3
 8001942:	e646      	b.n	80015d2 <__aeabi_dmul+0xce>
 8001944:	2a1f      	cmp	r2, #31
 8001946:	dc21      	bgt.n	800198c <__aeabi_dmul+0x488>
 8001948:	2520      	movs	r5, #32
 800194a:	0020      	movs	r0, r4
 800194c:	1aad      	subs	r5, r5, r2
 800194e:	001e      	movs	r6, r3
 8001950:	40ab      	lsls	r3, r5
 8001952:	40a8      	lsls	r0, r5
 8001954:	40d6      	lsrs	r6, r2
 8001956:	1e5d      	subs	r5, r3, #1
 8001958:	41ab      	sbcs	r3, r5
 800195a:	4330      	orrs	r0, r6
 800195c:	4318      	orrs	r0, r3
 800195e:	40d4      	lsrs	r4, r2
 8001960:	0743      	lsls	r3, r0, #29
 8001962:	d009      	beq.n	8001978 <__aeabi_dmul+0x474>
 8001964:	230f      	movs	r3, #15
 8001966:	4003      	ands	r3, r0
 8001968:	2b04      	cmp	r3, #4
 800196a:	d005      	beq.n	8001978 <__aeabi_dmul+0x474>
 800196c:	0003      	movs	r3, r0
 800196e:	1d18      	adds	r0, r3, #4
 8001970:	4298      	cmp	r0, r3
 8001972:	419b      	sbcs	r3, r3
 8001974:	425b      	negs	r3, r3
 8001976:	18e4      	adds	r4, r4, r3
 8001978:	0223      	lsls	r3, r4, #8
 800197a:	d521      	bpl.n	80019c0 <__aeabi_dmul+0x4bc>
 800197c:	2501      	movs	r5, #1
 800197e:	9b01      	ldr	r3, [sp, #4]
 8001980:	2401      	movs	r4, #1
 8001982:	401d      	ands	r5, r3
 8001984:	2300      	movs	r3, #0
 8001986:	2200      	movs	r2, #0
 8001988:	4699      	mov	r9, r3
 800198a:	e622      	b.n	80015d2 <__aeabi_dmul+0xce>
 800198c:	251f      	movs	r5, #31
 800198e:	0021      	movs	r1, r4
 8001990:	426d      	negs	r5, r5
 8001992:	1a28      	subs	r0, r5, r0
 8001994:	40c1      	lsrs	r1, r0
 8001996:	0008      	movs	r0, r1
 8001998:	2a20      	cmp	r2, #32
 800199a:	d01d      	beq.n	80019d8 <__aeabi_dmul+0x4d4>
 800199c:	355f      	adds	r5, #95	; 0x5f
 800199e:	1aaa      	subs	r2, r5, r2
 80019a0:	4094      	lsls	r4, r2
 80019a2:	4323      	orrs	r3, r4
 80019a4:	1e5c      	subs	r4, r3, #1
 80019a6:	41a3      	sbcs	r3, r4
 80019a8:	2507      	movs	r5, #7
 80019aa:	4303      	orrs	r3, r0
 80019ac:	401d      	ands	r5, r3
 80019ae:	2200      	movs	r2, #0
 80019b0:	2d00      	cmp	r5, #0
 80019b2:	d009      	beq.n	80019c8 <__aeabi_dmul+0x4c4>
 80019b4:	220f      	movs	r2, #15
 80019b6:	2400      	movs	r4, #0
 80019b8:	401a      	ands	r2, r3
 80019ba:	0018      	movs	r0, r3
 80019bc:	2a04      	cmp	r2, #4
 80019be:	d1d6      	bne.n	800196e <__aeabi_dmul+0x46a>
 80019c0:	0003      	movs	r3, r0
 80019c2:	0765      	lsls	r5, r4, #29
 80019c4:	0264      	lsls	r4, r4, #9
 80019c6:	0b22      	lsrs	r2, r4, #12
 80019c8:	08db      	lsrs	r3, r3, #3
 80019ca:	432b      	orrs	r3, r5
 80019cc:	2501      	movs	r5, #1
 80019ce:	4699      	mov	r9, r3
 80019d0:	9b01      	ldr	r3, [sp, #4]
 80019d2:	2400      	movs	r4, #0
 80019d4:	401d      	ands	r5, r3
 80019d6:	e5fc      	b.n	80015d2 <__aeabi_dmul+0xce>
 80019d8:	2400      	movs	r4, #0
 80019da:	e7e2      	b.n	80019a2 <__aeabi_dmul+0x49e>
 80019dc:	2280      	movs	r2, #128	; 0x80
 80019de:	2501      	movs	r5, #1
 80019e0:	0312      	lsls	r2, r2, #12
 80019e2:	4322      	orrs	r2, r4
 80019e4:	9901      	ldr	r1, [sp, #4]
 80019e6:	0312      	lsls	r2, r2, #12
 80019e8:	0b12      	lsrs	r2, r2, #12
 80019ea:	400d      	ands	r5, r1
 80019ec:	4699      	mov	r9, r3
 80019ee:	4c04      	ldr	r4, [pc, #16]	; (8001a00 <__aeabi_dmul+0x4fc>)
 80019f0:	e5ef      	b.n	80015d2 <__aeabi_dmul+0xce>
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	000003ff 	.word	0x000003ff
 80019f8:	feffffff 	.word	0xfeffffff
 80019fc:	000007fe 	.word	0x000007fe
 8001a00:	000007ff 	.word	0x000007ff

08001a04 <__aeabi_dsub>:
 8001a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a06:	4646      	mov	r6, r8
 8001a08:	46d6      	mov	lr, sl
 8001a0a:	464f      	mov	r7, r9
 8001a0c:	030c      	lsls	r4, r1, #12
 8001a0e:	b5c0      	push	{r6, r7, lr}
 8001a10:	0fcd      	lsrs	r5, r1, #31
 8001a12:	004e      	lsls	r6, r1, #1
 8001a14:	0a61      	lsrs	r1, r4, #9
 8001a16:	0f44      	lsrs	r4, r0, #29
 8001a18:	430c      	orrs	r4, r1
 8001a1a:	00c1      	lsls	r1, r0, #3
 8001a1c:	0058      	lsls	r0, r3, #1
 8001a1e:	0d40      	lsrs	r0, r0, #21
 8001a20:	4684      	mov	ip, r0
 8001a22:	468a      	mov	sl, r1
 8001a24:	000f      	movs	r7, r1
 8001a26:	0319      	lsls	r1, r3, #12
 8001a28:	0f50      	lsrs	r0, r2, #29
 8001a2a:	0a49      	lsrs	r1, r1, #9
 8001a2c:	4301      	orrs	r1, r0
 8001a2e:	48c6      	ldr	r0, [pc, #792]	; (8001d48 <__aeabi_dsub+0x344>)
 8001a30:	0d76      	lsrs	r6, r6, #21
 8001a32:	46a8      	mov	r8, r5
 8001a34:	0fdb      	lsrs	r3, r3, #31
 8001a36:	00d2      	lsls	r2, r2, #3
 8001a38:	4584      	cmp	ip, r0
 8001a3a:	d100      	bne.n	8001a3e <__aeabi_dsub+0x3a>
 8001a3c:	e0d8      	b.n	8001bf0 <__aeabi_dsub+0x1ec>
 8001a3e:	2001      	movs	r0, #1
 8001a40:	4043      	eors	r3, r0
 8001a42:	42ab      	cmp	r3, r5
 8001a44:	d100      	bne.n	8001a48 <__aeabi_dsub+0x44>
 8001a46:	e0a6      	b.n	8001b96 <__aeabi_dsub+0x192>
 8001a48:	4660      	mov	r0, ip
 8001a4a:	1a35      	subs	r5, r6, r0
 8001a4c:	2d00      	cmp	r5, #0
 8001a4e:	dc00      	bgt.n	8001a52 <__aeabi_dsub+0x4e>
 8001a50:	e105      	b.n	8001c5e <__aeabi_dsub+0x25a>
 8001a52:	2800      	cmp	r0, #0
 8001a54:	d110      	bne.n	8001a78 <__aeabi_dsub+0x74>
 8001a56:	000b      	movs	r3, r1
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	d100      	bne.n	8001a5e <__aeabi_dsub+0x5a>
 8001a5c:	e0d7      	b.n	8001c0e <__aeabi_dsub+0x20a>
 8001a5e:	1e6b      	subs	r3, r5, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d000      	beq.n	8001a66 <__aeabi_dsub+0x62>
 8001a64:	e14b      	b.n	8001cfe <__aeabi_dsub+0x2fa>
 8001a66:	4653      	mov	r3, sl
 8001a68:	1a9f      	subs	r7, r3, r2
 8001a6a:	45ba      	cmp	sl, r7
 8001a6c:	4180      	sbcs	r0, r0
 8001a6e:	1a64      	subs	r4, r4, r1
 8001a70:	4240      	negs	r0, r0
 8001a72:	1a24      	subs	r4, r4, r0
 8001a74:	2601      	movs	r6, #1
 8001a76:	e01e      	b.n	8001ab6 <__aeabi_dsub+0xb2>
 8001a78:	4bb3      	ldr	r3, [pc, #716]	; (8001d48 <__aeabi_dsub+0x344>)
 8001a7a:	429e      	cmp	r6, r3
 8001a7c:	d048      	beq.n	8001b10 <__aeabi_dsub+0x10c>
 8001a7e:	2380      	movs	r3, #128	; 0x80
 8001a80:	041b      	lsls	r3, r3, #16
 8001a82:	4319      	orrs	r1, r3
 8001a84:	2d38      	cmp	r5, #56	; 0x38
 8001a86:	dd00      	ble.n	8001a8a <__aeabi_dsub+0x86>
 8001a88:	e119      	b.n	8001cbe <__aeabi_dsub+0x2ba>
 8001a8a:	2d1f      	cmp	r5, #31
 8001a8c:	dd00      	ble.n	8001a90 <__aeabi_dsub+0x8c>
 8001a8e:	e14c      	b.n	8001d2a <__aeabi_dsub+0x326>
 8001a90:	2320      	movs	r3, #32
 8001a92:	000f      	movs	r7, r1
 8001a94:	1b5b      	subs	r3, r3, r5
 8001a96:	0010      	movs	r0, r2
 8001a98:	409a      	lsls	r2, r3
 8001a9a:	409f      	lsls	r7, r3
 8001a9c:	40e8      	lsrs	r0, r5
 8001a9e:	1e53      	subs	r3, r2, #1
 8001aa0:	419a      	sbcs	r2, r3
 8001aa2:	40e9      	lsrs	r1, r5
 8001aa4:	4307      	orrs	r7, r0
 8001aa6:	4317      	orrs	r7, r2
 8001aa8:	4653      	mov	r3, sl
 8001aaa:	1bdf      	subs	r7, r3, r7
 8001aac:	1a61      	subs	r1, r4, r1
 8001aae:	45ba      	cmp	sl, r7
 8001ab0:	41a4      	sbcs	r4, r4
 8001ab2:	4264      	negs	r4, r4
 8001ab4:	1b0c      	subs	r4, r1, r4
 8001ab6:	0223      	lsls	r3, r4, #8
 8001ab8:	d400      	bmi.n	8001abc <__aeabi_dsub+0xb8>
 8001aba:	e0c5      	b.n	8001c48 <__aeabi_dsub+0x244>
 8001abc:	0264      	lsls	r4, r4, #9
 8001abe:	0a65      	lsrs	r5, r4, #9
 8001ac0:	2d00      	cmp	r5, #0
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dsub+0xc2>
 8001ac4:	e0f6      	b.n	8001cb4 <__aeabi_dsub+0x2b0>
 8001ac6:	0028      	movs	r0, r5
 8001ac8:	f000 fb80 	bl	80021cc <__clzsi2>
 8001acc:	0003      	movs	r3, r0
 8001ace:	3b08      	subs	r3, #8
 8001ad0:	2b1f      	cmp	r3, #31
 8001ad2:	dd00      	ble.n	8001ad6 <__aeabi_dsub+0xd2>
 8001ad4:	e0e9      	b.n	8001caa <__aeabi_dsub+0x2a6>
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	003c      	movs	r4, r7
 8001ada:	1ad2      	subs	r2, r2, r3
 8001adc:	409d      	lsls	r5, r3
 8001ade:	40d4      	lsrs	r4, r2
 8001ae0:	409f      	lsls	r7, r3
 8001ae2:	4325      	orrs	r5, r4
 8001ae4:	429e      	cmp	r6, r3
 8001ae6:	dd00      	ble.n	8001aea <__aeabi_dsub+0xe6>
 8001ae8:	e0db      	b.n	8001ca2 <__aeabi_dsub+0x29e>
 8001aea:	1b9e      	subs	r6, r3, r6
 8001aec:	1c73      	adds	r3, r6, #1
 8001aee:	2b1f      	cmp	r3, #31
 8001af0:	dd00      	ble.n	8001af4 <__aeabi_dsub+0xf0>
 8001af2:	e10a      	b.n	8001d0a <__aeabi_dsub+0x306>
 8001af4:	2220      	movs	r2, #32
 8001af6:	0038      	movs	r0, r7
 8001af8:	1ad2      	subs	r2, r2, r3
 8001afa:	0029      	movs	r1, r5
 8001afc:	4097      	lsls	r7, r2
 8001afe:	002c      	movs	r4, r5
 8001b00:	4091      	lsls	r1, r2
 8001b02:	40d8      	lsrs	r0, r3
 8001b04:	1e7a      	subs	r2, r7, #1
 8001b06:	4197      	sbcs	r7, r2
 8001b08:	40dc      	lsrs	r4, r3
 8001b0a:	2600      	movs	r6, #0
 8001b0c:	4301      	orrs	r1, r0
 8001b0e:	430f      	orrs	r7, r1
 8001b10:	077b      	lsls	r3, r7, #29
 8001b12:	d009      	beq.n	8001b28 <__aeabi_dsub+0x124>
 8001b14:	230f      	movs	r3, #15
 8001b16:	403b      	ands	r3, r7
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d005      	beq.n	8001b28 <__aeabi_dsub+0x124>
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	42bb      	cmp	r3, r7
 8001b20:	41bf      	sbcs	r7, r7
 8001b22:	427f      	negs	r7, r7
 8001b24:	19e4      	adds	r4, r4, r7
 8001b26:	001f      	movs	r7, r3
 8001b28:	0223      	lsls	r3, r4, #8
 8001b2a:	d525      	bpl.n	8001b78 <__aeabi_dsub+0x174>
 8001b2c:	4b86      	ldr	r3, [pc, #536]	; (8001d48 <__aeabi_dsub+0x344>)
 8001b2e:	3601      	adds	r6, #1
 8001b30:	429e      	cmp	r6, r3
 8001b32:	d100      	bne.n	8001b36 <__aeabi_dsub+0x132>
 8001b34:	e0af      	b.n	8001c96 <__aeabi_dsub+0x292>
 8001b36:	4b85      	ldr	r3, [pc, #532]	; (8001d4c <__aeabi_dsub+0x348>)
 8001b38:	2501      	movs	r5, #1
 8001b3a:	401c      	ands	r4, r3
 8001b3c:	4643      	mov	r3, r8
 8001b3e:	0762      	lsls	r2, r4, #29
 8001b40:	08ff      	lsrs	r7, r7, #3
 8001b42:	0264      	lsls	r4, r4, #9
 8001b44:	0576      	lsls	r6, r6, #21
 8001b46:	4317      	orrs	r7, r2
 8001b48:	0b24      	lsrs	r4, r4, #12
 8001b4a:	0d76      	lsrs	r6, r6, #21
 8001b4c:	401d      	ands	r5, r3
 8001b4e:	2100      	movs	r1, #0
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	0b23      	lsrs	r3, r4, #12
 8001b54:	0d0c      	lsrs	r4, r1, #20
 8001b56:	4a7e      	ldr	r2, [pc, #504]	; (8001d50 <__aeabi_dsub+0x34c>)
 8001b58:	0524      	lsls	r4, r4, #20
 8001b5a:	431c      	orrs	r4, r3
 8001b5c:	4014      	ands	r4, r2
 8001b5e:	0533      	lsls	r3, r6, #20
 8001b60:	4323      	orrs	r3, r4
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	07ed      	lsls	r5, r5, #31
 8001b66:	085b      	lsrs	r3, r3, #1
 8001b68:	432b      	orrs	r3, r5
 8001b6a:	0038      	movs	r0, r7
 8001b6c:	0019      	movs	r1, r3
 8001b6e:	bc1c      	pop	{r2, r3, r4}
 8001b70:	4690      	mov	r8, r2
 8001b72:	4699      	mov	r9, r3
 8001b74:	46a2      	mov	sl, r4
 8001b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b78:	2501      	movs	r5, #1
 8001b7a:	4643      	mov	r3, r8
 8001b7c:	0762      	lsls	r2, r4, #29
 8001b7e:	08ff      	lsrs	r7, r7, #3
 8001b80:	4317      	orrs	r7, r2
 8001b82:	08e4      	lsrs	r4, r4, #3
 8001b84:	401d      	ands	r5, r3
 8001b86:	4b70      	ldr	r3, [pc, #448]	; (8001d48 <__aeabi_dsub+0x344>)
 8001b88:	429e      	cmp	r6, r3
 8001b8a:	d036      	beq.n	8001bfa <__aeabi_dsub+0x1f6>
 8001b8c:	0324      	lsls	r4, r4, #12
 8001b8e:	0576      	lsls	r6, r6, #21
 8001b90:	0b24      	lsrs	r4, r4, #12
 8001b92:	0d76      	lsrs	r6, r6, #21
 8001b94:	e7db      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001b96:	4663      	mov	r3, ip
 8001b98:	1af3      	subs	r3, r6, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	dc00      	bgt.n	8001ba0 <__aeabi_dsub+0x19c>
 8001b9e:	e094      	b.n	8001cca <__aeabi_dsub+0x2c6>
 8001ba0:	4660      	mov	r0, ip
 8001ba2:	2800      	cmp	r0, #0
 8001ba4:	d035      	beq.n	8001c12 <__aeabi_dsub+0x20e>
 8001ba6:	4868      	ldr	r0, [pc, #416]	; (8001d48 <__aeabi_dsub+0x344>)
 8001ba8:	4286      	cmp	r6, r0
 8001baa:	d0b1      	beq.n	8001b10 <__aeabi_dsub+0x10c>
 8001bac:	2780      	movs	r7, #128	; 0x80
 8001bae:	043f      	lsls	r7, r7, #16
 8001bb0:	4339      	orrs	r1, r7
 8001bb2:	2b38      	cmp	r3, #56	; 0x38
 8001bb4:	dc00      	bgt.n	8001bb8 <__aeabi_dsub+0x1b4>
 8001bb6:	e0fd      	b.n	8001db4 <__aeabi_dsub+0x3b0>
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	0017      	movs	r7, r2
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	1e7a      	subs	r2, r7, #1
 8001bc0:	4197      	sbcs	r7, r2
 8001bc2:	4457      	add	r7, sl
 8001bc4:	4557      	cmp	r7, sl
 8001bc6:	4180      	sbcs	r0, r0
 8001bc8:	1909      	adds	r1, r1, r4
 8001bca:	4244      	negs	r4, r0
 8001bcc:	190c      	adds	r4, r1, r4
 8001bce:	0223      	lsls	r3, r4, #8
 8001bd0:	d53a      	bpl.n	8001c48 <__aeabi_dsub+0x244>
 8001bd2:	4b5d      	ldr	r3, [pc, #372]	; (8001d48 <__aeabi_dsub+0x344>)
 8001bd4:	3601      	adds	r6, #1
 8001bd6:	429e      	cmp	r6, r3
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dsub+0x1d8>
 8001bda:	e14b      	b.n	8001e74 <__aeabi_dsub+0x470>
 8001bdc:	2201      	movs	r2, #1
 8001bde:	4b5b      	ldr	r3, [pc, #364]	; (8001d4c <__aeabi_dsub+0x348>)
 8001be0:	401c      	ands	r4, r3
 8001be2:	087b      	lsrs	r3, r7, #1
 8001be4:	4017      	ands	r7, r2
 8001be6:	431f      	orrs	r7, r3
 8001be8:	07e2      	lsls	r2, r4, #31
 8001bea:	4317      	orrs	r7, r2
 8001bec:	0864      	lsrs	r4, r4, #1
 8001bee:	e78f      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001bf0:	0008      	movs	r0, r1
 8001bf2:	4310      	orrs	r0, r2
 8001bf4:	d000      	beq.n	8001bf8 <__aeabi_dsub+0x1f4>
 8001bf6:	e724      	b.n	8001a42 <__aeabi_dsub+0x3e>
 8001bf8:	e721      	b.n	8001a3e <__aeabi_dsub+0x3a>
 8001bfa:	0023      	movs	r3, r4
 8001bfc:	433b      	orrs	r3, r7
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dsub+0x1fe>
 8001c00:	e1b9      	b.n	8001f76 <__aeabi_dsub+0x572>
 8001c02:	2280      	movs	r2, #128	; 0x80
 8001c04:	0312      	lsls	r2, r2, #12
 8001c06:	4314      	orrs	r4, r2
 8001c08:	0324      	lsls	r4, r4, #12
 8001c0a:	0b24      	lsrs	r4, r4, #12
 8001c0c:	e79f      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001c0e:	002e      	movs	r6, r5
 8001c10:	e77e      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001c12:	0008      	movs	r0, r1
 8001c14:	4310      	orrs	r0, r2
 8001c16:	d100      	bne.n	8001c1a <__aeabi_dsub+0x216>
 8001c18:	e0ca      	b.n	8001db0 <__aeabi_dsub+0x3ac>
 8001c1a:	1e58      	subs	r0, r3, #1
 8001c1c:	4684      	mov	ip, r0
 8001c1e:	2800      	cmp	r0, #0
 8001c20:	d000      	beq.n	8001c24 <__aeabi_dsub+0x220>
 8001c22:	e0e7      	b.n	8001df4 <__aeabi_dsub+0x3f0>
 8001c24:	4452      	add	r2, sl
 8001c26:	4552      	cmp	r2, sl
 8001c28:	4180      	sbcs	r0, r0
 8001c2a:	1864      	adds	r4, r4, r1
 8001c2c:	4240      	negs	r0, r0
 8001c2e:	1824      	adds	r4, r4, r0
 8001c30:	0017      	movs	r7, r2
 8001c32:	2601      	movs	r6, #1
 8001c34:	0223      	lsls	r3, r4, #8
 8001c36:	d507      	bpl.n	8001c48 <__aeabi_dsub+0x244>
 8001c38:	2602      	movs	r6, #2
 8001c3a:	e7cf      	b.n	8001bdc <__aeabi_dsub+0x1d8>
 8001c3c:	4664      	mov	r4, ip
 8001c3e:	432c      	orrs	r4, r5
 8001c40:	d100      	bne.n	8001c44 <__aeabi_dsub+0x240>
 8001c42:	e1b3      	b.n	8001fac <__aeabi_dsub+0x5a8>
 8001c44:	002c      	movs	r4, r5
 8001c46:	4667      	mov	r7, ip
 8001c48:	077b      	lsls	r3, r7, #29
 8001c4a:	d000      	beq.n	8001c4e <__aeabi_dsub+0x24a>
 8001c4c:	e762      	b.n	8001b14 <__aeabi_dsub+0x110>
 8001c4e:	0763      	lsls	r3, r4, #29
 8001c50:	08ff      	lsrs	r7, r7, #3
 8001c52:	431f      	orrs	r7, r3
 8001c54:	2501      	movs	r5, #1
 8001c56:	4643      	mov	r3, r8
 8001c58:	08e4      	lsrs	r4, r4, #3
 8001c5a:	401d      	ands	r5, r3
 8001c5c:	e793      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001c5e:	2d00      	cmp	r5, #0
 8001c60:	d178      	bne.n	8001d54 <__aeabi_dsub+0x350>
 8001c62:	1c75      	adds	r5, r6, #1
 8001c64:	056d      	lsls	r5, r5, #21
 8001c66:	0d6d      	lsrs	r5, r5, #21
 8001c68:	2d01      	cmp	r5, #1
 8001c6a:	dc00      	bgt.n	8001c6e <__aeabi_dsub+0x26a>
 8001c6c:	e0f2      	b.n	8001e54 <__aeabi_dsub+0x450>
 8001c6e:	4650      	mov	r0, sl
 8001c70:	1a80      	subs	r0, r0, r2
 8001c72:	4582      	cmp	sl, r0
 8001c74:	41bf      	sbcs	r7, r7
 8001c76:	1a65      	subs	r5, r4, r1
 8001c78:	427f      	negs	r7, r7
 8001c7a:	1bed      	subs	r5, r5, r7
 8001c7c:	4684      	mov	ip, r0
 8001c7e:	0228      	lsls	r0, r5, #8
 8001c80:	d400      	bmi.n	8001c84 <__aeabi_dsub+0x280>
 8001c82:	e08c      	b.n	8001d9e <__aeabi_dsub+0x39a>
 8001c84:	4650      	mov	r0, sl
 8001c86:	1a17      	subs	r7, r2, r0
 8001c88:	42ba      	cmp	r2, r7
 8001c8a:	4192      	sbcs	r2, r2
 8001c8c:	1b0c      	subs	r4, r1, r4
 8001c8e:	4255      	negs	r5, r2
 8001c90:	1b65      	subs	r5, r4, r5
 8001c92:	4698      	mov	r8, r3
 8001c94:	e714      	b.n	8001ac0 <__aeabi_dsub+0xbc>
 8001c96:	2501      	movs	r5, #1
 8001c98:	4643      	mov	r3, r8
 8001c9a:	2400      	movs	r4, #0
 8001c9c:	401d      	ands	r5, r3
 8001c9e:	2700      	movs	r7, #0
 8001ca0:	e755      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001ca2:	4c2a      	ldr	r4, [pc, #168]	; (8001d4c <__aeabi_dsub+0x348>)
 8001ca4:	1af6      	subs	r6, r6, r3
 8001ca6:	402c      	ands	r4, r5
 8001ca8:	e732      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001caa:	003d      	movs	r5, r7
 8001cac:	3828      	subs	r0, #40	; 0x28
 8001cae:	4085      	lsls	r5, r0
 8001cb0:	2700      	movs	r7, #0
 8001cb2:	e717      	b.n	8001ae4 <__aeabi_dsub+0xe0>
 8001cb4:	0038      	movs	r0, r7
 8001cb6:	f000 fa89 	bl	80021cc <__clzsi2>
 8001cba:	3020      	adds	r0, #32
 8001cbc:	e706      	b.n	8001acc <__aeabi_dsub+0xc8>
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	0017      	movs	r7, r2
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	1e7a      	subs	r2, r7, #1
 8001cc6:	4197      	sbcs	r7, r2
 8001cc8:	e6ee      	b.n	8001aa8 <__aeabi_dsub+0xa4>
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d000      	beq.n	8001cd0 <__aeabi_dsub+0x2cc>
 8001cce:	e0e5      	b.n	8001e9c <__aeabi_dsub+0x498>
 8001cd0:	1c73      	adds	r3, r6, #1
 8001cd2:	469c      	mov	ip, r3
 8001cd4:	055b      	lsls	r3, r3, #21
 8001cd6:	0d5b      	lsrs	r3, r3, #21
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	dc00      	bgt.n	8001cde <__aeabi_dsub+0x2da>
 8001cdc:	e09f      	b.n	8001e1e <__aeabi_dsub+0x41a>
 8001cde:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <__aeabi_dsub+0x344>)
 8001ce0:	459c      	cmp	ip, r3
 8001ce2:	d100      	bne.n	8001ce6 <__aeabi_dsub+0x2e2>
 8001ce4:	e0c5      	b.n	8001e72 <__aeabi_dsub+0x46e>
 8001ce6:	4452      	add	r2, sl
 8001ce8:	4552      	cmp	r2, sl
 8001cea:	4180      	sbcs	r0, r0
 8001cec:	1864      	adds	r4, r4, r1
 8001cee:	4240      	negs	r0, r0
 8001cf0:	1824      	adds	r4, r4, r0
 8001cf2:	07e7      	lsls	r7, r4, #31
 8001cf4:	0852      	lsrs	r2, r2, #1
 8001cf6:	4317      	orrs	r7, r2
 8001cf8:	0864      	lsrs	r4, r4, #1
 8001cfa:	4666      	mov	r6, ip
 8001cfc:	e708      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001cfe:	4812      	ldr	r0, [pc, #72]	; (8001d48 <__aeabi_dsub+0x344>)
 8001d00:	4285      	cmp	r5, r0
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dsub+0x302>
 8001d04:	e085      	b.n	8001e12 <__aeabi_dsub+0x40e>
 8001d06:	001d      	movs	r5, r3
 8001d08:	e6bc      	b.n	8001a84 <__aeabi_dsub+0x80>
 8001d0a:	0029      	movs	r1, r5
 8001d0c:	3e1f      	subs	r6, #31
 8001d0e:	40f1      	lsrs	r1, r6
 8001d10:	2b20      	cmp	r3, #32
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0x312>
 8001d14:	e07f      	b.n	8001e16 <__aeabi_dsub+0x412>
 8001d16:	2240      	movs	r2, #64	; 0x40
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	409d      	lsls	r5, r3
 8001d1c:	432f      	orrs	r7, r5
 8001d1e:	1e7d      	subs	r5, r7, #1
 8001d20:	41af      	sbcs	r7, r5
 8001d22:	2400      	movs	r4, #0
 8001d24:	430f      	orrs	r7, r1
 8001d26:	2600      	movs	r6, #0
 8001d28:	e78e      	b.n	8001c48 <__aeabi_dsub+0x244>
 8001d2a:	002b      	movs	r3, r5
 8001d2c:	000f      	movs	r7, r1
 8001d2e:	3b20      	subs	r3, #32
 8001d30:	40df      	lsrs	r7, r3
 8001d32:	2d20      	cmp	r5, #32
 8001d34:	d071      	beq.n	8001e1a <__aeabi_dsub+0x416>
 8001d36:	2340      	movs	r3, #64	; 0x40
 8001d38:	1b5d      	subs	r5, r3, r5
 8001d3a:	40a9      	lsls	r1, r5
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	1e51      	subs	r1, r2, #1
 8001d40:	418a      	sbcs	r2, r1
 8001d42:	2100      	movs	r1, #0
 8001d44:	4317      	orrs	r7, r2
 8001d46:	e6af      	b.n	8001aa8 <__aeabi_dsub+0xa4>
 8001d48:	000007ff 	.word	0x000007ff
 8001d4c:	ff7fffff 	.word	0xff7fffff
 8001d50:	800fffff 	.word	0x800fffff
 8001d54:	2e00      	cmp	r6, #0
 8001d56:	d03e      	beq.n	8001dd6 <__aeabi_dsub+0x3d2>
 8001d58:	4eb3      	ldr	r6, [pc, #716]	; (8002028 <__aeabi_dsub+0x624>)
 8001d5a:	45b4      	cmp	ip, r6
 8001d5c:	d045      	beq.n	8001dea <__aeabi_dsub+0x3e6>
 8001d5e:	2680      	movs	r6, #128	; 0x80
 8001d60:	0436      	lsls	r6, r6, #16
 8001d62:	426d      	negs	r5, r5
 8001d64:	4334      	orrs	r4, r6
 8001d66:	2d38      	cmp	r5, #56	; 0x38
 8001d68:	dd00      	ble.n	8001d6c <__aeabi_dsub+0x368>
 8001d6a:	e0a8      	b.n	8001ebe <__aeabi_dsub+0x4ba>
 8001d6c:	2d1f      	cmp	r5, #31
 8001d6e:	dd00      	ble.n	8001d72 <__aeabi_dsub+0x36e>
 8001d70:	e11f      	b.n	8001fb2 <__aeabi_dsub+0x5ae>
 8001d72:	2620      	movs	r6, #32
 8001d74:	0027      	movs	r7, r4
 8001d76:	4650      	mov	r0, sl
 8001d78:	1b76      	subs	r6, r6, r5
 8001d7a:	40b7      	lsls	r7, r6
 8001d7c:	40e8      	lsrs	r0, r5
 8001d7e:	4307      	orrs	r7, r0
 8001d80:	4650      	mov	r0, sl
 8001d82:	40b0      	lsls	r0, r6
 8001d84:	1e46      	subs	r6, r0, #1
 8001d86:	41b0      	sbcs	r0, r6
 8001d88:	40ec      	lsrs	r4, r5
 8001d8a:	4338      	orrs	r0, r7
 8001d8c:	1a17      	subs	r7, r2, r0
 8001d8e:	42ba      	cmp	r2, r7
 8001d90:	4192      	sbcs	r2, r2
 8001d92:	1b0c      	subs	r4, r1, r4
 8001d94:	4252      	negs	r2, r2
 8001d96:	1aa4      	subs	r4, r4, r2
 8001d98:	4666      	mov	r6, ip
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	e68b      	b.n	8001ab6 <__aeabi_dsub+0xb2>
 8001d9e:	4664      	mov	r4, ip
 8001da0:	4667      	mov	r7, ip
 8001da2:	432c      	orrs	r4, r5
 8001da4:	d000      	beq.n	8001da8 <__aeabi_dsub+0x3a4>
 8001da6:	e68b      	b.n	8001ac0 <__aeabi_dsub+0xbc>
 8001da8:	2500      	movs	r5, #0
 8001daa:	2600      	movs	r6, #0
 8001dac:	2700      	movs	r7, #0
 8001dae:	e6ea      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001db0:	001e      	movs	r6, r3
 8001db2:	e6ad      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001db4:	2b1f      	cmp	r3, #31
 8001db6:	dc60      	bgt.n	8001e7a <__aeabi_dsub+0x476>
 8001db8:	2720      	movs	r7, #32
 8001dba:	1af8      	subs	r0, r7, r3
 8001dbc:	000f      	movs	r7, r1
 8001dbe:	4684      	mov	ip, r0
 8001dc0:	4087      	lsls	r7, r0
 8001dc2:	0010      	movs	r0, r2
 8001dc4:	40d8      	lsrs	r0, r3
 8001dc6:	4307      	orrs	r7, r0
 8001dc8:	4660      	mov	r0, ip
 8001dca:	4082      	lsls	r2, r0
 8001dcc:	1e50      	subs	r0, r2, #1
 8001dce:	4182      	sbcs	r2, r0
 8001dd0:	40d9      	lsrs	r1, r3
 8001dd2:	4317      	orrs	r7, r2
 8001dd4:	e6f5      	b.n	8001bc2 <__aeabi_dsub+0x1be>
 8001dd6:	0026      	movs	r6, r4
 8001dd8:	4650      	mov	r0, sl
 8001dda:	4306      	orrs	r6, r0
 8001ddc:	d005      	beq.n	8001dea <__aeabi_dsub+0x3e6>
 8001dde:	43ed      	mvns	r5, r5
 8001de0:	2d00      	cmp	r5, #0
 8001de2:	d0d3      	beq.n	8001d8c <__aeabi_dsub+0x388>
 8001de4:	4e90      	ldr	r6, [pc, #576]	; (8002028 <__aeabi_dsub+0x624>)
 8001de6:	45b4      	cmp	ip, r6
 8001de8:	d1bd      	bne.n	8001d66 <__aeabi_dsub+0x362>
 8001dea:	000c      	movs	r4, r1
 8001dec:	0017      	movs	r7, r2
 8001dee:	4666      	mov	r6, ip
 8001df0:	4698      	mov	r8, r3
 8001df2:	e68d      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001df4:	488c      	ldr	r0, [pc, #560]	; (8002028 <__aeabi_dsub+0x624>)
 8001df6:	4283      	cmp	r3, r0
 8001df8:	d00b      	beq.n	8001e12 <__aeabi_dsub+0x40e>
 8001dfa:	4663      	mov	r3, ip
 8001dfc:	e6d9      	b.n	8001bb2 <__aeabi_dsub+0x1ae>
 8001dfe:	2d00      	cmp	r5, #0
 8001e00:	d000      	beq.n	8001e04 <__aeabi_dsub+0x400>
 8001e02:	e096      	b.n	8001f32 <__aeabi_dsub+0x52e>
 8001e04:	0008      	movs	r0, r1
 8001e06:	4310      	orrs	r0, r2
 8001e08:	d100      	bne.n	8001e0c <__aeabi_dsub+0x408>
 8001e0a:	e0e2      	b.n	8001fd2 <__aeabi_dsub+0x5ce>
 8001e0c:	000c      	movs	r4, r1
 8001e0e:	0017      	movs	r7, r2
 8001e10:	4698      	mov	r8, r3
 8001e12:	4e85      	ldr	r6, [pc, #532]	; (8002028 <__aeabi_dsub+0x624>)
 8001e14:	e67c      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e16:	2500      	movs	r5, #0
 8001e18:	e780      	b.n	8001d1c <__aeabi_dsub+0x318>
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	e78e      	b.n	8001d3c <__aeabi_dsub+0x338>
 8001e1e:	0023      	movs	r3, r4
 8001e20:	4650      	mov	r0, sl
 8001e22:	4303      	orrs	r3, r0
 8001e24:	2e00      	cmp	r6, #0
 8001e26:	d000      	beq.n	8001e2a <__aeabi_dsub+0x426>
 8001e28:	e0a8      	b.n	8001f7c <__aeabi_dsub+0x578>
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x42c>
 8001e2e:	e0de      	b.n	8001fee <__aeabi_dsub+0x5ea>
 8001e30:	000b      	movs	r3, r1
 8001e32:	4313      	orrs	r3, r2
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x434>
 8001e36:	e66b      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e38:	4452      	add	r2, sl
 8001e3a:	4552      	cmp	r2, sl
 8001e3c:	4180      	sbcs	r0, r0
 8001e3e:	1864      	adds	r4, r4, r1
 8001e40:	4240      	negs	r0, r0
 8001e42:	1824      	adds	r4, r4, r0
 8001e44:	0017      	movs	r7, r2
 8001e46:	0223      	lsls	r3, r4, #8
 8001e48:	d400      	bmi.n	8001e4c <__aeabi_dsub+0x448>
 8001e4a:	e6fd      	b.n	8001c48 <__aeabi_dsub+0x244>
 8001e4c:	4b77      	ldr	r3, [pc, #476]	; (800202c <__aeabi_dsub+0x628>)
 8001e4e:	4666      	mov	r6, ip
 8001e50:	401c      	ands	r4, r3
 8001e52:	e65d      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e54:	0025      	movs	r5, r4
 8001e56:	4650      	mov	r0, sl
 8001e58:	4305      	orrs	r5, r0
 8001e5a:	2e00      	cmp	r6, #0
 8001e5c:	d1cf      	bne.n	8001dfe <__aeabi_dsub+0x3fa>
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	d14f      	bne.n	8001f02 <__aeabi_dsub+0x4fe>
 8001e62:	000c      	movs	r4, r1
 8001e64:	4314      	orrs	r4, r2
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x466>
 8001e68:	e0a0      	b.n	8001fac <__aeabi_dsub+0x5a8>
 8001e6a:	000c      	movs	r4, r1
 8001e6c:	0017      	movs	r7, r2
 8001e6e:	4698      	mov	r8, r3
 8001e70:	e64e      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001e72:	4666      	mov	r6, ip
 8001e74:	2400      	movs	r4, #0
 8001e76:	2700      	movs	r7, #0
 8001e78:	e685      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001e7a:	001f      	movs	r7, r3
 8001e7c:	0008      	movs	r0, r1
 8001e7e:	3f20      	subs	r7, #32
 8001e80:	40f8      	lsrs	r0, r7
 8001e82:	0007      	movs	r7, r0
 8001e84:	2b20      	cmp	r3, #32
 8001e86:	d100      	bne.n	8001e8a <__aeabi_dsub+0x486>
 8001e88:	e08e      	b.n	8001fa8 <__aeabi_dsub+0x5a4>
 8001e8a:	2040      	movs	r0, #64	; 0x40
 8001e8c:	1ac3      	subs	r3, r0, r3
 8001e8e:	4099      	lsls	r1, r3
 8001e90:	430a      	orrs	r2, r1
 8001e92:	1e51      	subs	r1, r2, #1
 8001e94:	418a      	sbcs	r2, r1
 8001e96:	2100      	movs	r1, #0
 8001e98:	4317      	orrs	r7, r2
 8001e9a:	e692      	b.n	8001bc2 <__aeabi_dsub+0x1be>
 8001e9c:	2e00      	cmp	r6, #0
 8001e9e:	d114      	bne.n	8001eca <__aeabi_dsub+0x4c6>
 8001ea0:	0026      	movs	r6, r4
 8001ea2:	4650      	mov	r0, sl
 8001ea4:	4306      	orrs	r6, r0
 8001ea6:	d062      	beq.n	8001f6e <__aeabi_dsub+0x56a>
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d15c      	bne.n	8001f68 <__aeabi_dsub+0x564>
 8001eae:	1887      	adds	r7, r0, r2
 8001eb0:	4297      	cmp	r7, r2
 8001eb2:	4192      	sbcs	r2, r2
 8001eb4:	1864      	adds	r4, r4, r1
 8001eb6:	4252      	negs	r2, r2
 8001eb8:	18a4      	adds	r4, r4, r2
 8001eba:	4666      	mov	r6, ip
 8001ebc:	e687      	b.n	8001bce <__aeabi_dsub+0x1ca>
 8001ebe:	4650      	mov	r0, sl
 8001ec0:	4320      	orrs	r0, r4
 8001ec2:	1e44      	subs	r4, r0, #1
 8001ec4:	41a0      	sbcs	r0, r4
 8001ec6:	2400      	movs	r4, #0
 8001ec8:	e760      	b.n	8001d8c <__aeabi_dsub+0x388>
 8001eca:	4e57      	ldr	r6, [pc, #348]	; (8002028 <__aeabi_dsub+0x624>)
 8001ecc:	45b4      	cmp	ip, r6
 8001ece:	d04e      	beq.n	8001f6e <__aeabi_dsub+0x56a>
 8001ed0:	2680      	movs	r6, #128	; 0x80
 8001ed2:	0436      	lsls	r6, r6, #16
 8001ed4:	425b      	negs	r3, r3
 8001ed6:	4334      	orrs	r4, r6
 8001ed8:	2b38      	cmp	r3, #56	; 0x38
 8001eda:	dd00      	ble.n	8001ede <__aeabi_dsub+0x4da>
 8001edc:	e07f      	b.n	8001fde <__aeabi_dsub+0x5da>
 8001ede:	2b1f      	cmp	r3, #31
 8001ee0:	dd00      	ble.n	8001ee4 <__aeabi_dsub+0x4e0>
 8001ee2:	e08b      	b.n	8001ffc <__aeabi_dsub+0x5f8>
 8001ee4:	2620      	movs	r6, #32
 8001ee6:	0027      	movs	r7, r4
 8001ee8:	4650      	mov	r0, sl
 8001eea:	1af6      	subs	r6, r6, r3
 8001eec:	40b7      	lsls	r7, r6
 8001eee:	40d8      	lsrs	r0, r3
 8001ef0:	4307      	orrs	r7, r0
 8001ef2:	4650      	mov	r0, sl
 8001ef4:	40b0      	lsls	r0, r6
 8001ef6:	1e46      	subs	r6, r0, #1
 8001ef8:	41b0      	sbcs	r0, r6
 8001efa:	4307      	orrs	r7, r0
 8001efc:	40dc      	lsrs	r4, r3
 8001efe:	18bf      	adds	r7, r7, r2
 8001f00:	e7d6      	b.n	8001eb0 <__aeabi_dsub+0x4ac>
 8001f02:	000d      	movs	r5, r1
 8001f04:	4315      	orrs	r5, r2
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x506>
 8001f08:	e602      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f0a:	4650      	mov	r0, sl
 8001f0c:	1a80      	subs	r0, r0, r2
 8001f0e:	4582      	cmp	sl, r0
 8001f10:	41bf      	sbcs	r7, r7
 8001f12:	1a65      	subs	r5, r4, r1
 8001f14:	427f      	negs	r7, r7
 8001f16:	1bed      	subs	r5, r5, r7
 8001f18:	4684      	mov	ip, r0
 8001f1a:	0228      	lsls	r0, r5, #8
 8001f1c:	d400      	bmi.n	8001f20 <__aeabi_dsub+0x51c>
 8001f1e:	e68d      	b.n	8001c3c <__aeabi_dsub+0x238>
 8001f20:	4650      	mov	r0, sl
 8001f22:	1a17      	subs	r7, r2, r0
 8001f24:	42ba      	cmp	r2, r7
 8001f26:	4192      	sbcs	r2, r2
 8001f28:	1b0c      	subs	r4, r1, r4
 8001f2a:	4252      	negs	r2, r2
 8001f2c:	1aa4      	subs	r4, r4, r2
 8001f2e:	4698      	mov	r8, r3
 8001f30:	e5ee      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f32:	000d      	movs	r5, r1
 8001f34:	4315      	orrs	r5, r2
 8001f36:	d100      	bne.n	8001f3a <__aeabi_dsub+0x536>
 8001f38:	e76b      	b.n	8001e12 <__aeabi_dsub+0x40e>
 8001f3a:	4650      	mov	r0, sl
 8001f3c:	0767      	lsls	r7, r4, #29
 8001f3e:	08c0      	lsrs	r0, r0, #3
 8001f40:	4307      	orrs	r7, r0
 8001f42:	2080      	movs	r0, #128	; 0x80
 8001f44:	08e4      	lsrs	r4, r4, #3
 8001f46:	0300      	lsls	r0, r0, #12
 8001f48:	4204      	tst	r4, r0
 8001f4a:	d007      	beq.n	8001f5c <__aeabi_dsub+0x558>
 8001f4c:	08cd      	lsrs	r5, r1, #3
 8001f4e:	4205      	tst	r5, r0
 8001f50:	d104      	bne.n	8001f5c <__aeabi_dsub+0x558>
 8001f52:	002c      	movs	r4, r5
 8001f54:	4698      	mov	r8, r3
 8001f56:	08d7      	lsrs	r7, r2, #3
 8001f58:	0749      	lsls	r1, r1, #29
 8001f5a:	430f      	orrs	r7, r1
 8001f5c:	0f7b      	lsrs	r3, r7, #29
 8001f5e:	00e4      	lsls	r4, r4, #3
 8001f60:	431c      	orrs	r4, r3
 8001f62:	00ff      	lsls	r7, r7, #3
 8001f64:	4e30      	ldr	r6, [pc, #192]	; (8002028 <__aeabi_dsub+0x624>)
 8001f66:	e5d3      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f68:	4e2f      	ldr	r6, [pc, #188]	; (8002028 <__aeabi_dsub+0x624>)
 8001f6a:	45b4      	cmp	ip, r6
 8001f6c:	d1b4      	bne.n	8001ed8 <__aeabi_dsub+0x4d4>
 8001f6e:	000c      	movs	r4, r1
 8001f70:	0017      	movs	r7, r2
 8001f72:	4666      	mov	r6, ip
 8001f74:	e5cc      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001f76:	2700      	movs	r7, #0
 8001f78:	2400      	movs	r4, #0
 8001f7a:	e5e8      	b.n	8001b4e <__aeabi_dsub+0x14a>
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d039      	beq.n	8001ff4 <__aeabi_dsub+0x5f0>
 8001f80:	000b      	movs	r3, r1
 8001f82:	4313      	orrs	r3, r2
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x584>
 8001f86:	e744      	b.n	8001e12 <__aeabi_dsub+0x40e>
 8001f88:	08c0      	lsrs	r0, r0, #3
 8001f8a:	0767      	lsls	r7, r4, #29
 8001f8c:	4307      	orrs	r7, r0
 8001f8e:	2080      	movs	r0, #128	; 0x80
 8001f90:	08e4      	lsrs	r4, r4, #3
 8001f92:	0300      	lsls	r0, r0, #12
 8001f94:	4204      	tst	r4, r0
 8001f96:	d0e1      	beq.n	8001f5c <__aeabi_dsub+0x558>
 8001f98:	08cb      	lsrs	r3, r1, #3
 8001f9a:	4203      	tst	r3, r0
 8001f9c:	d1de      	bne.n	8001f5c <__aeabi_dsub+0x558>
 8001f9e:	08d7      	lsrs	r7, r2, #3
 8001fa0:	0749      	lsls	r1, r1, #29
 8001fa2:	430f      	orrs	r7, r1
 8001fa4:	001c      	movs	r4, r3
 8001fa6:	e7d9      	b.n	8001f5c <__aeabi_dsub+0x558>
 8001fa8:	2100      	movs	r1, #0
 8001faa:	e771      	b.n	8001e90 <__aeabi_dsub+0x48c>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2700      	movs	r7, #0
 8001fb0:	e5e9      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001fb2:	002e      	movs	r6, r5
 8001fb4:	0027      	movs	r7, r4
 8001fb6:	3e20      	subs	r6, #32
 8001fb8:	40f7      	lsrs	r7, r6
 8001fba:	2d20      	cmp	r5, #32
 8001fbc:	d02f      	beq.n	800201e <__aeabi_dsub+0x61a>
 8001fbe:	2640      	movs	r6, #64	; 0x40
 8001fc0:	1b75      	subs	r5, r6, r5
 8001fc2:	40ac      	lsls	r4, r5
 8001fc4:	4650      	mov	r0, sl
 8001fc6:	4320      	orrs	r0, r4
 8001fc8:	1e44      	subs	r4, r0, #1
 8001fca:	41a0      	sbcs	r0, r4
 8001fcc:	2400      	movs	r4, #0
 8001fce:	4338      	orrs	r0, r7
 8001fd0:	e6dc      	b.n	8001d8c <__aeabi_dsub+0x388>
 8001fd2:	2480      	movs	r4, #128	; 0x80
 8001fd4:	2500      	movs	r5, #0
 8001fd6:	0324      	lsls	r4, r4, #12
 8001fd8:	4e13      	ldr	r6, [pc, #76]	; (8002028 <__aeabi_dsub+0x624>)
 8001fda:	2700      	movs	r7, #0
 8001fdc:	e5d3      	b.n	8001b86 <__aeabi_dsub+0x182>
 8001fde:	4650      	mov	r0, sl
 8001fe0:	4320      	orrs	r0, r4
 8001fe2:	0007      	movs	r7, r0
 8001fe4:	1e78      	subs	r0, r7, #1
 8001fe6:	4187      	sbcs	r7, r0
 8001fe8:	2400      	movs	r4, #0
 8001fea:	18bf      	adds	r7, r7, r2
 8001fec:	e760      	b.n	8001eb0 <__aeabi_dsub+0x4ac>
 8001fee:	000c      	movs	r4, r1
 8001ff0:	0017      	movs	r7, r2
 8001ff2:	e58d      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001ff4:	000c      	movs	r4, r1
 8001ff6:	0017      	movs	r7, r2
 8001ff8:	4e0b      	ldr	r6, [pc, #44]	; (8002028 <__aeabi_dsub+0x624>)
 8001ffa:	e589      	b.n	8001b10 <__aeabi_dsub+0x10c>
 8001ffc:	001e      	movs	r6, r3
 8001ffe:	0027      	movs	r7, r4
 8002000:	3e20      	subs	r6, #32
 8002002:	40f7      	lsrs	r7, r6
 8002004:	2b20      	cmp	r3, #32
 8002006:	d00c      	beq.n	8002022 <__aeabi_dsub+0x61e>
 8002008:	2640      	movs	r6, #64	; 0x40
 800200a:	1af3      	subs	r3, r6, r3
 800200c:	409c      	lsls	r4, r3
 800200e:	4650      	mov	r0, sl
 8002010:	4320      	orrs	r0, r4
 8002012:	1e44      	subs	r4, r0, #1
 8002014:	41a0      	sbcs	r0, r4
 8002016:	4307      	orrs	r7, r0
 8002018:	2400      	movs	r4, #0
 800201a:	18bf      	adds	r7, r7, r2
 800201c:	e748      	b.n	8001eb0 <__aeabi_dsub+0x4ac>
 800201e:	2400      	movs	r4, #0
 8002020:	e7d0      	b.n	8001fc4 <__aeabi_dsub+0x5c0>
 8002022:	2400      	movs	r4, #0
 8002024:	e7f3      	b.n	800200e <__aeabi_dsub+0x60a>
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	000007ff 	.word	0x000007ff
 800202c:	ff7fffff 	.word	0xff7fffff

08002030 <__aeabi_dcmpun>:
 8002030:	b570      	push	{r4, r5, r6, lr}
 8002032:	4e0e      	ldr	r6, [pc, #56]	; (800206c <__aeabi_dcmpun+0x3c>)
 8002034:	030d      	lsls	r5, r1, #12
 8002036:	031c      	lsls	r4, r3, #12
 8002038:	0049      	lsls	r1, r1, #1
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	0b2d      	lsrs	r5, r5, #12
 800203e:	0d49      	lsrs	r1, r1, #21
 8002040:	0b24      	lsrs	r4, r4, #12
 8002042:	0d5b      	lsrs	r3, r3, #21
 8002044:	42b1      	cmp	r1, r6
 8002046:	d004      	beq.n	8002052 <__aeabi_dcmpun+0x22>
 8002048:	4908      	ldr	r1, [pc, #32]	; (800206c <__aeabi_dcmpun+0x3c>)
 800204a:	2000      	movs	r0, #0
 800204c:	428b      	cmp	r3, r1
 800204e:	d008      	beq.n	8002062 <__aeabi_dcmpun+0x32>
 8002050:	bd70      	pop	{r4, r5, r6, pc}
 8002052:	4305      	orrs	r5, r0
 8002054:	2001      	movs	r0, #1
 8002056:	2d00      	cmp	r5, #0
 8002058:	d1fa      	bne.n	8002050 <__aeabi_dcmpun+0x20>
 800205a:	4904      	ldr	r1, [pc, #16]	; (800206c <__aeabi_dcmpun+0x3c>)
 800205c:	2000      	movs	r0, #0
 800205e:	428b      	cmp	r3, r1
 8002060:	d1f6      	bne.n	8002050 <__aeabi_dcmpun+0x20>
 8002062:	4314      	orrs	r4, r2
 8002064:	0020      	movs	r0, r4
 8002066:	1e44      	subs	r4, r0, #1
 8002068:	41a0      	sbcs	r0, r4
 800206a:	e7f1      	b.n	8002050 <__aeabi_dcmpun+0x20>
 800206c:	000007ff 	.word	0x000007ff

08002070 <__aeabi_d2iz>:
 8002070:	b530      	push	{r4, r5, lr}
 8002072:	4d13      	ldr	r5, [pc, #76]	; (80020c0 <__aeabi_d2iz+0x50>)
 8002074:	030a      	lsls	r2, r1, #12
 8002076:	004b      	lsls	r3, r1, #1
 8002078:	0b12      	lsrs	r2, r2, #12
 800207a:	0d5b      	lsrs	r3, r3, #21
 800207c:	0fc9      	lsrs	r1, r1, #31
 800207e:	2400      	movs	r4, #0
 8002080:	42ab      	cmp	r3, r5
 8002082:	dd10      	ble.n	80020a6 <__aeabi_d2iz+0x36>
 8002084:	4c0f      	ldr	r4, [pc, #60]	; (80020c4 <__aeabi_d2iz+0x54>)
 8002086:	42a3      	cmp	r3, r4
 8002088:	dc0f      	bgt.n	80020aa <__aeabi_d2iz+0x3a>
 800208a:	2480      	movs	r4, #128	; 0x80
 800208c:	4d0e      	ldr	r5, [pc, #56]	; (80020c8 <__aeabi_d2iz+0x58>)
 800208e:	0364      	lsls	r4, r4, #13
 8002090:	4322      	orrs	r2, r4
 8002092:	1aed      	subs	r5, r5, r3
 8002094:	2d1f      	cmp	r5, #31
 8002096:	dd0b      	ble.n	80020b0 <__aeabi_d2iz+0x40>
 8002098:	480c      	ldr	r0, [pc, #48]	; (80020cc <__aeabi_d2iz+0x5c>)
 800209a:	1ac3      	subs	r3, r0, r3
 800209c:	40da      	lsrs	r2, r3
 800209e:	4254      	negs	r4, r2
 80020a0:	2900      	cmp	r1, #0
 80020a2:	d100      	bne.n	80020a6 <__aeabi_d2iz+0x36>
 80020a4:	0014      	movs	r4, r2
 80020a6:	0020      	movs	r0, r4
 80020a8:	bd30      	pop	{r4, r5, pc}
 80020aa:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <__aeabi_d2iz+0x60>)
 80020ac:	18cc      	adds	r4, r1, r3
 80020ae:	e7fa      	b.n	80020a6 <__aeabi_d2iz+0x36>
 80020b0:	4c08      	ldr	r4, [pc, #32]	; (80020d4 <__aeabi_d2iz+0x64>)
 80020b2:	40e8      	lsrs	r0, r5
 80020b4:	46a4      	mov	ip, r4
 80020b6:	4463      	add	r3, ip
 80020b8:	409a      	lsls	r2, r3
 80020ba:	4302      	orrs	r2, r0
 80020bc:	e7ef      	b.n	800209e <__aeabi_d2iz+0x2e>
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	000003fe 	.word	0x000003fe
 80020c4:	0000041d 	.word	0x0000041d
 80020c8:	00000433 	.word	0x00000433
 80020cc:	00000413 	.word	0x00000413
 80020d0:	7fffffff 	.word	0x7fffffff
 80020d4:	fffffbed 	.word	0xfffffbed

080020d8 <__aeabi_i2d>:
 80020d8:	b570      	push	{r4, r5, r6, lr}
 80020da:	2800      	cmp	r0, #0
 80020dc:	d030      	beq.n	8002140 <__aeabi_i2d+0x68>
 80020de:	17c3      	asrs	r3, r0, #31
 80020e0:	18c4      	adds	r4, r0, r3
 80020e2:	405c      	eors	r4, r3
 80020e4:	0fc5      	lsrs	r5, r0, #31
 80020e6:	0020      	movs	r0, r4
 80020e8:	f000 f870 	bl	80021cc <__clzsi2>
 80020ec:	4b17      	ldr	r3, [pc, #92]	; (800214c <__aeabi_i2d+0x74>)
 80020ee:	4a18      	ldr	r2, [pc, #96]	; (8002150 <__aeabi_i2d+0x78>)
 80020f0:	1a1b      	subs	r3, r3, r0
 80020f2:	1ad2      	subs	r2, r2, r3
 80020f4:	2a1f      	cmp	r2, #31
 80020f6:	dd18      	ble.n	800212a <__aeabi_i2d+0x52>
 80020f8:	4a16      	ldr	r2, [pc, #88]	; (8002154 <__aeabi_i2d+0x7c>)
 80020fa:	1ad2      	subs	r2, r2, r3
 80020fc:	4094      	lsls	r4, r2
 80020fe:	2200      	movs	r2, #0
 8002100:	0324      	lsls	r4, r4, #12
 8002102:	055b      	lsls	r3, r3, #21
 8002104:	0b24      	lsrs	r4, r4, #12
 8002106:	0d5b      	lsrs	r3, r3, #21
 8002108:	2100      	movs	r1, #0
 800210a:	0010      	movs	r0, r2
 800210c:	0324      	lsls	r4, r4, #12
 800210e:	0d0a      	lsrs	r2, r1, #20
 8002110:	0b24      	lsrs	r4, r4, #12
 8002112:	0512      	lsls	r2, r2, #20
 8002114:	4322      	orrs	r2, r4
 8002116:	4c10      	ldr	r4, [pc, #64]	; (8002158 <__aeabi_i2d+0x80>)
 8002118:	051b      	lsls	r3, r3, #20
 800211a:	4022      	ands	r2, r4
 800211c:	4313      	orrs	r3, r2
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	07ed      	lsls	r5, r5, #31
 8002122:	085b      	lsrs	r3, r3, #1
 8002124:	432b      	orrs	r3, r5
 8002126:	0019      	movs	r1, r3
 8002128:	bd70      	pop	{r4, r5, r6, pc}
 800212a:	0021      	movs	r1, r4
 800212c:	4091      	lsls	r1, r2
 800212e:	000a      	movs	r2, r1
 8002130:	210b      	movs	r1, #11
 8002132:	1a08      	subs	r0, r1, r0
 8002134:	40c4      	lsrs	r4, r0
 8002136:	055b      	lsls	r3, r3, #21
 8002138:	0324      	lsls	r4, r4, #12
 800213a:	0b24      	lsrs	r4, r4, #12
 800213c:	0d5b      	lsrs	r3, r3, #21
 800213e:	e7e3      	b.n	8002108 <__aeabi_i2d+0x30>
 8002140:	2500      	movs	r5, #0
 8002142:	2300      	movs	r3, #0
 8002144:	2400      	movs	r4, #0
 8002146:	2200      	movs	r2, #0
 8002148:	e7de      	b.n	8002108 <__aeabi_i2d+0x30>
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	0000041e 	.word	0x0000041e
 8002150:	00000433 	.word	0x00000433
 8002154:	00000413 	.word	0x00000413
 8002158:	800fffff 	.word	0x800fffff

0800215c <__aeabi_ui2d>:
 800215c:	b510      	push	{r4, lr}
 800215e:	1e04      	subs	r4, r0, #0
 8002160:	d028      	beq.n	80021b4 <__aeabi_ui2d+0x58>
 8002162:	f000 f833 	bl	80021cc <__clzsi2>
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <__aeabi_ui2d+0x60>)
 8002168:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <__aeabi_ui2d+0x64>)
 800216a:	1a1b      	subs	r3, r3, r0
 800216c:	1ad2      	subs	r2, r2, r3
 800216e:	2a1f      	cmp	r2, #31
 8002170:	dd15      	ble.n	800219e <__aeabi_ui2d+0x42>
 8002172:	4a14      	ldr	r2, [pc, #80]	; (80021c4 <__aeabi_ui2d+0x68>)
 8002174:	1ad2      	subs	r2, r2, r3
 8002176:	4094      	lsls	r4, r2
 8002178:	2200      	movs	r2, #0
 800217a:	0324      	lsls	r4, r4, #12
 800217c:	055b      	lsls	r3, r3, #21
 800217e:	0b24      	lsrs	r4, r4, #12
 8002180:	0d5b      	lsrs	r3, r3, #21
 8002182:	2100      	movs	r1, #0
 8002184:	0010      	movs	r0, r2
 8002186:	0324      	lsls	r4, r4, #12
 8002188:	0d0a      	lsrs	r2, r1, #20
 800218a:	0b24      	lsrs	r4, r4, #12
 800218c:	0512      	lsls	r2, r2, #20
 800218e:	4322      	orrs	r2, r4
 8002190:	4c0d      	ldr	r4, [pc, #52]	; (80021c8 <__aeabi_ui2d+0x6c>)
 8002192:	051b      	lsls	r3, r3, #20
 8002194:	4022      	ands	r2, r4
 8002196:	4313      	orrs	r3, r2
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	0859      	lsrs	r1, r3, #1
 800219c:	bd10      	pop	{r4, pc}
 800219e:	0021      	movs	r1, r4
 80021a0:	4091      	lsls	r1, r2
 80021a2:	000a      	movs	r2, r1
 80021a4:	210b      	movs	r1, #11
 80021a6:	1a08      	subs	r0, r1, r0
 80021a8:	40c4      	lsrs	r4, r0
 80021aa:	055b      	lsls	r3, r3, #21
 80021ac:	0324      	lsls	r4, r4, #12
 80021ae:	0b24      	lsrs	r4, r4, #12
 80021b0:	0d5b      	lsrs	r3, r3, #21
 80021b2:	e7e6      	b.n	8002182 <__aeabi_ui2d+0x26>
 80021b4:	2300      	movs	r3, #0
 80021b6:	2400      	movs	r4, #0
 80021b8:	2200      	movs	r2, #0
 80021ba:	e7e2      	b.n	8002182 <__aeabi_ui2d+0x26>
 80021bc:	0000041e 	.word	0x0000041e
 80021c0:	00000433 	.word	0x00000433
 80021c4:	00000413 	.word	0x00000413
 80021c8:	800fffff 	.word	0x800fffff

080021cc <__clzsi2>:
 80021cc:	211c      	movs	r1, #28
 80021ce:	2301      	movs	r3, #1
 80021d0:	041b      	lsls	r3, r3, #16
 80021d2:	4298      	cmp	r0, r3
 80021d4:	d301      	bcc.n	80021da <__clzsi2+0xe>
 80021d6:	0c00      	lsrs	r0, r0, #16
 80021d8:	3910      	subs	r1, #16
 80021da:	0a1b      	lsrs	r3, r3, #8
 80021dc:	4298      	cmp	r0, r3
 80021de:	d301      	bcc.n	80021e4 <__clzsi2+0x18>
 80021e0:	0a00      	lsrs	r0, r0, #8
 80021e2:	3908      	subs	r1, #8
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	4298      	cmp	r0, r3
 80021e8:	d301      	bcc.n	80021ee <__clzsi2+0x22>
 80021ea:	0900      	lsrs	r0, r0, #4
 80021ec:	3904      	subs	r1, #4
 80021ee:	a202      	add	r2, pc, #8	; (adr r2, 80021f8 <__clzsi2+0x2c>)
 80021f0:	5c10      	ldrb	r0, [r2, r0]
 80021f2:	1840      	adds	r0, r0, r1
 80021f4:	4770      	bx	lr
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	02020304 	.word	0x02020304
 80021fc:	01010101 	.word	0x01010101
	...

08002208 <__clzdi2>:
 8002208:	b510      	push	{r4, lr}
 800220a:	2900      	cmp	r1, #0
 800220c:	d103      	bne.n	8002216 <__clzdi2+0xe>
 800220e:	f7ff ffdd 	bl	80021cc <__clzsi2>
 8002212:	3020      	adds	r0, #32
 8002214:	e002      	b.n	800221c <__clzdi2+0x14>
 8002216:	1c08      	adds	r0, r1, #0
 8002218:	f7ff ffd8 	bl	80021cc <__clzsi2>
 800221c:	bd10      	pop	{r4, pc}
 800221e:	46c0      	nop			; (mov r8, r8)

08002220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002220:	b510      	push	{r4, lr}
 8002222:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8002224:	f000 fc6a 	bl	8002afc <HAL_RCC_GetHCLKFreq>
 8002228:	21fa      	movs	r1, #250	; 0xfa
 800222a:	0089      	lsls	r1, r1, #2
 800222c:	f7fd ff92 	bl	8000154 <__udivsi3>
 8002230:	f000 f860 	bl	80022f4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002234:	2001      	movs	r0, #1
 8002236:	2200      	movs	r2, #0
 8002238:	0021      	movs	r1, r4
 800223a:	4240      	negs	r0, r0
 800223c:	f000 f820 	bl	8002280 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8002240:	2000      	movs	r0, #0
 8002242:	bd10      	pop	{r4, pc}

08002244 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002244:	2310      	movs	r3, #16
 8002246:	4a06      	ldr	r2, [pc, #24]	; (8002260 <HAL_Init+0x1c>)
{
 8002248:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800224a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800224c:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800224e:	430b      	orrs	r3, r1
 8002250:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002252:	f7ff ffe5 	bl	8002220 <HAL_InitTick>
  HAL_MspInit();
 8002256:	f001 fae5 	bl	8003824 <HAL_MspInit>
}
 800225a:	2000      	movs	r0, #0
 800225c:	bd10      	pop	{r4, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	40022000 	.word	0x40022000

08002264 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002264:	4a02      	ldr	r2, [pc, #8]	; (8002270 <HAL_IncTick+0xc>)
 8002266:	6813      	ldr	r3, [r2, #0]
 8002268:	3301      	adds	r3, #1
 800226a:	6013      	str	r3, [r2, #0]
}
 800226c:	4770      	bx	lr
 800226e:	46c0      	nop			; (mov r8, r8)
 8002270:	2000070c 	.word	0x2000070c

08002274 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002274:	4b01      	ldr	r3, [pc, #4]	; (800227c <HAL_GetTick+0x8>)
 8002276:	6818      	ldr	r0, [r3, #0]
}
 8002278:	4770      	bx	lr
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	2000070c 	.word	0x2000070c

08002280 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002280:	b570      	push	{r4, r5, r6, lr}
 8002282:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002284:	2800      	cmp	r0, #0
 8002286:	da14      	bge.n	80022b2 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002288:	230f      	movs	r3, #15
 800228a:	b2c0      	uxtb	r0, r0
 800228c:	4003      	ands	r3, r0
 800228e:	3b08      	subs	r3, #8
 8002290:	4a11      	ldr	r2, [pc, #68]	; (80022d8 <HAL_NVIC_SetPriority+0x58>)
 8002292:	089b      	lsrs	r3, r3, #2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	189b      	adds	r3, r3, r2
 8002298:	2203      	movs	r2, #3
 800229a:	4010      	ands	r0, r2
 800229c:	4090      	lsls	r0, r2
 800229e:	32fc      	adds	r2, #252	; 0xfc
 80022a0:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022a2:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022a4:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022a6:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022a8:	69dc      	ldr	r4, [r3, #28]
 80022aa:	43ac      	bics	r4, r5
 80022ac:	4321      	orrs	r1, r4
 80022ae:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80022b0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b2:	2503      	movs	r5, #3
 80022b4:	0883      	lsrs	r3, r0, #2
 80022b6:	4028      	ands	r0, r5
 80022b8:	40a8      	lsls	r0, r5
 80022ba:	35fc      	adds	r5, #252	; 0xfc
 80022bc:	002e      	movs	r6, r5
 80022be:	4a07      	ldr	r2, [pc, #28]	; (80022dc <HAL_NVIC_SetPriority+0x5c>)
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	189b      	adds	r3, r3, r2
 80022c4:	22c0      	movs	r2, #192	; 0xc0
 80022c6:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022c8:	4029      	ands	r1, r5
 80022ca:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022cc:	0092      	lsls	r2, r2, #2
 80022ce:	589c      	ldr	r4, [r3, r2]
 80022d0:	43b4      	bics	r4, r6
 80022d2:	4321      	orrs	r1, r4
 80022d4:	5099      	str	r1, [r3, r2]
 80022d6:	e7eb      	b.n	80022b0 <HAL_NVIC_SetPriority+0x30>
 80022d8:	e000ed00 	.word	0xe000ed00
 80022dc:	e000e100 	.word	0xe000e100

080022e0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80022e0:	231f      	movs	r3, #31
 80022e2:	4018      	ands	r0, r3
 80022e4:	3b1e      	subs	r3, #30
 80022e6:	4083      	lsls	r3, r0
 80022e8:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <HAL_NVIC_EnableIRQ+0x10>)
 80022ea:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80022ec:	4770      	bx	lr
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	e000e100 	.word	0xe000e100

080022f4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f4:	4a09      	ldr	r2, [pc, #36]	; (800231c <HAL_SYSTICK_Config+0x28>)
 80022f6:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80022f8:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d80d      	bhi.n	800231a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022fe:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002300:	4a07      	ldr	r2, [pc, #28]	; (8002320 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002302:	4808      	ldr	r0, [pc, #32]	; (8002324 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002304:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002306:	6a03      	ldr	r3, [r0, #32]
 8002308:	0609      	lsls	r1, r1, #24
 800230a:	021b      	lsls	r3, r3, #8
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	430b      	orrs	r3, r1
 8002310:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002312:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002314:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002316:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002318:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800231a:	4770      	bx	lr
 800231c:	00ffffff 	.word	0x00ffffff
 8002320:	e000e010 	.word	0xe000e010
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002328:	b570      	push	{r4, r5, r6, lr}
 800232a:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 800232c:	2001      	movs	r0, #1
  if(NULL == hdma)
 800232e:	2c00      	cmp	r4, #0
 8002330:	d028      	beq.n	8002384 <HAL_DMA_Init+0x5c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002332:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002334:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002336:	1ca5      	adds	r5, r4, #2
 8002338:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 800233a:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_DMA_Init+0x60>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800233e:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002340:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8002342:	6863      	ldr	r3, [r4, #4]
 8002344:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002346:	68e1      	ldr	r1, [r4, #12]
 8002348:	430b      	orrs	r3, r1
 800234a:	6921      	ldr	r1, [r4, #16]
 800234c:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800234e:	6961      	ldr	r1, [r4, #20]
 8002350:	430b      	orrs	r3, r1
 8002352:	69a1      	ldr	r1, [r4, #24]
 8002354:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002356:	69e1      	ldr	r1, [r4, #28]
 8002358:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 800235a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800235c:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800235e:	4b0b      	ldr	r3, [pc, #44]	; (800238c <HAL_DMA_Init+0x64>)
 8002360:	2114      	movs	r1, #20
 8002362:	18c0      	adds	r0, r0, r3
 8002364:	f7fd fef6 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002368:	4b09      	ldr	r3, [pc, #36]	; (8002390 <HAL_DMA_Init+0x68>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800236a:	0080      	lsls	r0, r0, #2
 800236c:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800236e:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8002370:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002372:	2301      	movs	r3, #1
  hdma->XferCpltCallback = NULL;
 8002374:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002376:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8002378:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800237a:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800237c:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 800237e:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8002380:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002382:	77e0      	strb	r0, [r4, #31]
}  
 8002384:	bd70      	pop	{r4, r5, r6, pc}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	ffffc00f 	.word	0xffffc00f
 800238c:	bffdfff8 	.word	0xbffdfff8
 8002390:	40020000 	.word	0x40020000

08002394 <HAL_DMA_IRQHandler>:
{
 8002394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002396:	2704      	movs	r7, #4
 8002398:	003e      	movs	r6, r7
 800239a:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800239c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800239e:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80023a0:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80023a2:	6803      	ldr	r3, [r0, #0]
 80023a4:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80023a6:	422e      	tst	r6, r5
 80023a8:	d00d      	beq.n	80023c6 <HAL_DMA_IRQHandler+0x32>
 80023aa:	423c      	tst	r4, r7
 80023ac:	d00b      	beq.n	80023c6 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023ae:	6819      	ldr	r1, [r3, #0]
 80023b0:	0689      	lsls	r1, r1, #26
 80023b2:	d402      	bmi.n	80023ba <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80023b4:	6819      	ldr	r1, [r3, #0]
 80023b6:	43b9      	bics	r1, r7
 80023b8:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 80023ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80023bc:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d019      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 80023c2:	4798      	blx	r3
}  
 80023c4:	e017      	b.n	80023f6 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80023c6:	2702      	movs	r7, #2
 80023c8:	003e      	movs	r6, r7
 80023ca:	408e      	lsls	r6, r1
 80023cc:	422e      	tst	r6, r5
 80023ce:	d013      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x64>
 80023d0:	423c      	tst	r4, r7
 80023d2:	d011      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023d4:	6819      	ldr	r1, [r3, #0]
 80023d6:	0689      	lsls	r1, r1, #26
 80023d8:	d406      	bmi.n	80023e8 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80023da:	240a      	movs	r4, #10
 80023dc:	6819      	ldr	r1, [r3, #0]
 80023de:	43a1      	bics	r1, r4
 80023e0:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80023e2:	2101      	movs	r1, #1
 80023e4:	19c3      	adds	r3, r0, r7
 80023e6:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80023e8:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 80023ea:	2200      	movs	r2, #0
 80023ec:	1c43      	adds	r3, r0, #1
 80023ee:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 80023f0:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d1e5      	bne.n	80023c2 <HAL_DMA_IRQHandler+0x2e>
}  
 80023f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80023f8:	2608      	movs	r6, #8
 80023fa:	0037      	movs	r7, r6
 80023fc:	408f      	lsls	r7, r1
 80023fe:	423d      	tst	r5, r7
 8002400:	d0f9      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x62>
 8002402:	4234      	tst	r4, r6
 8002404:	d0f7      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002406:	250e      	movs	r5, #14
 8002408:	681c      	ldr	r4, [r3, #0]
 800240a:	43ac      	bics	r4, r5
 800240c:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800240e:	2301      	movs	r3, #1
 8002410:	001c      	movs	r4, r3
 8002412:	408c      	lsls	r4, r1
 8002414:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 8002416:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002418:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 800241a:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 800241c:	2200      	movs	r2, #0
 800241e:	18c3      	adds	r3, r0, r3
 8002420:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 8002422:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002424:	e7e5      	b.n	80023f2 <HAL_DMA_IRQHandler+0x5e>
	...

08002428 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002428:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800242a:	680b      	ldr	r3, [r1, #0]
{ 
 800242c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800242e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8002430:	2300      	movs	r3, #0
{ 
 8002432:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002434:	9a02      	ldr	r2, [sp, #8]
 8002436:	40da      	lsrs	r2, r3
 8002438:	d101      	bne.n	800243e <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 800243a:	b007      	add	sp, #28
 800243c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800243e:	2201      	movs	r2, #1
 8002440:	409a      	lsls	r2, r3
 8002442:	9203      	str	r2, [sp, #12]
 8002444:	9903      	ldr	r1, [sp, #12]
 8002446:	9a02      	ldr	r2, [sp, #8]
 8002448:	400a      	ands	r2, r1
 800244a:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 800244c:	d100      	bne.n	8002450 <HAL_GPIO_Init+0x28>
 800244e:	e08c      	b.n	800256a <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002450:	9a01      	ldr	r2, [sp, #4]
 8002452:	2110      	movs	r1, #16
 8002454:	6852      	ldr	r2, [r2, #4]
 8002456:	0016      	movs	r6, r2
 8002458:	438e      	bics	r6, r1
 800245a:	2e02      	cmp	r6, #2
 800245c:	d10e      	bne.n	800247c <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800245e:	2507      	movs	r5, #7
 8002460:	401d      	ands	r5, r3
 8002462:	00ad      	lsls	r5, r5, #2
 8002464:	3901      	subs	r1, #1
 8002466:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8002468:	08dc      	lsrs	r4, r3, #3
 800246a:	00a4      	lsls	r4, r4, #2
 800246c:	1904      	adds	r4, r0, r4
 800246e:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8002470:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8002472:	9901      	ldr	r1, [sp, #4]
 8002474:	6909      	ldr	r1, [r1, #16]
 8002476:	40a9      	lsls	r1, r5
 8002478:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 800247a:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800247c:	2403      	movs	r4, #3
 800247e:	005f      	lsls	r7, r3, #1
 8002480:	40bc      	lsls	r4, r7
 8002482:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8002484:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002486:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002488:	4025      	ands	r5, r4
 800248a:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800248c:	2503      	movs	r5, #3
 800248e:	4015      	ands	r5, r2
 8002490:	40bd      	lsls	r5, r7
 8002492:	4661      	mov	r1, ip
 8002494:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8002496:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002498:	2e01      	cmp	r6, #1
 800249a:	d80f      	bhi.n	80024bc <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800249c:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800249e:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80024a0:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024a2:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80024a4:	40bd      	lsls	r5, r7
 80024a6:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80024a8:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80024aa:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80024ac:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80024ae:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80024b0:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80024b2:	2101      	movs	r1, #1
 80024b4:	400d      	ands	r5, r1
 80024b6:	409d      	lsls	r5, r3
 80024b8:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80024ba:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80024bc:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80024be:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024c0:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80024c2:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80024c4:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80024c6:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80024c8:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80024ca:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80024cc:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80024ce:	420a      	tst	r2, r1
 80024d0:	d04b      	beq.n	800256a <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024d2:	2101      	movs	r1, #1
 80024d4:	4c26      	ldr	r4, [pc, #152]	; (8002570 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80024d6:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024d8:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80024da:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024dc:	430d      	orrs	r5, r1
 80024de:	61a5      	str	r5, [r4, #24]
 80024e0:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 80024e2:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e4:	400c      	ands	r4, r1
 80024e6:	9405      	str	r4, [sp, #20]
 80024e8:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80024ea:	240f      	movs	r4, #15
 80024ec:	4921      	ldr	r1, [pc, #132]	; (8002574 <HAL_GPIO_Init+0x14c>)
 80024ee:	00ad      	lsls	r5, r5, #2
 80024f0:	00b6      	lsls	r6, r6, #2
 80024f2:	186d      	adds	r5, r5, r1
 80024f4:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024f6:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80024f8:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024fa:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80024fc:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024fe:	2400      	movs	r4, #0
 8002500:	4288      	cmp	r0, r1
 8002502:	d00c      	beq.n	800251e <HAL_GPIO_Init+0xf6>
 8002504:	491c      	ldr	r1, [pc, #112]	; (8002578 <HAL_GPIO_Init+0x150>)
 8002506:	3401      	adds	r4, #1
 8002508:	4288      	cmp	r0, r1
 800250a:	d008      	beq.n	800251e <HAL_GPIO_Init+0xf6>
 800250c:	491b      	ldr	r1, [pc, #108]	; (800257c <HAL_GPIO_Init+0x154>)
 800250e:	3401      	adds	r4, #1
 8002510:	4288      	cmp	r0, r1
 8002512:	d004      	beq.n	800251e <HAL_GPIO_Init+0xf6>
 8002514:	491a      	ldr	r1, [pc, #104]	; (8002580 <HAL_GPIO_Init+0x158>)
 8002516:	3403      	adds	r4, #3
 8002518:	4288      	cmp	r0, r1
 800251a:	d100      	bne.n	800251e <HAL_GPIO_Init+0xf6>
 800251c:	3c02      	subs	r4, #2
 800251e:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002520:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002522:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8002524:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8002526:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8002528:	4c16      	ldr	r4, [pc, #88]	; (8002584 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800252a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800252c:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800252e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002530:	03d1      	lsls	r1, r2, #15
 8002532:	d401      	bmi.n	8002538 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002534:	003e      	movs	r6, r7
 8002536:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8002538:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800253a:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 800253c:	9e00      	ldr	r6, [sp, #0]
 800253e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002540:	0391      	lsls	r1, r2, #14
 8002542:	d401      	bmi.n	8002548 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002544:	003e      	movs	r6, r7
 8002546:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8002548:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800254a:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 800254c:	9e00      	ldr	r6, [sp, #0]
 800254e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002550:	02d1      	lsls	r1, r2, #11
 8002552:	d401      	bmi.n	8002558 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002554:	003e      	movs	r6, r7
 8002556:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8002558:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800255a:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 800255c:	9f00      	ldr	r7, [sp, #0]
 800255e:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002560:	0292      	lsls	r2, r2, #10
 8002562:	d401      	bmi.n	8002568 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002564:	402e      	ands	r6, r5
 8002566:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8002568:	60e7      	str	r7, [r4, #12]
    position++;
 800256a:	3301      	adds	r3, #1
 800256c:	e762      	b.n	8002434 <HAL_GPIO_Init+0xc>
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000
 8002578:	48000400 	.word	0x48000400
 800257c:	48000800 	.word	0x48000800
 8002580:	48000c00 	.word	0x48000c00
 8002584:	40010400 	.word	0x40010400

08002588 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002588:	6900      	ldr	r0, [r0, #16]
 800258a:	4008      	ands	r0, r1
 800258c:	1e41      	subs	r1, r0, #1
 800258e:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002590:	b2c0      	uxtb	r0, r0
  }
 8002592:	4770      	bx	lr

08002594 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002594:	2a00      	cmp	r2, #0
 8002596:	d001      	beq.n	800259c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002598:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800259a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800259c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800259e:	e7fc      	b.n	800259a <HAL_GPIO_WritePin+0x6>

080025a0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80025a0:	6943      	ldr	r3, [r0, #20]
 80025a2:	4059      	eors	r1, r3
 80025a4:	6141      	str	r1, [r0, #20]
}
 80025a6:	4770      	bx	lr

080025a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025aa:	6803      	ldr	r3, [r0, #0]
{
 80025ac:	b085      	sub	sp, #20
 80025ae:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025b0:	07db      	lsls	r3, r3, #31
 80025b2:	d42f      	bmi.n	8002614 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025b4:	682b      	ldr	r3, [r5, #0]
 80025b6:	079b      	lsls	r3, r3, #30
 80025b8:	d500      	bpl.n	80025bc <HAL_RCC_OscConfig+0x14>
 80025ba:	e081      	b.n	80026c0 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025bc:	682b      	ldr	r3, [r5, #0]
 80025be:	071b      	lsls	r3, r3, #28
 80025c0:	d500      	bpl.n	80025c4 <HAL_RCC_OscConfig+0x1c>
 80025c2:	e0bc      	b.n	800273e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025c4:	682b      	ldr	r3, [r5, #0]
 80025c6:	075b      	lsls	r3, r3, #29
 80025c8:	d500      	bpl.n	80025cc <HAL_RCC_OscConfig+0x24>
 80025ca:	e0df      	b.n	800278c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80025cc:	682b      	ldr	r3, [r5, #0]
 80025ce:	06db      	lsls	r3, r3, #27
 80025d0:	d51a      	bpl.n	8002608 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80025d2:	696a      	ldr	r2, [r5, #20]
 80025d4:	4cb5      	ldr	r4, [pc, #724]	; (80028ac <HAL_RCC_OscConfig+0x304>)
 80025d6:	2304      	movs	r3, #4
 80025d8:	2a01      	cmp	r2, #1
 80025da:	d000      	beq.n	80025de <HAL_RCC_OscConfig+0x36>
 80025dc:	e14b      	b.n	8002876 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025de:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025e0:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80025e2:	430b      	orrs	r3, r1
 80025e4:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80025e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025e8:	431a      	orrs	r2, r3
 80025ea:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80025ec:	f7ff fe42 	bl	8002274 <HAL_GetTick>
 80025f0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025f4:	4233      	tst	r3, r6
 80025f6:	d100      	bne.n	80025fa <HAL_RCC_OscConfig+0x52>
 80025f8:	e136      	b.n	8002868 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025fa:	21f8      	movs	r1, #248	; 0xf8
 80025fc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80025fe:	69ab      	ldr	r3, [r5, #24]
 8002600:	438a      	bics	r2, r1
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4313      	orrs	r3, r2
 8002606:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002608:	6a29      	ldr	r1, [r5, #32]
 800260a:	2900      	cmp	r1, #0
 800260c:	d000      	beq.n	8002610 <HAL_RCC_OscConfig+0x68>
 800260e:	e159      	b.n	80028c4 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002610:	2000      	movs	r0, #0
 8002612:	e013      	b.n	800263c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002614:	210c      	movs	r1, #12
 8002616:	4ca5      	ldr	r4, [pc, #660]	; (80028ac <HAL_RCC_OscConfig+0x304>)
 8002618:	6862      	ldr	r2, [r4, #4]
 800261a:	400a      	ands	r2, r1
 800261c:	2a04      	cmp	r2, #4
 800261e:	d006      	beq.n	800262e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002620:	6863      	ldr	r3, [r4, #4]
 8002622:	400b      	ands	r3, r1
 8002624:	2b08      	cmp	r3, #8
 8002626:	d10b      	bne.n	8002640 <HAL_RCC_OscConfig+0x98>
 8002628:	6863      	ldr	r3, [r4, #4]
 800262a:	03db      	lsls	r3, r3, #15
 800262c:	d508      	bpl.n	8002640 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262e:	6823      	ldr	r3, [r4, #0]
 8002630:	039b      	lsls	r3, r3, #14
 8002632:	d5bf      	bpl.n	80025b4 <HAL_RCC_OscConfig+0xc>
 8002634:	686b      	ldr	r3, [r5, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1bc      	bne.n	80025b4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800263a:	2001      	movs	r0, #1
}
 800263c:	b005      	add	sp, #20
 800263e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002640:	686b      	ldr	r3, [r5, #4]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d113      	bne.n	800266e <HAL_RCC_OscConfig+0xc6>
 8002646:	2380      	movs	r3, #128	; 0x80
 8002648:	6822      	ldr	r2, [r4, #0]
 800264a:	025b      	lsls	r3, r3, #9
 800264c:	4313      	orrs	r3, r2
 800264e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002650:	f7ff fe10 	bl	8002274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002654:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8002656:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002658:	02b6      	lsls	r6, r6, #10
 800265a:	6823      	ldr	r3, [r4, #0]
 800265c:	4233      	tst	r3, r6
 800265e:	d1a9      	bne.n	80025b4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002660:	f7ff fe08 	bl	8002274 <HAL_GetTick>
 8002664:	1bc0      	subs	r0, r0, r7
 8002666:	2864      	cmp	r0, #100	; 0x64
 8002668:	d9f7      	bls.n	800265a <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 800266a:	2003      	movs	r0, #3
 800266c:	e7e6      	b.n	800263c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266e:	2b00      	cmp	r3, #0
 8002670:	d116      	bne.n	80026a0 <HAL_RCC_OscConfig+0xf8>
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	4a8e      	ldr	r2, [pc, #568]	; (80028b0 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002676:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002678:	4013      	ands	r3, r2
 800267a:	6023      	str	r3, [r4, #0]
 800267c:	6823      	ldr	r3, [r4, #0]
 800267e:	4a8d      	ldr	r2, [pc, #564]	; (80028b4 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002680:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002682:	4013      	ands	r3, r2
 8002684:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002686:	f7ff fdf5 	bl	8002274 <HAL_GetTick>
 800268a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	4233      	tst	r3, r6
 8002690:	d100      	bne.n	8002694 <HAL_RCC_OscConfig+0xec>
 8002692:	e78f      	b.n	80025b4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002694:	f7ff fdee 	bl	8002274 <HAL_GetTick>
 8002698:	1bc0      	subs	r0, r0, r7
 800269a:	2864      	cmp	r0, #100	; 0x64
 800269c:	d9f6      	bls.n	800268c <HAL_RCC_OscConfig+0xe4>
 800269e:	e7e4      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a0:	2b05      	cmp	r3, #5
 80026a2:	d105      	bne.n	80026b0 <HAL_RCC_OscConfig+0x108>
 80026a4:	2380      	movs	r3, #128	; 0x80
 80026a6:	6822      	ldr	r2, [r4, #0]
 80026a8:	02db      	lsls	r3, r3, #11
 80026aa:	4313      	orrs	r3, r2
 80026ac:	6023      	str	r3, [r4, #0]
 80026ae:	e7ca      	b.n	8002646 <HAL_RCC_OscConfig+0x9e>
 80026b0:	6823      	ldr	r3, [r4, #0]
 80026b2:	4a7f      	ldr	r2, [pc, #508]	; (80028b0 <HAL_RCC_OscConfig+0x308>)
 80026b4:	4013      	ands	r3, r2
 80026b6:	6023      	str	r3, [r4, #0]
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	4a7e      	ldr	r2, [pc, #504]	; (80028b4 <HAL_RCC_OscConfig+0x30c>)
 80026bc:	4013      	ands	r3, r2
 80026be:	e7c6      	b.n	800264e <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80026c0:	220c      	movs	r2, #12
 80026c2:	4c7a      	ldr	r4, [pc, #488]	; (80028ac <HAL_RCC_OscConfig+0x304>)
 80026c4:	6863      	ldr	r3, [r4, #4]
 80026c6:	4213      	tst	r3, r2
 80026c8:	d006      	beq.n	80026d8 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026ca:	6863      	ldr	r3, [r4, #4]
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b08      	cmp	r3, #8
 80026d0:	d110      	bne.n	80026f4 <HAL_RCC_OscConfig+0x14c>
 80026d2:	6863      	ldr	r3, [r4, #4]
 80026d4:	03db      	lsls	r3, r3, #15
 80026d6:	d40d      	bmi.n	80026f4 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	079b      	lsls	r3, r3, #30
 80026dc:	d502      	bpl.n	80026e4 <HAL_RCC_OscConfig+0x13c>
 80026de:	68eb      	ldr	r3, [r5, #12]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d1aa      	bne.n	800263a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e4:	21f8      	movs	r1, #248	; 0xf8
 80026e6:	6822      	ldr	r2, [r4, #0]
 80026e8:	692b      	ldr	r3, [r5, #16]
 80026ea:	438a      	bics	r2, r1
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	4313      	orrs	r3, r2
 80026f0:	6023      	str	r3, [r4, #0]
 80026f2:	e763      	b.n	80025bc <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026f4:	68ea      	ldr	r2, [r5, #12]
 80026f6:	2301      	movs	r3, #1
 80026f8:	2a00      	cmp	r2, #0
 80026fa:	d00f      	beq.n	800271c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 80026fc:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026fe:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8002700:	4313      	orrs	r3, r2
 8002702:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002704:	f7ff fdb6 	bl	8002274 <HAL_GetTick>
 8002708:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270a:	6823      	ldr	r3, [r4, #0]
 800270c:	4233      	tst	r3, r6
 800270e:	d1e9      	bne.n	80026e4 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002710:	f7ff fdb0 	bl	8002274 <HAL_GetTick>
 8002714:	1bc0      	subs	r0, r0, r7
 8002716:	2802      	cmp	r0, #2
 8002718:	d9f7      	bls.n	800270a <HAL_RCC_OscConfig+0x162>
 800271a:	e7a6      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 800271c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8002720:	439a      	bics	r2, r3
 8002722:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8002724:	f7ff fda6 	bl	8002274 <HAL_GetTick>
 8002728:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	4233      	tst	r3, r6
 800272e:	d100      	bne.n	8002732 <HAL_RCC_OscConfig+0x18a>
 8002730:	e744      	b.n	80025bc <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002732:	f7ff fd9f 	bl	8002274 <HAL_GetTick>
 8002736:	1bc0      	subs	r0, r0, r7
 8002738:	2802      	cmp	r0, #2
 800273a:	d9f6      	bls.n	800272a <HAL_RCC_OscConfig+0x182>
 800273c:	e795      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800273e:	69ea      	ldr	r2, [r5, #28]
 8002740:	2301      	movs	r3, #1
 8002742:	4c5a      	ldr	r4, [pc, #360]	; (80028ac <HAL_RCC_OscConfig+0x304>)
 8002744:	2a00      	cmp	r2, #0
 8002746:	d010      	beq.n	800276a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8002748:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800274a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800274c:	4313      	orrs	r3, r2
 800274e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002750:	f7ff fd90 	bl	8002274 <HAL_GetTick>
 8002754:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002756:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002758:	4233      	tst	r3, r6
 800275a:	d000      	beq.n	800275e <HAL_RCC_OscConfig+0x1b6>
 800275c:	e732      	b.n	80025c4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800275e:	f7ff fd89 	bl	8002274 <HAL_GetTick>
 8002762:	1bc0      	subs	r0, r0, r7
 8002764:	2802      	cmp	r0, #2
 8002766:	d9f6      	bls.n	8002756 <HAL_RCC_OscConfig+0x1ae>
 8002768:	e77f      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 800276a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800276c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 800276e:	439a      	bics	r2, r3
 8002770:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002772:	f7ff fd7f 	bl	8002274 <HAL_GetTick>
 8002776:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002778:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800277a:	4233      	tst	r3, r6
 800277c:	d100      	bne.n	8002780 <HAL_RCC_OscConfig+0x1d8>
 800277e:	e721      	b.n	80025c4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002780:	f7ff fd78 	bl	8002274 <HAL_GetTick>
 8002784:	1bc0      	subs	r0, r0, r7
 8002786:	2802      	cmp	r0, #2
 8002788:	d9f6      	bls.n	8002778 <HAL_RCC_OscConfig+0x1d0>
 800278a:	e76e      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800278c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800278e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002790:	4c46      	ldr	r4, [pc, #280]	; (80028ac <HAL_RCC_OscConfig+0x304>)
 8002792:	0552      	lsls	r2, r2, #21
 8002794:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002796:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002798:	4213      	tst	r3, r2
 800279a:	d108      	bne.n	80027ae <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	69e3      	ldr	r3, [r4, #28]
 800279e:	4313      	orrs	r3, r2
 80027a0:	61e3      	str	r3, [r4, #28]
 80027a2:	69e3      	ldr	r3, [r4, #28]
 80027a4:	4013      	ands	r3, r2
 80027a6:	9303      	str	r3, [sp, #12]
 80027a8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80027aa:	2301      	movs	r3, #1
 80027ac:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ae:	2780      	movs	r7, #128	; 0x80
 80027b0:	4e41      	ldr	r6, [pc, #260]	; (80028b8 <HAL_RCC_OscConfig+0x310>)
 80027b2:	007f      	lsls	r7, r7, #1
 80027b4:	6833      	ldr	r3, [r6, #0]
 80027b6:	423b      	tst	r3, r7
 80027b8:	d006      	beq.n	80027c8 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ba:	68ab      	ldr	r3, [r5, #8]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d113      	bne.n	80027e8 <HAL_RCC_OscConfig+0x240>
 80027c0:	6a22      	ldr	r2, [r4, #32]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	6223      	str	r3, [r4, #32]
 80027c6:	e030      	b.n	800282a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c8:	6833      	ldr	r3, [r6, #0]
 80027ca:	433b      	orrs	r3, r7
 80027cc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80027ce:	f7ff fd51 	bl	8002274 <HAL_GetTick>
 80027d2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d4:	6833      	ldr	r3, [r6, #0]
 80027d6:	423b      	tst	r3, r7
 80027d8:	d1ef      	bne.n	80027ba <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027da:	f7ff fd4b 	bl	8002274 <HAL_GetTick>
 80027de:	9b01      	ldr	r3, [sp, #4]
 80027e0:	1ac0      	subs	r0, r0, r3
 80027e2:	2864      	cmp	r0, #100	; 0x64
 80027e4:	d9f6      	bls.n	80027d4 <HAL_RCC_OscConfig+0x22c>
 80027e6:	e740      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
 80027e8:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d114      	bne.n	8002818 <HAL_RCC_OscConfig+0x270>
 80027ee:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f0:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f2:	4393      	bics	r3, r2
 80027f4:	6223      	str	r3, [r4, #32]
 80027f6:	6a23      	ldr	r3, [r4, #32]
 80027f8:	3203      	adds	r2, #3
 80027fa:	4393      	bics	r3, r2
 80027fc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80027fe:	f7ff fd39 	bl	8002274 <HAL_GetTick>
 8002802:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002804:	6a23      	ldr	r3, [r4, #32]
 8002806:	423b      	tst	r3, r7
 8002808:	d025      	beq.n	8002856 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800280a:	f7ff fd33 	bl	8002274 <HAL_GetTick>
 800280e:	4b2b      	ldr	r3, [pc, #172]	; (80028bc <HAL_RCC_OscConfig+0x314>)
 8002810:	1b80      	subs	r0, r0, r6
 8002812:	4298      	cmp	r0, r3
 8002814:	d9f6      	bls.n	8002804 <HAL_RCC_OscConfig+0x25c>
 8002816:	e728      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002818:	2b05      	cmp	r3, #5
 800281a:	d10b      	bne.n	8002834 <HAL_RCC_OscConfig+0x28c>
 800281c:	6a21      	ldr	r1, [r4, #32]
 800281e:	3b01      	subs	r3, #1
 8002820:	430b      	orrs	r3, r1
 8002822:	6223      	str	r3, [r4, #32]
 8002824:	6a23      	ldr	r3, [r4, #32]
 8002826:	431a      	orrs	r2, r3
 8002828:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800282a:	f7ff fd23 	bl	8002274 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8002830:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002832:	e00d      	b.n	8002850 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002834:	6a23      	ldr	r3, [r4, #32]
 8002836:	4393      	bics	r3, r2
 8002838:	2204      	movs	r2, #4
 800283a:	6223      	str	r3, [r4, #32]
 800283c:	6a23      	ldr	r3, [r4, #32]
 800283e:	4393      	bics	r3, r2
 8002840:	e7c0      	b.n	80027c4 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002842:	f7ff fd17 	bl	8002274 <HAL_GetTick>
 8002846:	4b1d      	ldr	r3, [pc, #116]	; (80028bc <HAL_RCC_OscConfig+0x314>)
 8002848:	1b80      	subs	r0, r0, r6
 800284a:	4298      	cmp	r0, r3
 800284c:	d900      	bls.n	8002850 <HAL_RCC_OscConfig+0x2a8>
 800284e:	e70c      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002850:	6a23      	ldr	r3, [r4, #32]
 8002852:	423b      	tst	r3, r7
 8002854:	d0f5      	beq.n	8002842 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8002856:	9b00      	ldr	r3, [sp, #0]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d000      	beq.n	800285e <HAL_RCC_OscConfig+0x2b6>
 800285c:	e6b6      	b.n	80025cc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800285e:	69e3      	ldr	r3, [r4, #28]
 8002860:	4a17      	ldr	r2, [pc, #92]	; (80028c0 <HAL_RCC_OscConfig+0x318>)
 8002862:	4013      	ands	r3, r2
 8002864:	61e3      	str	r3, [r4, #28]
 8002866:	e6b1      	b.n	80025cc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002868:	f7ff fd04 	bl	8002274 <HAL_GetTick>
 800286c:	1bc0      	subs	r0, r0, r7
 800286e:	2802      	cmp	r0, #2
 8002870:	d800      	bhi.n	8002874 <HAL_RCC_OscConfig+0x2cc>
 8002872:	e6be      	b.n	80025f2 <HAL_RCC_OscConfig+0x4a>
 8002874:	e6f9      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002876:	3205      	adds	r2, #5
 8002878:	d103      	bne.n	8002882 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 800287a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800287c:	439a      	bics	r2, r3
 800287e:	6362      	str	r2, [r4, #52]	; 0x34
 8002880:	e6bb      	b.n	80025fa <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002882:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002884:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002886:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8002888:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800288a:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800288c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800288e:	4393      	bics	r3, r2
 8002890:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002892:	f7ff fcef 	bl	8002274 <HAL_GetTick>
 8002896:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002898:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800289a:	4233      	tst	r3, r6
 800289c:	d100      	bne.n	80028a0 <HAL_RCC_OscConfig+0x2f8>
 800289e:	e6b3      	b.n	8002608 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80028a0:	f7ff fce8 	bl	8002274 <HAL_GetTick>
 80028a4:	1bc0      	subs	r0, r0, r7
 80028a6:	2802      	cmp	r0, #2
 80028a8:	d9f6      	bls.n	8002898 <HAL_RCC_OscConfig+0x2f0>
 80028aa:	e6de      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
 80028ac:	40021000 	.word	0x40021000
 80028b0:	fffeffff 	.word	0xfffeffff
 80028b4:	fffbffff 	.word	0xfffbffff
 80028b8:	40007000 	.word	0x40007000
 80028bc:	00001388 	.word	0x00001388
 80028c0:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028c4:	220c      	movs	r2, #12
 80028c6:	4c26      	ldr	r4, [pc, #152]	; (8002960 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 80028c8:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028ca:	6863      	ldr	r3, [r4, #4]
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d100      	bne.n	80028d4 <HAL_RCC_OscConfig+0x32c>
 80028d2:	e6b3      	b.n	800263c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 80028d4:	6823      	ldr	r3, [r4, #0]
 80028d6:	4a23      	ldr	r2, [pc, #140]	; (8002964 <HAL_RCC_OscConfig+0x3bc>)
 80028d8:	4013      	ands	r3, r2
 80028da:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028dc:	2902      	cmp	r1, #2
 80028de:	d12f      	bne.n	8002940 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 80028e0:	f7ff fcc8 	bl	8002274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80028e6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e8:	04b6      	lsls	r6, r6, #18
 80028ea:	6823      	ldr	r3, [r4, #0]
 80028ec:	4233      	tst	r3, r6
 80028ee:	d121      	bne.n	8002934 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f0:	220f      	movs	r2, #15
 80028f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028f4:	4393      	bics	r3, r2
 80028f6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80028f8:	4313      	orrs	r3, r2
 80028fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028fc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80028fe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002900:	6862      	ldr	r2, [r4, #4]
 8002902:	430b      	orrs	r3, r1
 8002904:	4918      	ldr	r1, [pc, #96]	; (8002968 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002906:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002908:	400a      	ands	r2, r1
 800290a:	4313      	orrs	r3, r2
 800290c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	6822      	ldr	r2, [r4, #0]
 8002912:	045b      	lsls	r3, r3, #17
 8002914:	4313      	orrs	r3, r2
 8002916:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002918:	f7ff fcac 	bl	8002274 <HAL_GetTick>
 800291c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800291e:	04ad      	lsls	r5, r5, #18
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	422b      	tst	r3, r5
 8002924:	d000      	beq.n	8002928 <HAL_RCC_OscConfig+0x380>
 8002926:	e673      	b.n	8002610 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002928:	f7ff fca4 	bl	8002274 <HAL_GetTick>
 800292c:	1b80      	subs	r0, r0, r6
 800292e:	2802      	cmp	r0, #2
 8002930:	d9f6      	bls.n	8002920 <HAL_RCC_OscConfig+0x378>
 8002932:	e69a      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002934:	f7ff fc9e 	bl	8002274 <HAL_GetTick>
 8002938:	1bc0      	subs	r0, r0, r7
 800293a:	2802      	cmp	r0, #2
 800293c:	d9d5      	bls.n	80028ea <HAL_RCC_OscConfig+0x342>
 800293e:	e694      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8002940:	f7ff fc98 	bl	8002274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002944:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8002946:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002948:	04ad      	lsls	r5, r5, #18
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	422b      	tst	r3, r5
 800294e:	d100      	bne.n	8002952 <HAL_RCC_OscConfig+0x3aa>
 8002950:	e65e      	b.n	8002610 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002952:	f7ff fc8f 	bl	8002274 <HAL_GetTick>
 8002956:	1b80      	subs	r0, r0, r6
 8002958:	2802      	cmp	r0, #2
 800295a:	d9f6      	bls.n	800294a <HAL_RCC_OscConfig+0x3a2>
 800295c:	e685      	b.n	800266a <HAL_RCC_OscConfig+0xc2>
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	40021000 	.word	0x40021000
 8002964:	feffffff 	.word	0xfeffffff
 8002968:	ffc2ffff 	.word	0xffc2ffff

0800296c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800296c:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800296e:	4c14      	ldr	r4, [pc, #80]	; (80029c0 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8002970:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002972:	2210      	movs	r2, #16
 8002974:	0021      	movs	r1, r4
 8002976:	4668      	mov	r0, sp
 8002978:	f001 f8d2 	bl	8003b20 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800297c:	0021      	movs	r1, r4
 800297e:	ad04      	add	r5, sp, #16
 8002980:	2210      	movs	r2, #16
 8002982:	3110      	adds	r1, #16
 8002984:	0028      	movs	r0, r5
 8002986:	f001 f8cb 	bl	8003b20 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800298a:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800298c:	4e0d      	ldr	r6, [pc, #52]	; (80029c4 <HAL_RCC_GetSysClockFreq+0x58>)
 800298e:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002990:	401a      	ands	r2, r3
 8002992:	2a08      	cmp	r2, #8
 8002994:	d111      	bne.n	80029ba <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002996:	200f      	movs	r0, #15
 8002998:	466a      	mov	r2, sp
 800299a:	0c99      	lsrs	r1, r3, #18
 800299c:	4001      	ands	r1, r0
 800299e:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029a0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80029a2:	4002      	ands	r2, r0
 80029a4:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029a6:	03db      	lsls	r3, r3, #15
 80029a8:	d505      	bpl.n	80029b6 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80029aa:	4807      	ldr	r0, [pc, #28]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x5c>)
 80029ac:	f7fd fbd2 	bl	8000154 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80029b0:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80029b2:	b008      	add	sp, #32
 80029b4:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80029b6:	4805      	ldr	r0, [pc, #20]	; (80029cc <HAL_RCC_GetSysClockFreq+0x60>)
 80029b8:	e7fa      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 80029ba:	4803      	ldr	r0, [pc, #12]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 80029bc:	e7f9      	b.n	80029b2 <HAL_RCC_GetSysClockFreq+0x46>
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	08006a78 	.word	0x08006a78
 80029c4:	40021000 	.word	0x40021000
 80029c8:	007a1200 	.word	0x007a1200
 80029cc:	003d0900 	.word	0x003d0900

080029d0 <HAL_RCC_ClockConfig>:
{
 80029d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80029d2:	2201      	movs	r2, #1
 80029d4:	4c43      	ldr	r4, [pc, #268]	; (8002ae4 <HAL_RCC_ClockConfig+0x114>)
{
 80029d6:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80029d8:	6823      	ldr	r3, [r4, #0]
{
 80029da:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80029dc:	4013      	ands	r3, r2
 80029de:	428b      	cmp	r3, r1
 80029e0:	d31c      	bcc.n	8002a1c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e2:	6832      	ldr	r2, [r6, #0]
 80029e4:	0793      	lsls	r3, r2, #30
 80029e6:	d423      	bmi.n	8002a30 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e8:	07d3      	lsls	r3, r2, #31
 80029ea:	d429      	bmi.n	8002a40 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80029ec:	2301      	movs	r3, #1
 80029ee:	6822      	ldr	r2, [r4, #0]
 80029f0:	401a      	ands	r2, r3
 80029f2:	4297      	cmp	r7, r2
 80029f4:	d367      	bcc.n	8002ac6 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f6:	6833      	ldr	r3, [r6, #0]
 80029f8:	4c3b      	ldr	r4, [pc, #236]	; (8002ae8 <HAL_RCC_ClockConfig+0x118>)
 80029fa:	075b      	lsls	r3, r3, #29
 80029fc:	d46a      	bmi.n	8002ad4 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80029fe:	f7ff ffb5 	bl	800296c <HAL_RCC_GetSysClockFreq>
 8002a02:	6863      	ldr	r3, [r4, #4]
 8002a04:	4a39      	ldr	r2, [pc, #228]	; (8002aec <HAL_RCC_ClockConfig+0x11c>)
 8002a06:	061b      	lsls	r3, r3, #24
 8002a08:	0f1b      	lsrs	r3, r3, #28
 8002a0a:	5cd3      	ldrb	r3, [r2, r3]
 8002a0c:	40d8      	lsrs	r0, r3
 8002a0e:	4b38      	ldr	r3, [pc, #224]	; (8002af0 <HAL_RCC_ClockConfig+0x120>)
 8002a10:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff fc04 	bl	8002220 <HAL_InitTick>
  return HAL_OK;
 8002a18:	2000      	movs	r0, #0
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	4393      	bics	r3, r2
 8002a20:	430b      	orrs	r3, r1
 8002a22:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a24:	6823      	ldr	r3, [r4, #0]
 8002a26:	4013      	ands	r3, r2
 8002a28:	4299      	cmp	r1, r3
 8002a2a:	d0da      	beq.n	80029e2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8002a2c:	2001      	movs	r0, #1
}
 8002a2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a30:	20f0      	movs	r0, #240	; 0xf0
 8002a32:	492d      	ldr	r1, [pc, #180]	; (8002ae8 <HAL_RCC_ClockConfig+0x118>)
 8002a34:	684b      	ldr	r3, [r1, #4]
 8002a36:	4383      	bics	r3, r0
 8002a38:	68b0      	ldr	r0, [r6, #8]
 8002a3a:	4303      	orrs	r3, r0
 8002a3c:	604b      	str	r3, [r1, #4]
 8002a3e:	e7d3      	b.n	80029e8 <HAL_RCC_ClockConfig+0x18>
 8002a40:	4d29      	ldr	r5, [pc, #164]	; (8002ae8 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a42:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a44:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a46:	2a01      	cmp	r2, #1
 8002a48:	d11a      	bne.n	8002a80 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4a:	039b      	lsls	r3, r3, #14
 8002a4c:	d5ee      	bpl.n	8002a2c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a4e:	2103      	movs	r1, #3
 8002a50:	686b      	ldr	r3, [r5, #4]
 8002a52:	438b      	bics	r3, r1
 8002a54:	4313      	orrs	r3, r2
 8002a56:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002a58:	f7ff fc0c 	bl	8002274 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a5c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002a5e:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d115      	bne.n	8002a90 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a64:	220c      	movs	r2, #12
 8002a66:	686b      	ldr	r3, [r5, #4]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d0be      	beq.n	80029ec <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6e:	f7ff fc01 	bl	8002274 <HAL_GetTick>
 8002a72:	9b01      	ldr	r3, [sp, #4]
 8002a74:	1ac0      	subs	r0, r0, r3
 8002a76:	4b1f      	ldr	r3, [pc, #124]	; (8002af4 <HAL_RCC_ClockConfig+0x124>)
 8002a78:	4298      	cmp	r0, r3
 8002a7a:	d9f3      	bls.n	8002a64 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8002a7c:	2003      	movs	r0, #3
 8002a7e:	e7d6      	b.n	8002a2e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a80:	2a02      	cmp	r2, #2
 8002a82:	d102      	bne.n	8002a8a <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a84:	019b      	lsls	r3, r3, #6
 8002a86:	d4e2      	bmi.n	8002a4e <HAL_RCC_ClockConfig+0x7e>
 8002a88:	e7d0      	b.n	8002a2c <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8a:	079b      	lsls	r3, r3, #30
 8002a8c:	d4df      	bmi.n	8002a4e <HAL_RCC_ClockConfig+0x7e>
 8002a8e:	e7cd      	b.n	8002a2c <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d012      	beq.n	8002aba <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a94:	220c      	movs	r2, #12
 8002a96:	686b      	ldr	r3, [r5, #4]
 8002a98:	4213      	tst	r3, r2
 8002a9a:	d0a7      	beq.n	80029ec <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a9c:	f7ff fbea 	bl	8002274 <HAL_GetTick>
 8002aa0:	9b01      	ldr	r3, [sp, #4]
 8002aa2:	1ac0      	subs	r0, r0, r3
 8002aa4:	4b13      	ldr	r3, [pc, #76]	; (8002af4 <HAL_RCC_ClockConfig+0x124>)
 8002aa6:	4298      	cmp	r0, r3
 8002aa8:	d9f4      	bls.n	8002a94 <HAL_RCC_ClockConfig+0xc4>
 8002aaa:	e7e7      	b.n	8002a7c <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aac:	f7ff fbe2 	bl	8002274 <HAL_GetTick>
 8002ab0:	9b01      	ldr	r3, [sp, #4]
 8002ab2:	1ac0      	subs	r0, r0, r3
 8002ab4:	4b0f      	ldr	r3, [pc, #60]	; (8002af4 <HAL_RCC_ClockConfig+0x124>)
 8002ab6:	4298      	cmp	r0, r3
 8002ab8:	d8e0      	bhi.n	8002a7c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aba:	220c      	movs	r2, #12
 8002abc:	686b      	ldr	r3, [r5, #4]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d1f3      	bne.n	8002aac <HAL_RCC_ClockConfig+0xdc>
 8002ac4:	e792      	b.n	80029ec <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac6:	6822      	ldr	r2, [r4, #0]
 8002ac8:	439a      	bics	r2, r3
 8002aca:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002acc:	6822      	ldr	r2, [r4, #0]
 8002ace:	421a      	tst	r2, r3
 8002ad0:	d1ac      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x5c>
 8002ad2:	e790      	b.n	80029f6 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad4:	6863      	ldr	r3, [r4, #4]
 8002ad6:	4a08      	ldr	r2, [pc, #32]	; (8002af8 <HAL_RCC_ClockConfig+0x128>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	68f2      	ldr	r2, [r6, #12]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	6063      	str	r3, [r4, #4]
 8002ae0:	e78d      	b.n	80029fe <HAL_RCC_ClockConfig+0x2e>
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	40022000 	.word	0x40022000
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	08006bc8 	.word	0x08006bc8
 8002af0:	20000000 	.word	0x20000000
 8002af4:	00001388 	.word	0x00001388
 8002af8:	fffff8ff 	.word	0xfffff8ff

08002afc <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002afc:	4b01      	ldr	r3, [pc, #4]	; (8002b04 <HAL_RCC_GetHCLKFreq+0x8>)
 8002afe:	6818      	ldr	r0, [r3, #0]
}
 8002b00:	4770      	bx	lr
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	20000000 	.word	0x20000000

08002b08 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002b08:	4b04      	ldr	r3, [pc, #16]	; (8002b1c <HAL_RCC_GetPCLK1Freq+0x14>)
 8002b0a:	4a05      	ldr	r2, [pc, #20]	; (8002b20 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	055b      	lsls	r3, r3, #21
 8002b10:	0f5b      	lsrs	r3, r3, #29
 8002b12:	5cd3      	ldrb	r3, [r2, r3]
 8002b14:	4a03      	ldr	r2, [pc, #12]	; (8002b24 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002b16:	6810      	ldr	r0, [r2, #0]
 8002b18:	40d8      	lsrs	r0, r3
}    
 8002b1a:	4770      	bx	lr
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	08006bd8 	.word	0x08006bd8
 8002b24:	20000000 	.word	0x20000000

08002b28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b28:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b2a:	6803      	ldr	r3, [r0, #0]
{
 8002b2c:	b085      	sub	sp, #20
 8002b2e:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b30:	03db      	lsls	r3, r3, #15
 8002b32:	d528      	bpl.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b34:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002b36:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b38:	4c37      	ldr	r4, [pc, #220]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002b3a:	0552      	lsls	r2, r2, #21
 8002b3c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002b3e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b40:	4213      	tst	r3, r2
 8002b42:	d108      	bne.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b44:	69e3      	ldr	r3, [r4, #28]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	61e3      	str	r3, [r4, #28]
 8002b4a:	69e3      	ldr	r3, [r4, #28]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	9303      	str	r3, [sp, #12]
 8002b50:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8002b52:	2301      	movs	r3, #1
 8002b54:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b56:	2780      	movs	r7, #128	; 0x80
 8002b58:	4e30      	ldr	r6, [pc, #192]	; (8002c1c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002b5a:	007f      	lsls	r7, r7, #1
 8002b5c:	6833      	ldr	r3, [r6, #0]
 8002b5e:	423b      	tst	r3, r7
 8002b60:	d026      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b62:	22c0      	movs	r2, #192	; 0xc0
 8002b64:	6a23      	ldr	r3, [r4, #32]
 8002b66:	0092      	lsls	r2, r2, #2
 8002b68:	4013      	ands	r3, r2
 8002b6a:	4e2d      	ldr	r6, [pc, #180]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b6c:	d132      	bne.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b6e:	6a23      	ldr	r3, [r4, #32]
 8002b70:	401e      	ands	r6, r3
 8002b72:	686b      	ldr	r3, [r5, #4]
 8002b74:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b76:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b78:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d103      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b7e:	69e3      	ldr	r3, [r4, #28]
 8002b80:	4a28      	ldr	r2, [pc, #160]	; (8002c24 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b86:	682a      	ldr	r2, [r5, #0]
 8002b88:	07d3      	lsls	r3, r2, #31
 8002b8a:	d506      	bpl.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b8c:	2003      	movs	r0, #3
 8002b8e:	4922      	ldr	r1, [pc, #136]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002b90:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002b92:	4383      	bics	r3, r0
 8002b94:	68a8      	ldr	r0, [r5, #8]
 8002b96:	4303      	orrs	r3, r0
 8002b98:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002b9a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b9c:	0693      	lsls	r3, r2, #26
 8002b9e:	d517      	bpl.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ba0:	2110      	movs	r1, #16
 8002ba2:	4a1d      	ldr	r2, [pc, #116]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002ba4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002ba6:	438b      	bics	r3, r1
 8002ba8:	68e9      	ldr	r1, [r5, #12]
 8002baa:	430b      	orrs	r3, r1
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	e00f      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb0:	6833      	ldr	r3, [r6, #0]
 8002bb2:	433b      	orrs	r3, r7
 8002bb4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002bb6:	f7ff fb5d 	bl	8002274 <HAL_GetTick>
 8002bba:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bbc:	6833      	ldr	r3, [r6, #0]
 8002bbe:	423b      	tst	r3, r7
 8002bc0:	d1cf      	bne.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc2:	f7ff fb57 	bl	8002274 <HAL_GetTick>
 8002bc6:	9b01      	ldr	r3, [sp, #4]
 8002bc8:	1ac0      	subs	r0, r0, r3
 8002bca:	2864      	cmp	r0, #100	; 0x64
 8002bcc:	d9f6      	bls.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 8002bce:	2003      	movs	r0, #3
}
 8002bd0:	b005      	add	sp, #20
 8002bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bd4:	6869      	ldr	r1, [r5, #4]
 8002bd6:	400a      	ands	r2, r1
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d0c8      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bdc:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bde:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8002be0:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002be2:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8002be4:	025b      	lsls	r3, r3, #9
 8002be6:	4303      	orrs	r3, r0
 8002be8:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bea:	6a23      	ldr	r3, [r4, #32]
 8002bec:	480e      	ldr	r0, [pc, #56]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bee:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bf0:	4003      	ands	r3, r0
 8002bf2:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8002bf4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bf6:	07d3      	lsls	r3, r2, #31
 8002bf8:	d5b9      	bpl.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8002bfa:	f7ff fb3b 	bl	8002274 <HAL_GetTick>
 8002bfe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c00:	2202      	movs	r2, #2
 8002c02:	6a23      	ldr	r3, [r4, #32]
 8002c04:	4213      	tst	r3, r2
 8002c06:	d1b2      	bne.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c08:	f7ff fb34 	bl	8002274 <HAL_GetTick>
 8002c0c:	4b07      	ldr	r3, [pc, #28]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002c0e:	1bc0      	subs	r0, r0, r7
 8002c10:	4298      	cmp	r0, r3
 8002c12:	d9f5      	bls.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8002c14:	e7db      	b.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40007000 	.word	0x40007000
 8002c20:	fffffcff 	.word	0xfffffcff
 8002c24:	efffffff 	.word	0xefffffff
 8002c28:	fffeffff 	.word	0xfffeffff
 8002c2c:	00001388 	.word	0x00001388

08002c30 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c30:	2201      	movs	r2, #1
 8002c32:	6803      	ldr	r3, [r0, #0]
 8002c34:	68d9      	ldr	r1, [r3, #12]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002c36:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c38:	4311      	orrs	r1, r2
 8002c3a:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002c3c:	6819      	ldr	r1, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	601a      	str	r2, [r3, #0]
}
 8002c42:	4770      	bx	lr

08002c44 <HAL_TIM_PeriodElapsedCallback>:
 8002c44:	4770      	bx	lr

08002c46 <HAL_TIM_OC_DelayElapsedCallback>:
 8002c46:	4770      	bx	lr

08002c48 <HAL_TIM_IC_CaptureCallback>:
 8002c48:	4770      	bx	lr

08002c4a <HAL_TIM_PWM_PulseFinishedCallback>:
 8002c4a:	4770      	bx	lr

08002c4c <HAL_TIM_TriggerCallback>:
 8002c4c:	4770      	bx	lr

08002c4e <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c4e:	2202      	movs	r2, #2
 8002c50:	6803      	ldr	r3, [r0, #0]
{
 8002c52:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c54:	6919      	ldr	r1, [r3, #16]
{
 8002c56:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c58:	4211      	tst	r1, r2
 8002c5a:	d00e      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002c5c:	68d9      	ldr	r1, [r3, #12]
 8002c5e:	4211      	tst	r1, r2
 8002c60:	d00b      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c62:	3a05      	subs	r2, #5
 8002c64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c66:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c68:	3204      	adds	r2, #4
 8002c6a:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c6c:	079b      	lsls	r3, r3, #30
 8002c6e:	d100      	bne.n	8002c72 <HAL_TIM_IRQHandler+0x24>
 8002c70:	e079      	b.n	8002d66 <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002c72:	f7ff ffe9 	bl	8002c48 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c76:	2300      	movs	r3, #0
 8002c78:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c7a:	2204      	movs	r2, #4
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	6919      	ldr	r1, [r3, #16]
 8002c80:	4211      	tst	r1, r2
 8002c82:	d010      	beq.n	8002ca6 <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002c84:	68d9      	ldr	r1, [r3, #12]
 8002c86:	4211      	tst	r1, r2
 8002c88:	d00d      	beq.n	8002ca6 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c8a:	3a09      	subs	r2, #9
 8002c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c8e:	3207      	adds	r2, #7
 8002c90:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	23c0      	movs	r3, #192	; 0xc0
 8002c96:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002c98:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c9a:	421a      	tst	r2, r3
 8002c9c:	d069      	beq.n	8002d72 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c9e:	f7ff ffd3 	bl	8002c48 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ca6:	2208      	movs	r2, #8
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	6919      	ldr	r1, [r3, #16]
 8002cac:	4211      	tst	r1, r2
 8002cae:	d00e      	beq.n	8002cce <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002cb0:	68d9      	ldr	r1, [r3, #12]
 8002cb2:	4211      	tst	r1, r2
 8002cb4:	d00b      	beq.n	8002cce <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cb6:	3a11      	subs	r2, #17
 8002cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cba:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cbc:	320d      	adds	r2, #13
 8002cbe:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc0:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cc2:	079b      	lsls	r3, r3, #30
 8002cc4:	d05b      	beq.n	8002d7e <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc6:	f7ff ffbf 	bl	8002c48 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cce:	2210      	movs	r2, #16
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	6919      	ldr	r1, [r3, #16]
 8002cd4:	4211      	tst	r1, r2
 8002cd6:	d010      	beq.n	8002cfa <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002cd8:	68d9      	ldr	r1, [r3, #12]
 8002cda:	4211      	tst	r1, r2
 8002cdc:	d00d      	beq.n	8002cfa <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cde:	3a21      	subs	r2, #33	; 0x21
 8002ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ce2:	3219      	adds	r2, #25
 8002ce4:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ce6:	69da      	ldr	r2, [r3, #28]
 8002ce8:	23c0      	movs	r3, #192	; 0xc0
 8002cea:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002cec:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cee:	421a      	tst	r2, r3
 8002cf0:	d04b      	beq.n	8002d8a <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cf2:	f7ff ffa9 	bl	8002c48 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	6823      	ldr	r3, [r4, #0]
 8002cfe:	6919      	ldr	r1, [r3, #16]
 8002d00:	4211      	tst	r1, r2
 8002d02:	d007      	beq.n	8002d14 <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002d04:	68d9      	ldr	r1, [r3, #12]
 8002d06:	4211      	tst	r1, r2
 8002d08:	d004      	beq.n	8002d14 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d0a:	3a03      	subs	r2, #3
 8002d0c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d0e:	0020      	movs	r0, r4
 8002d10:	f7ff ff98 	bl	8002c44 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d14:	2280      	movs	r2, #128	; 0x80
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	6919      	ldr	r1, [r3, #16]
 8002d1a:	4211      	tst	r1, r2
 8002d1c:	d008      	beq.n	8002d30 <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002d1e:	68d9      	ldr	r1, [r3, #12]
 8002d20:	4211      	tst	r1, r2
 8002d22:	d005      	beq.n	8002d30 <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d24:	3a02      	subs	r2, #2
 8002d26:	3aff      	subs	r2, #255	; 0xff
 8002d28:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002d2a:	0020      	movs	r0, r4
 8002d2c:	f000 f898 	bl	8002e60 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d30:	2240      	movs	r2, #64	; 0x40
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	6919      	ldr	r1, [r3, #16]
 8002d36:	4211      	tst	r1, r2
 8002d38:	d007      	beq.n	8002d4a <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002d3a:	68d9      	ldr	r1, [r3, #12]
 8002d3c:	4211      	tst	r1, r2
 8002d3e:	d004      	beq.n	8002d4a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d40:	3a81      	subs	r2, #129	; 0x81
 8002d42:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002d44:	0020      	movs	r0, r4
 8002d46:	f7ff ff81 	bl	8002c4c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	6823      	ldr	r3, [r4, #0]
 8002d4e:	6919      	ldr	r1, [r3, #16]
 8002d50:	4211      	tst	r1, r2
 8002d52:	d007      	beq.n	8002d64 <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002d54:	68d9      	ldr	r1, [r3, #12]
 8002d56:	4211      	tst	r1, r2
 8002d58:	d004      	beq.n	8002d64 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d5a:	3a41      	subs	r2, #65	; 0x41
 8002d5c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002d5e:	0020      	movs	r0, r4
 8002d60:	f000 f87d 	bl	8002e5e <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8002d64:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d66:	f7ff ff6e 	bl	8002c46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d6a:	0020      	movs	r0, r4
 8002d6c:	f7ff ff6d 	bl	8002c4a <HAL_TIM_PWM_PulseFinishedCallback>
 8002d70:	e781      	b.n	8002c76 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d72:	f7ff ff68 	bl	8002c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d76:	0020      	movs	r0, r4
 8002d78:	f7ff ff67 	bl	8002c4a <HAL_TIM_PWM_PulseFinishedCallback>
 8002d7c:	e791      	b.n	8002ca2 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d7e:	f7ff ff62 	bl	8002c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d82:	0020      	movs	r0, r4
 8002d84:	f7ff ff61 	bl	8002c4a <HAL_TIM_PWM_PulseFinishedCallback>
 8002d88:	e79f      	b.n	8002cca <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d8a:	f7ff ff5c 	bl	8002c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d8e:	0020      	movs	r0, r4
 8002d90:	f7ff ff5b 	bl	8002c4a <HAL_TIM_PWM_PulseFinishedCallback>
 8002d94:	e7af      	b.n	8002cf6 <HAL_TIM_IRQHandler+0xa8>
	...

08002d98 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d98:	4a1c      	ldr	r2, [pc, #112]	; (8002e0c <TIM_Base_SetConfig+0x74>)
{
 8002d9a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8002d9c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d9e:	4290      	cmp	r0, r2
 8002da0:	d002      	beq.n	8002da8 <TIM_Base_SetConfig+0x10>
 8002da2:	4c1b      	ldr	r4, [pc, #108]	; (8002e10 <TIM_Base_SetConfig+0x78>)
 8002da4:	42a0      	cmp	r0, r4
 8002da6:	d108      	bne.n	8002dba <TIM_Base_SetConfig+0x22>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da8:	2470      	movs	r4, #112	; 0x70
 8002daa:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8002dac:	684c      	ldr	r4, [r1, #4]
 8002dae:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002db0:	4290      	cmp	r0, r2
 8002db2:	d00e      	beq.n	8002dd2 <TIM_Base_SetConfig+0x3a>
 8002db4:	4c16      	ldr	r4, [pc, #88]	; (8002e10 <TIM_Base_SetConfig+0x78>)
 8002db6:	42a0      	cmp	r0, r4
 8002db8:	d00b      	beq.n	8002dd2 <TIM_Base_SetConfig+0x3a>
 8002dba:	4c16      	ldr	r4, [pc, #88]	; (8002e14 <TIM_Base_SetConfig+0x7c>)
 8002dbc:	42a0      	cmp	r0, r4
 8002dbe:	d008      	beq.n	8002dd2 <TIM_Base_SetConfig+0x3a>
 8002dc0:	4c15      	ldr	r4, [pc, #84]	; (8002e18 <TIM_Base_SetConfig+0x80>)
 8002dc2:	42a0      	cmp	r0, r4
 8002dc4:	d005      	beq.n	8002dd2 <TIM_Base_SetConfig+0x3a>
 8002dc6:	4c15      	ldr	r4, [pc, #84]	; (8002e1c <TIM_Base_SetConfig+0x84>)
 8002dc8:	42a0      	cmp	r0, r4
 8002dca:	d002      	beq.n	8002dd2 <TIM_Base_SetConfig+0x3a>
 8002dcc:	4c14      	ldr	r4, [pc, #80]	; (8002e20 <TIM_Base_SetConfig+0x88>)
 8002dce:	42a0      	cmp	r0, r4
 8002dd0:	d103      	bne.n	8002dda <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dd2:	4c14      	ldr	r4, [pc, #80]	; (8002e24 <TIM_Base_SetConfig+0x8c>)
 8002dd4:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dd6:	68cc      	ldr	r4, [r1, #12]
 8002dd8:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dda:	2480      	movs	r4, #128	; 0x80
 8002ddc:	43a3      	bics	r3, r4
 8002dde:	694c      	ldr	r4, [r1, #20]
 8002de0:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8002de2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002de4:	688b      	ldr	r3, [r1, #8]
 8002de6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002de8:	680b      	ldr	r3, [r1, #0]
 8002dea:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dec:	4290      	cmp	r0, r2
 8002dee:	d008      	beq.n	8002e02 <TIM_Base_SetConfig+0x6a>
 8002df0:	4b09      	ldr	r3, [pc, #36]	; (8002e18 <TIM_Base_SetConfig+0x80>)
 8002df2:	4298      	cmp	r0, r3
 8002df4:	d005      	beq.n	8002e02 <TIM_Base_SetConfig+0x6a>
 8002df6:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <TIM_Base_SetConfig+0x84>)
 8002df8:	4298      	cmp	r0, r3
 8002dfa:	d002      	beq.n	8002e02 <TIM_Base_SetConfig+0x6a>
 8002dfc:	4b08      	ldr	r3, [pc, #32]	; (8002e20 <TIM_Base_SetConfig+0x88>)
 8002dfe:	4298      	cmp	r0, r3
 8002e00:	d101      	bne.n	8002e06 <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e02:	690b      	ldr	r3, [r1, #16]
 8002e04:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002e06:	2301      	movs	r3, #1
 8002e08:	6143      	str	r3, [r0, #20]
}
 8002e0a:	bd10      	pop	{r4, pc}
 8002e0c:	40012c00 	.word	0x40012c00
 8002e10:	40000400 	.word	0x40000400
 8002e14:	40002000 	.word	0x40002000
 8002e18:	40014000 	.word	0x40014000
 8002e1c:	40014400 	.word	0x40014400
 8002e20:	40014800 	.word	0x40014800
 8002e24:	fffffcff 	.word	0xfffffcff

08002e28 <HAL_TIM_Base_Init>:
{
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002e2c:	2001      	movs	r0, #1
  if(htim == NULL)
 8002e2e:	2c00      	cmp	r4, #0
 8002e30:	d014      	beq.n	8002e5c <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e32:	0025      	movs	r5, r4
 8002e34:	353d      	adds	r5, #61	; 0x3d
 8002e36:	782b      	ldrb	r3, [r5, #0]
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d105      	bne.n	8002e4a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002e3e:	0022      	movs	r2, r4
 8002e40:	323c      	adds	r2, #60	; 0x3c
 8002e42:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8002e44:	0020      	movs	r0, r4
 8002e46:	f000 fd05 	bl	8003854 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002e4a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e4c:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002e4e:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e50:	1d21      	adds	r1, r4, #4
 8002e52:	f7ff ffa1 	bl	8002d98 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002e56:	2301      	movs	r3, #1
  return HAL_OK;
 8002e58:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002e5a:	702b      	strb	r3, [r5, #0]
}
 8002e5c:	bd70      	pop	{r4, r5, r6, pc}

08002e5e <HAL_TIMEx_CommutationCallback>:
 8002e5e:	4770      	bx	lr

08002e60 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e60:	4770      	bx	lr
	...

08002e64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e64:	b570      	push	{r4, r5, r6, lr}
 8002e66:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e68:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e6a:	69c2      	ldr	r2, [r0, #28]
 8002e6c:	6883      	ldr	r3, [r0, #8]
 8002e6e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e70:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e72:	4303      	orrs	r3, r0
 8002e74:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e76:	4e3f      	ldr	r6, [pc, #252]	; (8002f74 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e78:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e7a:	483f      	ldr	r0, [pc, #252]	; (8002f78 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e7c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e7e:	4001      	ands	r1, r0
 8002e80:	430b      	orrs	r3, r1
 8002e82:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e84:	686b      	ldr	r3, [r5, #4]
 8002e86:	493d      	ldr	r1, [pc, #244]	; (8002f7c <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002e88:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e8a:	400b      	ands	r3, r1
 8002e8c:	68e1      	ldr	r1, [r4, #12]
 8002e8e:	430b      	orrs	r3, r1
 8002e90:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002e92:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002e94:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002e96:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002e98:	4839      	ldr	r0, [pc, #228]	; (8002f80 <UART_SetConfig+0x11c>)
 8002e9a:	4001      	ands	r1, r0
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	60ab      	str	r3, [r5, #8]
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ea4:	42b5      	cmp	r5, r6
 8002ea6:	d110      	bne.n	8002eca <UART_SetConfig+0x66>
 8002ea8:	2003      	movs	r0, #3
 8002eaa:	4936      	ldr	r1, [pc, #216]	; (8002f84 <UART_SetConfig+0x120>)
 8002eac:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8002eae:	4001      	ands	r1, r0
 8002eb0:	4835      	ldr	r0, [pc, #212]	; (8002f88 <UART_SetConfig+0x124>)
 8002eb2:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d013      	beq.n	8002ee0 <UART_SetConfig+0x7c>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8002eb8:	2808      	cmp	r0, #8
 8002eba:	d858      	bhi.n	8002f6e <UART_SetConfig+0x10a>
 8002ebc:	f7fd f936 	bl	800012c <__gnu_thumb1_case_uqi>
 8002ec0:	57425737 	.word	0x57425737
 8002ec4:	5757574b 	.word	0x5757574b
 8002ec8:	50          	.byte	0x50
 8002ec9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eca:	4930      	ldr	r1, [pc, #192]	; (8002f8c <UART_SetConfig+0x128>)
 8002ecc:	428d      	cmp	r5, r1
 8002ece:	d14c      	bne.n	8002f6a <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d12c      	bne.n	8002f2e <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002ed4:	f7ff fe18 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ed8:	6863      	ldr	r3, [r4, #4]
 8002eda:	0040      	lsls	r0, r0, #1
 8002edc:	085b      	lsrs	r3, r3, #1
 8002ede:	e00b      	b.n	8002ef8 <UART_SetConfig+0x94>
    switch (clocksource)
 8002ee0:	2808      	cmp	r0, #8
 8002ee2:	d821      	bhi.n	8002f28 <UART_SetConfig+0xc4>
 8002ee4:	f7fd f918 	bl	8000118 <__gnu_thumb1_case_sqi>
 8002ee8:	200520f6 	.word	0x200520f6
 8002eec:	20202018 	.word	0x20202018
 8002ef0:	1b          	.byte	0x1b
 8002ef1:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002ef2:	6863      	ldr	r3, [r4, #4]
 8002ef4:	0858      	lsrs	r0, r3, #1
 8002ef6:	4b26      	ldr	r3, [pc, #152]	; (8002f90 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ef8:	18c0      	adds	r0, r0, r3
 8002efa:	6861      	ldr	r1, [r4, #4]
 8002efc:	f7fd f92a 	bl	8000154 <__udivsi3>
 8002f00:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f02:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002f04:	220f      	movs	r2, #15
 8002f06:	0019      	movs	r1, r3
 8002f08:	4391      	bics	r1, r2
 8002f0a:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f0c:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8002f0e:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f10:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 8002f16:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f18:	f7ff fd28 	bl	800296c <HAL_RCC_GetSysClockFreq>
 8002f1c:	e7dc      	b.n	8002ed8 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002f1e:	6863      	ldr	r3, [r4, #4]
 8002f20:	0858      	lsrs	r0, r3, #1
 8002f22:	2380      	movs	r3, #128	; 0x80
 8002f24:	025b      	lsls	r3, r3, #9
 8002f26:	e7e7      	b.n	8002ef8 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8002f28:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	e7ea      	b.n	8002f04 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f2e:	f7ff fdeb 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
 8002f32:	6861      	ldr	r1, [r4, #4]
 8002f34:	084b      	lsrs	r3, r1, #1
 8002f36:	1818      	adds	r0, r3, r0
 8002f38:	f7fd f90c 	bl	8000154 <__udivsi3>
 8002f3c:	b280      	uxth	r0, r0
 8002f3e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f40:	2000      	movs	r0, #0
        break;
 8002f42:	e7e8      	b.n	8002f16 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002f44:	6861      	ldr	r1, [r4, #4]
 8002f46:	4b13      	ldr	r3, [pc, #76]	; (8002f94 <UART_SetConfig+0x130>)
 8002f48:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002f4a:	18c0      	adds	r0, r0, r3
 8002f4c:	f7fd f902 	bl	8000154 <__udivsi3>
 8002f50:	b280      	uxth	r0, r0
 8002f52:	60f0      	str	r0, [r6, #12]
 8002f54:	e7f4      	b.n	8002f40 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f56:	f7ff fd09 	bl	800296c <HAL_RCC_GetSysClockFreq>
 8002f5a:	6861      	ldr	r1, [r4, #4]
 8002f5c:	084b      	lsrs	r3, r1, #1
 8002f5e:	e7f4      	b.n	8002f4a <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002f60:	2380      	movs	r3, #128	; 0x80
 8002f62:	6861      	ldr	r1, [r4, #4]
 8002f64:	021b      	lsls	r3, r3, #8
 8002f66:	0848      	lsrs	r0, r1, #1
 8002f68:	e7ef      	b.n	8002f4a <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d0dc      	beq.n	8002f28 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8002f6e:	2001      	movs	r0, #1
  return ret;
 8002f70:	e7d1      	b.n	8002f16 <UART_SetConfig+0xb2>
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	40013800 	.word	0x40013800
 8002f78:	ffff69f3 	.word	0xffff69f3
 8002f7c:	ffffcfff 	.word	0xffffcfff
 8002f80:	fffff4ff 	.word	0xfffff4ff
 8002f84:	40021000 	.word	0x40021000
 8002f88:	08006b18 	.word	0x08006b18
 8002f8c:	40004400 	.word	0x40004400
 8002f90:	00f42400 	.word	0x00f42400
 8002f94:	007a1200 	.word	0x007a1200

08002f98 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f98:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002f9a:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f9c:	07da      	lsls	r2, r3, #31
 8002f9e:	d506      	bpl.n	8002fae <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fa0:	6801      	ldr	r1, [r0, #0]
 8002fa2:	4c28      	ldr	r4, [pc, #160]	; (8003044 <UART_AdvFeatureConfig+0xac>)
 8002fa4:	684a      	ldr	r2, [r1, #4]
 8002fa6:	4022      	ands	r2, r4
 8002fa8:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002faa:	4322      	orrs	r2, r4
 8002fac:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fae:	079a      	lsls	r2, r3, #30
 8002fb0:	d506      	bpl.n	8002fc0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fb2:	6801      	ldr	r1, [r0, #0]
 8002fb4:	4c24      	ldr	r4, [pc, #144]	; (8003048 <UART_AdvFeatureConfig+0xb0>)
 8002fb6:	684a      	ldr	r2, [r1, #4]
 8002fb8:	4022      	ands	r2, r4
 8002fba:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002fbc:	4322      	orrs	r2, r4
 8002fbe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fc0:	075a      	lsls	r2, r3, #29
 8002fc2:	d506      	bpl.n	8002fd2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fc4:	6801      	ldr	r1, [r0, #0]
 8002fc6:	4c21      	ldr	r4, [pc, #132]	; (800304c <UART_AdvFeatureConfig+0xb4>)
 8002fc8:	684a      	ldr	r2, [r1, #4]
 8002fca:	4022      	ands	r2, r4
 8002fcc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002fce:	4322      	orrs	r2, r4
 8002fd0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fd2:	071a      	lsls	r2, r3, #28
 8002fd4:	d506      	bpl.n	8002fe4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fd6:	6801      	ldr	r1, [r0, #0]
 8002fd8:	4c1d      	ldr	r4, [pc, #116]	; (8003050 <UART_AdvFeatureConfig+0xb8>)
 8002fda:	684a      	ldr	r2, [r1, #4]
 8002fdc:	4022      	ands	r2, r4
 8002fde:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002fe0:	4322      	orrs	r2, r4
 8002fe2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002fe4:	06da      	lsls	r2, r3, #27
 8002fe6:	d506      	bpl.n	8002ff6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002fe8:	6801      	ldr	r1, [r0, #0]
 8002fea:	4c1a      	ldr	r4, [pc, #104]	; (8003054 <UART_AdvFeatureConfig+0xbc>)
 8002fec:	688a      	ldr	r2, [r1, #8]
 8002fee:	4022      	ands	r2, r4
 8002ff0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002ff2:	4322      	orrs	r2, r4
 8002ff4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ff6:	069a      	lsls	r2, r3, #26
 8002ff8:	d506      	bpl.n	8003008 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ffa:	6801      	ldr	r1, [r0, #0]
 8002ffc:	4c16      	ldr	r4, [pc, #88]	; (8003058 <UART_AdvFeatureConfig+0xc0>)
 8002ffe:	688a      	ldr	r2, [r1, #8]
 8003000:	4022      	ands	r2, r4
 8003002:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003004:	4322      	orrs	r2, r4
 8003006:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003008:	065a      	lsls	r2, r3, #25
 800300a:	d510      	bpl.n	800302e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800300c:	6801      	ldr	r1, [r0, #0]
 800300e:	4d13      	ldr	r5, [pc, #76]	; (800305c <UART_AdvFeatureConfig+0xc4>)
 8003010:	684a      	ldr	r2, [r1, #4]
 8003012:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003014:	402a      	ands	r2, r5
 8003016:	4322      	orrs	r2, r4
 8003018:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800301a:	2280      	movs	r2, #128	; 0x80
 800301c:	0352      	lsls	r2, r2, #13
 800301e:	4294      	cmp	r4, r2
 8003020:	d105      	bne.n	800302e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003022:	684a      	ldr	r2, [r1, #4]
 8003024:	4c0e      	ldr	r4, [pc, #56]	; (8003060 <UART_AdvFeatureConfig+0xc8>)
 8003026:	4022      	ands	r2, r4
 8003028:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800302a:	4322      	orrs	r2, r4
 800302c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800302e:	061b      	lsls	r3, r3, #24
 8003030:	d506      	bpl.n	8003040 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003032:	6802      	ldr	r2, [r0, #0]
 8003034:	490b      	ldr	r1, [pc, #44]	; (8003064 <UART_AdvFeatureConfig+0xcc>)
 8003036:	6853      	ldr	r3, [r2, #4]
 8003038:	400b      	ands	r3, r1
 800303a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800303c:	430b      	orrs	r3, r1
 800303e:	6053      	str	r3, [r2, #4]
  }
}
 8003040:	bd30      	pop	{r4, r5, pc}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	fffdffff 	.word	0xfffdffff
 8003048:	fffeffff 	.word	0xfffeffff
 800304c:	fffbffff 	.word	0xfffbffff
 8003050:	ffff7fff 	.word	0xffff7fff
 8003054:	ffffefff 	.word	0xffffefff
 8003058:	ffffdfff 	.word	0xffffdfff
 800305c:	ffefffff 	.word	0xffefffff
 8003060:	ff9fffff 	.word	0xff9fffff
 8003064:	fff7ffff 	.word	0xfff7ffff

08003068 <HAL_UART_Init>:
{
 8003068:	b570      	push	{r4, r5, r6, lr}
 800306a:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 800306c:	d101      	bne.n	8003072 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800306e:	2001      	movs	r0, #1
}
 8003070:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8003072:	0005      	movs	r5, r0
 8003074:	3569      	adds	r5, #105	; 0x69
 8003076:	782b      	ldrb	r3, [r5, #0]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d104      	bne.n	8003088 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800307e:	0002      	movs	r2, r0
 8003080:	3268      	adds	r2, #104	; 0x68
 8003082:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003084:	f000 fc02 	bl	800388c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003088:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800308a:	2101      	movs	r1, #1
 800308c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800308e:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003090:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003092:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8003094:	438b      	bics	r3, r1
 8003096:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003098:	f7ff fee4 	bl	8002e64 <UART_SetConfig>
 800309c:	2801      	cmp	r0, #1
 800309e:	d0e6      	beq.n	800306e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d002      	beq.n	80030ac <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80030a6:	0020      	movs	r0, r4
 80030a8:	f7ff ff76 	bl	8002f98 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	490b      	ldr	r1, [pc, #44]	; (80030dc <HAL_UART_Init+0x74>)
 80030b0:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030b2:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80030b4:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80030b6:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80030b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	438a      	bics	r2, r1
 80030be:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80030c0:	2201      	movs	r2, #1
 80030c2:	6819      	ldr	r1, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 80030c8:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 80030ca:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030cc:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 80030ce:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80030d0:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80030d2:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80030d4:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80030d6:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80030d8:	e7ca      	b.n	8003070 <HAL_UART_Init+0x8>
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	fffff7ff 	.word	0xfffff7ff

080030e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80030e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e2:	0004      	movs	r4, r0
 80030e4:	000e      	movs	r6, r1
 80030e6:	0015      	movs	r5, r2
 80030e8:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030ea:	6822      	ldr	r2, [r4, #0]
 80030ec:	69d3      	ldr	r3, [r2, #28]
 80030ee:	4033      	ands	r3, r6
 80030f0:	1b9b      	subs	r3, r3, r6
 80030f2:	4259      	negs	r1, r3
 80030f4:	414b      	adcs	r3, r1
 80030f6:	42ab      	cmp	r3, r5
 80030f8:	d001      	beq.n	80030fe <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80030fa:	2000      	movs	r0, #0
 80030fc:	e018      	b.n	8003130 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 80030fe:	9b06      	ldr	r3, [sp, #24]
 8003100:	3301      	adds	r3, #1
 8003102:	d0f3      	beq.n	80030ec <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003104:	9b06      	ldr	r3, [sp, #24]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d113      	bne.n	8003132 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	490c      	ldr	r1, [pc, #48]	; (8003140 <UART_WaitOnFlagUntilTimeout+0x60>)
 800310e:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8003110:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003112:	400a      	ands	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	31a3      	adds	r1, #163	; 0xa3
 800311a:	31ff      	adds	r1, #255	; 0xff
 800311c:	438a      	bics	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003120:	0022      	movs	r2, r4
 8003122:	2320      	movs	r3, #32
 8003124:	3269      	adds	r2, #105	; 0x69
 8003126:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8003128:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 800312a:	2300      	movs	r3, #0
 800312c:	3468      	adds	r4, #104	; 0x68
 800312e:	7023      	strb	r3, [r4, #0]
}
 8003130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003132:	f7ff f89f 	bl	8002274 <HAL_GetTick>
 8003136:	9b06      	ldr	r3, [sp, #24]
 8003138:	1bc0      	subs	r0, r0, r7
 800313a:	4283      	cmp	r3, r0
 800313c:	d2d5      	bcs.n	80030ea <UART_WaitOnFlagUntilTimeout+0xa>
 800313e:	e7e4      	b.n	800310a <UART_WaitOnFlagUntilTimeout+0x2a>
 8003140:	fffffe5f 	.word	0xfffffe5f

08003144 <HAL_UART_Transmit>:
{
 8003144:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8003146:	0007      	movs	r7, r0
{
 8003148:	b085      	sub	sp, #20
 800314a:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 800314c:	3769      	adds	r7, #105	; 0x69
 800314e:	783b      	ldrb	r3, [r7, #0]
{
 8003150:	0004      	movs	r4, r0
 8003152:	000d      	movs	r5, r1
 8003154:	0016      	movs	r6, r2
    return HAL_BUSY;
 8003156:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8003158:	2b20      	cmp	r3, #32
 800315a:	d146      	bne.n	80031ea <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 800315c:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800315e:	2900      	cmp	r1, #0
 8003160:	d043      	beq.n	80031ea <HAL_UART_Transmit+0xa6>
 8003162:	2a00      	cmp	r2, #0
 8003164:	d041      	beq.n	80031ea <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003166:	2380      	movs	r3, #128	; 0x80
 8003168:	68a2      	ldr	r2, [r4, #8]
 800316a:	015b      	lsls	r3, r3, #5
 800316c:	429a      	cmp	r2, r3
 800316e:	d104      	bne.n	800317a <HAL_UART_Transmit+0x36>
 8003170:	6923      	ldr	r3, [r4, #16]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8003176:	4201      	tst	r1, r0
 8003178:	d137      	bne.n	80031ea <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800317a:	0023      	movs	r3, r4
 800317c:	3368      	adds	r3, #104	; 0x68
 800317e:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8003180:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8003182:	2a01      	cmp	r2, #1
 8003184:	d031      	beq.n	80031ea <HAL_UART_Transmit+0xa6>
 8003186:	2201      	movs	r2, #1
 8003188:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318a:	2300      	movs	r3, #0
 800318c:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800318e:	3321      	adds	r3, #33	; 0x21
 8003190:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8003192:	f7ff f86f 	bl	8002274 <HAL_GetTick>
    huart->TxXferSize = Size;
 8003196:	0023      	movs	r3, r4
 8003198:	3350      	adds	r3, #80	; 0x50
 800319a:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 800319c:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800319e:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 80031a0:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031a2:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 80031a4:	0021      	movs	r1, r4
 80031a6:	3152      	adds	r1, #82	; 0x52
 80031a8:	880a      	ldrh	r2, [r1, #0]
 80031aa:	b292      	uxth	r2, r2
 80031ac:	2a00      	cmp	r2, #0
 80031ae:	d10d      	bne.n	80031cc <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031b0:	9b03      	ldr	r3, [sp, #12]
 80031b2:	2140      	movs	r1, #64	; 0x40
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	0020      	movs	r0, r4
 80031b8:	9b02      	ldr	r3, [sp, #8]
 80031ba:	f7ff ff91 	bl	80030e0 <UART_WaitOnFlagUntilTimeout>
 80031be:	2800      	cmp	r0, #0
 80031c0:	d112      	bne.n	80031e8 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 80031c2:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80031c4:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80031c6:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 80031c8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80031ca:	e00e      	b.n	80031ea <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 80031cc:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031ce:	2200      	movs	r2, #0
      huart->TxXferCount--;
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031d6:	9b03      	ldr	r3, [sp, #12]
 80031d8:	2180      	movs	r1, #128	; 0x80
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	0020      	movs	r0, r4
 80031de:	9b02      	ldr	r3, [sp, #8]
 80031e0:	f7ff ff7e 	bl	80030e0 <UART_WaitOnFlagUntilTimeout>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d002      	beq.n	80031ee <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 80031e8:	2003      	movs	r0, #3
}
 80031ea:	b005      	add	sp, #20
 80031ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ee:	68a3      	ldr	r3, [r4, #8]
 80031f0:	6822      	ldr	r2, [r4, #0]
 80031f2:	42b3      	cmp	r3, r6
 80031f4:	d108      	bne.n	8003208 <HAL_UART_Transmit+0xc4>
 80031f6:	6923      	ldr	r3, [r4, #16]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d105      	bne.n	8003208 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80031fc:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 80031fe:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003200:	05db      	lsls	r3, r3, #23
 8003202:	0ddb      	lsrs	r3, r3, #23
 8003204:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 8003206:	e7cd      	b.n	80031a4 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003208:	782b      	ldrb	r3, [r5, #0]
 800320a:	3501      	adds	r5, #1
 800320c:	8513      	strh	r3, [r2, #40]	; 0x28
 800320e:	e7c9      	b.n	80031a4 <HAL_UART_Transmit+0x60>

08003210 <ds18b20_Reset>:

{

  uint16_t status;

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8003210:	2180      	movs	r1, #128	; 0x80
{
 8003212:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8003214:	2200      	movs	r2, #0
 8003216:	0109      	lsls	r1, r1, #4
 8003218:	4816      	ldr	r0, [pc, #88]	; (8003274 <ds18b20_Reset+0x64>)
 800321a:	f7ff f9bb 	bl	8002594 <HAL_GPIO_WritePin>
  //GPIOB->ODR &= ~GPIO_ODR_ODR11;// 

  Delay(490);//    480 
 800321e:	20f5      	movs	r0, #245	; 0xf5
 8003220:	0040      	lsls	r0, r0, #1
 8003222:	f000 f973 	bl	800350c <Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8003226:	2180      	movs	r1, #128	; 0x80
 8003228:	2201      	movs	r2, #1
 800322a:	0109      	lsls	r1, r1, #4
 800322c:	4811      	ldr	r0, [pc, #68]	; (8003274 <ds18b20_Reset+0x64>)
 800322e:	f7ff f9b1 	bl	8002594 <HAL_GPIO_WritePin>
  //GPIOB->ODR |= GPIO_ODR_ODR11;// 
  Delay(70);//    60 
 8003232:	2046      	movs	r0, #70	; 0x46
 8003234:	f000 f96a 	bl	800350c <Delay>
  status = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 8003238:	2180      	movs	r1, #128	; 0x80
 800323a:	480e      	ldr	r0, [pc, #56]	; (8003274 <ds18b20_Reset+0x64>)
 800323c:	0109      	lsls	r1, r1, #4
 800323e:	f7ff f9a3 	bl	8002588 <HAL_GPIO_ReadPin>
  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == 1 ){
 8003242:	2180      	movs	r1, #128	; 0x80
  status = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 8003244:	0004      	movs	r4, r0
  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == 1 ){
 8003246:	0109      	lsls	r1, r1, #4
 8003248:	480a      	ldr	r0, [pc, #40]	; (8003274 <ds18b20_Reset+0x64>)
 800324a:	f7ff f99d 	bl	8002588 <HAL_GPIO_ReadPin>
 800324e:	0002      	movs	r2, r0
 8003250:	2801      	cmp	r0, #1
 8003252:	d10c      	bne.n	800326e <ds18b20_Reset+0x5e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	  }
	  else {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8003254:	2090      	movs	r0, #144	; 0x90
 8003256:	2120      	movs	r1, #32
 8003258:	05c0      	lsls	r0, r0, #23
 800325a:	f7ff f99b 	bl	8002594 <HAL_GPIO_WritePin>
	}
  //status = GPIOB->IDR & GPIO_IDR_IDR11;// 
  Delay(500);//    480 
 800325e:	20fa      	movs	r0, #250	; 0xfa
 8003260:	0040      	lsls	r0, r0, #1
 8003262:	f000 f953 	bl	800350c <Delay>
  //(    ,       )
  return (status ? 1 : 0);// 
 8003266:	1e60      	subs	r0, r4, #1
 8003268:	4184      	sbcs	r4, r0
 800326a:	b2e0      	uxtb	r0, r4
}
 800326c:	bd10      	pop	{r4, pc}
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800326e:	2200      	movs	r2, #0
 8003270:	e7f0      	b.n	8003254 <ds18b20_Reset+0x44>
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	48000400 	.word	0x48000400

08003278 <ds18b20_ReadBit>:
//--------------------------------------------------

uint8_t ds18b20_ReadBit(void)
{
 8003278:	b570      	push	{r4, r5, r6, lr}
  uint8_t bit = 0;
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800327a:	2580      	movs	r5, #128	; 0x80
 800327c:	4c0e      	ldr	r4, [pc, #56]	; (80032b8 <ds18b20_ReadBit+0x40>)
 800327e:	012d      	lsls	r5, r5, #4
 8003280:	0029      	movs	r1, r5
 8003282:	2200      	movs	r2, #0
 8003284:	0020      	movs	r0, r4
 8003286:	f7ff f985 	bl	8002594 <HAL_GPIO_WritePin>
  Delay(2);
 800328a:	2002      	movs	r0, #2
 800328c:	f000 f93e 	bl	800350c <Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8003290:	2201      	movs	r2, #1
 8003292:	0029      	movs	r1, r5
 8003294:	0020      	movs	r0, r4
 8003296:	f7ff f97d 	bl	8002594 <HAL_GPIO_WritePin>
  Delay(13);
 800329a:	200d      	movs	r0, #13
 800329c:	f000 f936 	bl	800350c <Delay>
  bit = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) ? 1 : 0);// 
 80032a0:	0029      	movs	r1, r5
 80032a2:	0020      	movs	r0, r4
 80032a4:	f7ff f970 	bl	8002588 <HAL_GPIO_ReadPin>
 80032a8:	0004      	movs	r4, r0
  Delay(45);
 80032aa:	202d      	movs	r0, #45	; 0x2d
 80032ac:	f000 f92e 	bl	800350c <Delay>
  bit = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) ? 1 : 0);// 
 80032b0:	1e60      	subs	r0, r4, #1
 80032b2:	4184      	sbcs	r4, r0
  return bit;
 80032b4:	b2e0      	uxtb	r0, r4
}
 80032b6:	bd70      	pop	{r4, r5, r6, pc}
 80032b8:	48000400 	.word	0x48000400

080032bc <ds18b20_WriteBit>:
}
//-----------------------------------------------

void ds18b20_WriteBit(uint8_t bit)
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80032bc:	2180      	movs	r1, #128	; 0x80
{
 80032be:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80032c0:	2200      	movs	r2, #0
{
 80032c2:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80032c4:	0109      	lsls	r1, r1, #4
 80032c6:	480b      	ldr	r0, [pc, #44]	; (80032f4 <ds18b20_WriteBit+0x38>)
 80032c8:	f7ff f964 	bl	8002594 <HAL_GPIO_WritePin>
//  GPIOB->ODR &= ~GPIO_ODR_ODR11;
	Delay(bit ? 3 : 65);
 80032cc:	2003      	movs	r0, #3
 80032ce:	2c00      	cmp	r4, #0
 80032d0:	d100      	bne.n	80032d4 <ds18b20_WriteBit+0x18>
 80032d2:	303e      	adds	r0, #62	; 0x3e
 80032d4:	f000 f91a 	bl	800350c <Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80032d8:	2180      	movs	r1, #128	; 0x80
 80032da:	4806      	ldr	r0, [pc, #24]	; (80032f4 <ds18b20_WriteBit+0x38>)
 80032dc:	2201      	movs	r2, #1
 80032de:	0109      	lsls	r1, r1, #4
 80032e0:	f7ff f958 	bl	8002594 <HAL_GPIO_WritePin>
//  GPIOB->ODR |= GPIO_ODR_ODR11;
	Delay(bit ? 65 : 3);
 80032e4:	2041      	movs	r0, #65	; 0x41
 80032e6:	2c00      	cmp	r4, #0
 80032e8:	d100      	bne.n	80032ec <ds18b20_WriteBit+0x30>
 80032ea:	383e      	subs	r0, #62	; 0x3e
 80032ec:	f000 f90e 	bl	800350c <Delay>
}
 80032f0:	bd10      	pop	{r4, pc}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	48000400 	.word	0x48000400

080032f8 <ds18b20_WriteByte>:
//-----------------------------------------------

void ds18b20_WriteByte(uint8_t dt)
{
 80032f8:	b570      	push	{r4, r5, r6, lr}
 80032fa:	0006      	movs	r6, r0
 80032fc:	2400      	movs	r4, #0
  for (uint8_t i = 0; i < 8; i++)
  {
    ds18b20_WriteBit(dt >> i & 1);
 80032fe:	2501      	movs	r5, #1
 8003300:	0030      	movs	r0, r6
 8003302:	4120      	asrs	r0, r4
 8003304:	4028      	ands	r0, r5
 8003306:	f7ff ffd9 	bl	80032bc <ds18b20_WriteBit>
 800330a:	3401      	adds	r4, #1
    //Delay Protection
    Delay(5);
 800330c:	2005      	movs	r0, #5
 800330e:	f000 f8fd 	bl	800350c <Delay>
  for (uint8_t i = 0; i < 8; i++)
 8003312:	2c08      	cmp	r4, #8
 8003314:	d1f4      	bne.n	8003300 <ds18b20_WriteByte+0x8>
  }
}
 8003316:	bd70      	pop	{r4, r5, r6, pc}

08003318 <ds18b20_SearhRom>:
//-----------------------------------------------
uint8_t ds18b20_SearhRom(uint8_t *Addr)
{
 8003318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  id_bit_number = 1;
  last_zero = 0;
  rom_byte_number = 0;
  rom_byte_mask = 1;
  search_result = 0;
	if (!LastDeviceFlag)
 800331a:	4b33      	ldr	r3, [pc, #204]	; (80033e8 <ds18b20_SearhRom+0xd0>)
{
 800331c:	9001      	str	r0, [sp, #4]
	if (!LastDeviceFlag)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d104      	bne.n	800332e <ds18b20_SearhRom+0x16>
	{
		ds18b20_Reset();
 8003324:	f7ff ff74 	bl	8003210 <ds18b20_Reset>
		ds18b20_WriteByte(0xF0);
 8003328:	20f0      	movs	r0, #240	; 0xf0
 800332a:	f7ff ffe5 	bl	80032f8 <ds18b20_WriteByte>
{
 800332e:	2701      	movs	r7, #1
 8003330:	2600      	movs	r6, #0
 8003332:	003d      	movs	r5, r7
 8003334:	9600      	str	r6, [sp, #0]
	}
	do
  {
		id_bit = ds18b20_ReadBit();
 8003336:	f7ff ff9f 	bl	8003278 <ds18b20_ReadBit>
 800333a:	0004      	movs	r4, r0
		cmp_id_bit = ds18b20_ReadBit();
 800333c:	f7ff ff9c 	bl	8003278 <ds18b20_ReadBit>
		if ((id_bit == 1) && (cmp_id_bit == 1))
 8003340:	2c01      	cmp	r4, #1
 8003342:	d11a      	bne.n	800337a <ds18b20_SearhRom+0x62>
 8003344:	2801      	cmp	r0, #1
 8003346:	d133      	bne.n	80033b0 <ds18b20_SearhRom+0x98>
 8003348:	4b28      	ldr	r3, [pc, #160]	; (80033ec <ds18b20_SearhRom+0xd4>)
				rom_byte_number++;
				rom_byte_mask = 1;
			}
		}
  } while(rom_byte_number < 8); //    0  7  
	if (!(id_bit_number < 65))
 800334a:	2d40      	cmp	r5, #64	; 0x40
 800334c:	d944      	bls.n	80033d8 <ds18b20_SearhRom+0xc0>
  {
	  // search successful so set LastDiscrepancy,LastDeviceFlag,search_result
		LastDiscrepancy = last_zero;
 800334e:	466a      	mov	r2, sp
 8003350:	7812      	ldrb	r2, [r2, #0]
 8003352:	701a      	strb	r2, [r3, #0]
		// check for last device
		if (LastDiscrepancy == 0)
 8003354:	9a00      	ldr	r2, [sp, #0]
 8003356:	2a00      	cmp	r2, #0
 8003358:	d102      	bne.n	8003360 <ds18b20_SearhRom+0x48>
			LastDeviceFlag = 1;
 800335a:	4923      	ldr	r1, [pc, #140]	; (80033e8 <ds18b20_SearhRom+0xd0>)
 800335c:	3201      	adds	r2, #1
 800335e:	700a      	strb	r2, [r1, #0]
		search_result = 1;
  }
	if (!search_result || !ROM_NO[0])
 8003360:	4a23      	ldr	r2, [pc, #140]	; (80033f0 <ds18b20_SearhRom+0xd8>)
 8003362:	7811      	ldrb	r1, [r2, #0]
 8003364:	2900      	cmp	r1, #0
 8003366:	d037      	beq.n	80033d8 <ds18b20_SearhRom+0xc0>
 8003368:	2300      	movs	r3, #0
		LastFamilyDiscrepancy = 0;
		search_result = 0;
	}
	else
  {
    for (int i = 0; i < 8; i++) Addr[i] = ROM_NO[i];
 800336a:	5cd1      	ldrb	r1, [r2, r3]
 800336c:	9801      	ldr	r0, [sp, #4]
 800336e:	54c1      	strb	r1, [r0, r3]
 8003370:	3301      	adds	r3, #1
 8003372:	2b08      	cmp	r3, #8
 8003374:	d1f9      	bne.n	800336a <ds18b20_SearhRom+0x52>
 8003376:	2001      	movs	r0, #1
  }
  return search_result;
 8003378:	e034      	b.n	80033e4 <ds18b20_SearhRom+0xcc>
 800337a:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <ds18b20_SearhRom+0xd8>)
			if (id_bit != cmp_id_bit)
 800337c:	4284      	cmp	r4, r0
 800337e:	d10f      	bne.n	80033a0 <ds18b20_SearhRom+0x88>
				if (id_bit_number < LastDiscrepancy)
 8003380:	4a1a      	ldr	r2, [pc, #104]	; (80033ec <ds18b20_SearhRom+0xd4>)
 8003382:	7814      	ldrb	r4, [r2, #0]
 8003384:	42a5      	cmp	r5, r4
 8003386:	d20f      	bcs.n	80033a8 <ds18b20_SearhRom+0x90>
					search_direction = ((ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8003388:	5d9c      	ldrb	r4, [r3, r6]
 800338a:	403c      	ands	r4, r7
 800338c:	1e62      	subs	r2, r4, #1
 800338e:	4194      	sbcs	r4, r2
					search_direction = (id_bit_number == LastDiscrepancy);
 8003390:	b2e4      	uxtb	r4, r4
				if (search_direction == 0)
 8003392:	2c00      	cmp	r4, #0
 8003394:	d10c      	bne.n	80033b0 <ds18b20_SearhRom+0x98>
 8003396:	9500      	str	r5, [sp, #0]
					if (last_zero < 9)
 8003398:	2d08      	cmp	r5, #8
 800339a:	d801      	bhi.n	80033a0 <ds18b20_SearhRom+0x88>
					LastFamilyDiscrepancy = last_zero;
 800339c:	4a15      	ldr	r2, [pc, #84]	; (80033f4 <ds18b20_SearhRom+0xdc>)
 800339e:	7015      	strb	r5, [r2, #0]
				ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 80033a0:	5d9a      	ldrb	r2, [r3, r6]
 80033a2:	43ba      	bics	r2, r7
 80033a4:	559a      	strb	r2, [r3, r6]
 80033a6:	e008      	b.n	80033ba <ds18b20_SearhRom+0xa2>
					search_direction = (id_bit_number == LastDiscrepancy);
 80033a8:	1b2c      	subs	r4, r5, r4
 80033aa:	4262      	negs	r2, r4
 80033ac:	4154      	adcs	r4, r2
 80033ae:	e7ef      	b.n	8003390 <ds18b20_SearhRom+0x78>
 80033b0:	2401      	movs	r4, #1
				ROM_NO[rom_byte_number] |= rom_byte_mask;
 80033b2:	4a0f      	ldr	r2, [pc, #60]	; (80033f0 <ds18b20_SearhRom+0xd8>)
 80033b4:	5d93      	ldrb	r3, [r2, r6]
 80033b6:	433b      	orrs	r3, r7
 80033b8:	5593      	strb	r3, [r2, r6]
			rom_byte_mask <<= 1;
 80033ba:	007f      	lsls	r7, r7, #1
			ds18b20_WriteBit(search_direction);
 80033bc:	0020      	movs	r0, r4
			id_bit_number++;
 80033be:	3501      	adds	r5, #1
			rom_byte_mask <<= 1;
 80033c0:	b2ff      	uxtb	r7, r7
			ds18b20_WriteBit(search_direction);
 80033c2:	f7ff ff7b 	bl	80032bc <ds18b20_WriteBit>
			id_bit_number++;
 80033c6:	b2ed      	uxtb	r5, r5
			if (rom_byte_mask == 0)
 80033c8:	2f00      	cmp	r7, #0
 80033ca:	d102      	bne.n	80033d2 <ds18b20_SearhRom+0xba>
				rom_byte_number++;
 80033cc:	3601      	adds	r6, #1
 80033ce:	b2f6      	uxtb	r6, r6
				rom_byte_mask = 1;
 80033d0:	3701      	adds	r7, #1
  } while(rom_byte_number < 8); //    0  7  
 80033d2:	2e07      	cmp	r6, #7
 80033d4:	d9af      	bls.n	8003336 <ds18b20_SearhRom+0x1e>
 80033d6:	e7b7      	b.n	8003348 <ds18b20_SearhRom+0x30>
		LastDiscrepancy = 0;
 80033d8:	2000      	movs	r0, #0
 80033da:	7018      	strb	r0, [r3, #0]
		LastDeviceFlag = 0;
 80033dc:	4b02      	ldr	r3, [pc, #8]	; (80033e8 <ds18b20_SearhRom+0xd0>)
 80033de:	7018      	strb	r0, [r3, #0]
		LastFamilyDiscrepancy = 0;
 80033e0:	4b04      	ldr	r3, [pc, #16]	; (80033f4 <ds18b20_SearhRom+0xdc>)
 80033e2:	7018      	strb	r0, [r3, #0]
}
 80033e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	20000719 	.word	0x20000719
 80033ec:	2000071a 	.word	0x2000071a
 80033f0:	20000710 	.word	0x20000710
 80033f4:	20000718 	.word	0x20000718

080033f8 <ds18b20_init>:
//----------------------------------------------------------

uint8_t ds18b20_init(uint8_t mode)
{
 80033f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033fa:	2508      	movs	r5, #8
	int i = 0, j=0;
  uint8_t dt[8];
  if(mode==SKIP_ROM)
 80033fc:	2800      	cmp	r0, #0
 80033fe:	d125      	bne.n	800344c <ds18b20_init+0x54>
  {
		if(ds18b20_Reset()) return 1;
 8003400:	f7ff ff06 	bl	8003210 <ds18b20_Reset>
 8003404:	1e04      	subs	r4, r0, #0
 8003406:	d002      	beq.n	800340e <ds18b20_init+0x16>
 8003408:	2401      	movs	r4, #1
			//Resolution 12 bit
			ds18b20_WriteByte(RESOLUTION_12BIT);
		}
	}
  return 0;
}
 800340a:	0020      	movs	r0, r4
 800340c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		ds18b20_WriteByte(0xCC);
 800340e:	20cc      	movs	r0, #204	; 0xcc
 8003410:	f7ff ff72 	bl	80032f8 <ds18b20_WriteByte>
		ds18b20_WriteByte(0x4E);
 8003414:	204e      	movs	r0, #78	; 0x4e
 8003416:	f7ff ff6f 	bl	80032f8 <ds18b20_WriteByte>
		ds18b20_WriteByte(0x64);
 800341a:	2064      	movs	r0, #100	; 0x64
 800341c:	f7ff ff6c 	bl	80032f8 <ds18b20_WriteByte>
		ds18b20_WriteByte(0x9E);
 8003420:	209e      	movs	r0, #158	; 0x9e
 8003422:	f7ff ff69 	bl	80032f8 <ds18b20_WriteByte>
		ds18b20_WriteByte(RESOLUTION_12BIT);
 8003426:	207f      	movs	r0, #127	; 0x7f
 8003428:	f7ff ff66 	bl	80032f8 <ds18b20_WriteByte>
 800342c:	e7ed      	b.n	800340a <ds18b20_init+0x12>
				Dev_Cnt++;
 800342e:	7820      	ldrb	r0, [r4, #0]
				memcpy(Dev_ID[Dev_Cnt-1],dt,sizeof(dt));
 8003430:	4b1c      	ldr	r3, [pc, #112]	; (80034a4 <ds18b20_init+0xac>)
				Dev_Cnt++;
 8003432:	3001      	adds	r0, #1
 8003434:	b2c0      	uxtb	r0, r0
 8003436:	7020      	strb	r0, [r4, #0]
				memcpy(Dev_ID[Dev_Cnt-1],dt,sizeof(dt));
 8003438:	3801      	subs	r0, #1
 800343a:	00c0      	lsls	r0, r0, #3
 800343c:	1818      	adds	r0, r3, r0
 800343e:	2208      	movs	r2, #8
 8003440:	4669      	mov	r1, sp
 8003442:	3d01      	subs	r5, #1
 8003444:	f000 fb6c 	bl	8003b20 <memcpy>
		for(i=1;i<=8;i++)
 8003448:	2d00      	cmp	r5, #0
 800344a:	d005      	beq.n	8003458 <ds18b20_init+0x60>
			if(ds18b20_SearhRom(dt))
 800344c:	4668      	mov	r0, sp
 800344e:	f7ff ff63 	bl	8003318 <ds18b20_SearhRom>
 8003452:	4c15      	ldr	r4, [pc, #84]	; (80034a8 <ds18b20_init+0xb0>)
 8003454:	2800      	cmp	r0, #0
 8003456:	d1ea      	bne.n	800342e <ds18b20_init+0x36>
			for(j=0;j<=7;j++)
 8003458:	2601      	movs	r6, #1
		for(i=1;i<=Dev_Cnt;i++)
 800345a:	7823      	ldrb	r3, [r4, #0]
 800345c:	429e      	cmp	r6, r3
 800345e:	dd01      	ble.n	8003464 <ds18b20_init+0x6c>
  return 0;
 8003460:	2400      	movs	r4, #0
 8003462:	e7d2      	b.n	800340a <ds18b20_init+0x12>
			if(ds18b20_Reset()) return 1;
 8003464:	f7ff fed4 	bl	8003210 <ds18b20_Reset>
 8003468:	1e05      	subs	r5, r0, #0
 800346a:	d1cd      	bne.n	8003408 <ds18b20_init+0x10>
			ds18b20_WriteByte(0x55);
 800346c:	2055      	movs	r0, #85	; 0x55
 800346e:	f7ff ff43 	bl	80032f8 <ds18b20_WriteByte>
 8003472:	00f7      	lsls	r7, r6, #3
				ds18b20_WriteByte(Dev_ID[i-1][j]);
 8003474:	19eb      	adds	r3, r5, r7
 8003476:	4a0b      	ldr	r2, [pc, #44]	; (80034a4 <ds18b20_init+0xac>)
 8003478:	3b08      	subs	r3, #8
 800347a:	5cd0      	ldrb	r0, [r2, r3]
			for(j=0;j<=7;j++)
 800347c:	3501      	adds	r5, #1
				ds18b20_WriteByte(Dev_ID[i-1][j]);
 800347e:	f7ff ff3b 	bl	80032f8 <ds18b20_WriteByte>
			for(j=0;j<=7;j++)
 8003482:	2d08      	cmp	r5, #8
 8003484:	d1f6      	bne.n	8003474 <ds18b20_init+0x7c>
			ds18b20_WriteByte(0x4E);
 8003486:	204e      	movs	r0, #78	; 0x4e
 8003488:	f7ff ff36 	bl	80032f8 <ds18b20_WriteByte>
			ds18b20_WriteByte(0x64);
 800348c:	2064      	movs	r0, #100	; 0x64
 800348e:	f7ff ff33 	bl	80032f8 <ds18b20_WriteByte>
			ds18b20_WriteByte(0x9E);
 8003492:	209e      	movs	r0, #158	; 0x9e
 8003494:	f7ff ff30 	bl	80032f8 <ds18b20_WriteByte>
			ds18b20_WriteByte(RESOLUTION_12BIT);
 8003498:	207f      	movs	r0, #127	; 0x7f
 800349a:	f7ff ff2d 	bl	80032f8 <ds18b20_WriteByte>
		for(i=1;i<=Dev_Cnt;i++)
 800349e:	3601      	adds	r6, #1
 80034a0:	e7db      	b.n	800345a <ds18b20_init+0x62>
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	20000694 	.word	0x20000694
 80034a8:	20000724 	.word	0x20000724

080034ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034ac:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034ae:	2610      	movs	r6, #16
{
 80034b0:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034b2:	2230      	movs	r2, #48	; 0x30
 80034b4:	2100      	movs	r1, #0
 80034b6:	a808      	add	r0, sp, #32
 80034b8:	f000 fb3b 	bl	8003b32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034bc:	0032      	movs	r2, r6
 80034be:	2100      	movs	r1, #0
 80034c0:	4668      	mov	r0, sp
 80034c2:	f000 fb36 	bl	8003b32 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034c6:	0032      	movs	r2, r6
 80034c8:	2100      	movs	r1, #0
 80034ca:	a804      	add	r0, sp, #16
 80034cc:	f000 fb31 	bl	8003b32 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80034d0:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80034d2:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034d4:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80034d6:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034d8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80034da:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034dc:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80034de:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034e0:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034e2:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034e4:	f7ff f860 	bl	80025a8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034e8:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ea:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034ec:	2400      	movs	r4, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034ee:	0029      	movs	r1, r5
 80034f0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034f2:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034f4:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034f6:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034f8:	f7ff fa6a 	bl	80029d0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034fc:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80034fe:	9504      	str	r5, [sp, #16]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003500:	9406      	str	r4, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003502:	f7ff fb11 	bl	8002b28 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8003506:	b014      	add	sp, #80	; 0x50
 8003508:	bd70      	pop	{r4, r5, r6, pc}
	...

0800350c <Delay>:

}

/* USER CODE BEGIN 4 */
void Delay(int us)
{
 800350c:	b510      	push	{r4, lr}
    Delay_us = us/10;
 800350e:	210a      	movs	r1, #10
 8003510:	f7fc feaa 	bl	8000268 <__divsi3>
 8003514:	4b02      	ldr	r3, [pc, #8]	; (8003520 <Delay+0x14>)
 8003516:	6018      	str	r0, [r3, #0]
    while(Delay_us);
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	2a00      	cmp	r2, #0
 800351c:	d1fc      	bne.n	8003518 <Delay+0xc>
}
 800351e:	bd10      	pop	{r4, pc}
 8003520:	20000690 	.word	0x20000690

08003524 <main>:
{
 8003524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003526:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 8003528:	f7fe fe8c 	bl	8002244 <HAL_Init>
  SystemClock_Config();
 800352c:	f7ff ffbe 	bl	80034ac <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003530:	2214      	movs	r2, #20
 8003532:	2100      	movs	r1, #0
 8003534:	a80b      	add	r0, sp, #44	; 0x2c
 8003536:	f000 fafc 	bl	8003b32 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800353a:	2180      	movs	r1, #128	; 0x80
 800353c:	4da2      	ldr	r5, [pc, #648]	; (80037c8 <main+0x2a4>)
 800353e:	0309      	lsls	r1, r1, #12
 8003540:	696a      	ldr	r2, [r5, #20]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8003542:	2690      	movs	r6, #144	; 0x90
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003544:	430a      	orrs	r2, r1
 8003546:	616a      	str	r2, [r5, #20]
 8003548:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800354a:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800354c:	400b      	ands	r3, r1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800354e:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003550:	9307      	str	r3, [sp, #28]
 8003552:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003554:	696a      	ldr	r2, [r5, #20]
 8003556:	03c9      	lsls	r1, r1, #15
 8003558:	430a      	orrs	r2, r1
 800355a:	616a      	str	r2, [r5, #20]
 800355c:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800355e:	2780      	movs	r7, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003560:	400b      	ands	r3, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003562:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003564:	9308      	str	r3, [sp, #32]
 8003566:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003568:	696a      	ldr	r2, [r5, #20]
 800356a:	0289      	lsls	r1, r1, #10
 800356c:	430a      	orrs	r2, r1
 800356e:	616a      	str	r2, [r5, #20]
 8003570:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8003572:	0076      	lsls	r6, r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003574:	400b      	ands	r3, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003576:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003578:	9309      	str	r3, [sp, #36]	; 0x24
 800357a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800357c:	696a      	ldr	r2, [r5, #20]
 800357e:	02c9      	lsls	r1, r1, #11
 8003580:	430a      	orrs	r2, r1
 8003582:	616a      	str	r2, [r5, #20]
 8003584:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8003586:	013f      	lsls	r7, r7, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003588:	400b      	ands	r3, r1
 800358a:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800358c:	0031      	movs	r1, r6
 800358e:	2200      	movs	r2, #0
 8003590:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8003594:	f7fe fffe 	bl	8002594 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8003598:	2200      	movs	r2, #0
 800359a:	0039      	movs	r1, r7
 800359c:	488b      	ldr	r0, [pc, #556]	; (80037cc <main+0x2a8>)
 800359e:	f7fe fff9 	bl	8002594 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 80035a2:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a4:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 80035a6:	019b      	lsls	r3, r3, #6
 80035a8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80035aa:	4b89      	ldr	r3, [pc, #548]	; (80037d0 <main+0x2ac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80035ac:	a90b      	add	r1, sp, #44	; 0x2c
 80035ae:	4889      	ldr	r0, [pc, #548]	; (80037d4 <main+0x2b0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80035b0:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b2:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80035b4:	f7fe ff38 	bl	8002428 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035b8:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 80035ba:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035bc:	3e20      	subs	r6, #32
 80035be:	3eff      	subs	r6, #255	; 0xff
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035c0:	a90b      	add	r1, sp, #44	; 0x2c
 80035c2:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035c6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035c8:	960c      	str	r6, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ca:	f7fe ff2d 	bl	8002428 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80035ce:	2311      	movs	r3, #17
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035d0:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80035d2:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035d4:	487d      	ldr	r0, [pc, #500]	; (80037cc <main+0x2a8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035d6:	3b0e      	subs	r3, #14
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80035d8:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035da:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035dc:	930e      	str	r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035de:	f7fe ff23 	bl	8002428 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035e2:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80035e4:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035e6:	4333      	orrs	r3, r6
 80035e8:	616b      	str	r3, [r5, #20]
 80035ea:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80035ec:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035ee:	4033      	ands	r3, r6
 80035f0:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80035f2:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80035f6:	f7fe fe43 	bl	8002280 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80035fa:	200a      	movs	r0, #10
 80035fc:	f7fe fe70 	bl	80022e0 <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8003600:	4875      	ldr	r0, [pc, #468]	; (80037d8 <main+0x2b4>)
 8003602:	4b76      	ldr	r3, [pc, #472]	; (80037dc <main+0x2b8>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003604:	270c      	movs	r7, #12
  huart1.Instance = USART1;
 8003606:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8003608:	2396      	movs	r3, #150	; 0x96
 800360a:	019b      	lsls	r3, r3, #6
 800360c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800360e:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003610:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003612:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003614:	6147      	str	r7, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003616:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003618:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800361a:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800361c:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800361e:	f7ff fd23 	bl	8003068 <HAL_UART_Init>
  huart2.Instance = USART2;
 8003622:	4d6f      	ldr	r5, [pc, #444]	; (80037e0 <main+0x2bc>)
 8003624:	4b6f      	ldr	r3, [pc, #444]	; (80037e4 <main+0x2c0>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003626:	0028      	movs	r0, r5
  huart2.Instance = USART2;
 8003628:	602b      	str	r3, [r5, #0]
  huart2.Init.BaudRate = 38400;
 800362a:	2396      	movs	r3, #150	; 0x96
 800362c:	021b      	lsls	r3, r3, #8
 800362e:	606b      	str	r3, [r5, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003630:	60ac      	str	r4, [r5, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003632:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003634:	612c      	str	r4, [r5, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003636:	616f      	str	r7, [r5, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003638:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800363a:	61ec      	str	r4, [r5, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800363c:	622c      	str	r4, [r5, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800363e:	626c      	str	r4, [r5, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003640:	f7ff fd12 	bl	8003068 <HAL_UART_Init>
  htim6.Instance = TIM6;
 8003644:	4f68      	ldr	r7, [pc, #416]	; (80037e8 <main+0x2c4>)
 8003646:	4b69      	ldr	r3, [pc, #420]	; (80037ec <main+0x2c8>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003648:	0038      	movs	r0, r7
  htim6.Instance = TIM6;
 800364a:	603b      	str	r3, [r7, #0]
  htim6.Init.Prescaler = 47;
 800364c:	232f      	movs	r3, #47	; 0x2f
 800364e:	607b      	str	r3, [r7, #4]
  htim6.Init.Period = 9;
 8003650:	3b26      	subs	r3, #38	; 0x26
 8003652:	60fb      	str	r3, [r7, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003654:	60bc      	str	r4, [r7, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003656:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003658:	f7ff fbe6 	bl	8002e28 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 800365c:	0038      	movs	r0, r7
 800365e:	f7ff fae7 	bl	8002c30 <HAL_TIM_Base_Start_IT>
	status = ds18b20_init(NO_SKIP_ROM);
 8003662:	0030      	movs	r0, r6
 8003664:	f7ff fec8 	bl	80033f8 <ds18b20_init>
	sprintf(str1,"Init Status: %d\r\n",status);
 8003668:	4c61      	ldr	r4, [pc, #388]	; (80037f0 <main+0x2cc>)
	status = ds18b20_init(NO_SKIP_ROM);
 800366a:	4b62      	ldr	r3, [pc, #392]	; (80037f4 <main+0x2d0>)
 800366c:	0002      	movs	r2, r0
 800366e:	7018      	strb	r0, [r3, #0]
	sprintf(str1,"Init Status: %d\r\n",status);
 8003670:	4961      	ldr	r1, [pc, #388]	; (80037f8 <main+0x2d4>)
 8003672:	0020      	movs	r0, r4
 8003674:	f000 fa66 	bl	8003b44 <sprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8003678:	0020      	movs	r0, r4
 800367a:	f7fc fd45 	bl	8000108 <strlen>
 800367e:	2380      	movs	r3, #128	; 0x80
 8003680:	b282      	uxth	r2, r0
 8003682:	015b      	lsls	r3, r3, #5
 8003684:	0021      	movs	r1, r4
 8003686:	0028      	movs	r0, r5
 8003688:	f7ff fd5c 	bl	8003144 <HAL_UART_Transmit>
	sprintf(str1,"Dev count: %d\r\n", Dev_Cnt);
 800368c:	4b5b      	ldr	r3, [pc, #364]	; (80037fc <main+0x2d8>)
 800368e:	495c      	ldr	r1, [pc, #368]	; (8003800 <main+0x2dc>)
 8003690:	781a      	ldrb	r2, [r3, #0]
 8003692:	0020      	movs	r0, r4
 8003694:	f000 fa56 	bl	8003b44 <sprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8003698:	0020      	movs	r0, r4
 800369a:	f7fc fd35 	bl	8000108 <strlen>
 800369e:	2380      	movs	r3, #128	; 0x80
 80036a0:	b282      	uxth	r2, r0
 80036a2:	015b      	lsls	r3, r3, #5
 80036a4:	0021      	movs	r1, r4
 80036a6:	0028      	movs	r0, r5
 80036a8:	f7ff fd4c 	bl	8003144 <HAL_UART_Transmit>
	for(i=1;i<=Dev_Cnt;i++)
 80036ac:	4b55      	ldr	r3, [pc, #340]	; (8003804 <main+0x2e0>)
 80036ae:	701e      	strb	r6, [r3, #0]
 80036b0:	4d54      	ldr	r5, [pc, #336]	; (8003804 <main+0x2e0>)
 80036b2:	4b52      	ldr	r3, [pc, #328]	; (80037fc <main+0x2d8>)
 80036b4:	782a      	ldrb	r2, [r5, #0]
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d20e      	bcs.n	80036da <main+0x1b6>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80036bc:	2590      	movs	r5, #144	; 0x90
 80036be:	2464      	movs	r4, #100	; 0x64
 80036c0:	05ed      	lsls	r5, r5, #23
 80036c2:	2120      	movs	r1, #32
 80036c4:	0028      	movs	r0, r5
 80036c6:	3c01      	subs	r4, #1
 80036c8:	f7fe ff6a 	bl	80025a0 <HAL_GPIO_TogglePin>
 80036cc:	b2e4      	uxtb	r4, r4
	  Delay(10);
 80036ce:	200a      	movs	r0, #10
 80036d0:	f7ff ff1c 	bl	800350c <Delay>
  for(uint8_t i = 0; i<100; i++){
 80036d4:	2c00      	cmp	r4, #0
 80036d6:	d1f4      	bne.n	80036c2 <main+0x19e>
 80036d8:	e7fe      	b.n	80036d8 <main+0x1b4>
		sprintf(str1,"Device %d\r\n", i);
 80036da:	4c45      	ldr	r4, [pc, #276]	; (80037f0 <main+0x2cc>)
 80036dc:	494a      	ldr	r1, [pc, #296]	; (8003808 <main+0x2e4>)
 80036de:	0020      	movs	r0, r4
 80036e0:	f000 fa30 	bl	8003b44 <sprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80036e4:	0020      	movs	r0, r4
 80036e6:	f7fc fd0f 	bl	8000108 <strlen>
 80036ea:	2380      	movs	r3, #128	; 0x80
 80036ec:	4f3c      	ldr	r7, [pc, #240]	; (80037e0 <main+0x2bc>)
 80036ee:	b282      	uxth	r2, r0
 80036f0:	015b      	lsls	r3, r3, #5
 80036f2:	0021      	movs	r1, r4
 80036f4:	0038      	movs	r0, r7
 80036f6:	f7ff fd25 	bl	8003144 <HAL_UART_Transmit>
			Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 80036fa:	782a      	ldrb	r2, [r5, #0]
 80036fc:	4e43      	ldr	r6, [pc, #268]	; (800380c <main+0x2e8>)
 80036fe:	3a01      	subs	r2, #1
 8003700:	00d2      	lsls	r2, r2, #3
 8003702:	18b1      	adds	r1, r6, r2
		sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8003704:	79c8      	ldrb	r0, [r1, #7]
 8003706:	784b      	ldrb	r3, [r1, #1]
 8003708:	5d92      	ldrb	r2, [r2, r6]
 800370a:	9005      	str	r0, [sp, #20]
 800370c:	7988      	ldrb	r0, [r1, #6]
 800370e:	9004      	str	r0, [sp, #16]
 8003710:	7948      	ldrb	r0, [r1, #5]
 8003712:	9003      	str	r0, [sp, #12]
 8003714:	7908      	ldrb	r0, [r1, #4]
 8003716:	9002      	str	r0, [sp, #8]
 8003718:	78c8      	ldrb	r0, [r1, #3]
 800371a:	9001      	str	r0, [sp, #4]
 800371c:	7889      	ldrb	r1, [r1, #2]
 800371e:	0020      	movs	r0, r4
 8003720:	9100      	str	r1, [sp, #0]
 8003722:	493b      	ldr	r1, [pc, #236]	; (8003810 <main+0x2ec>)
 8003724:	f000 fa0e 	bl	8003b44 <sprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8003728:	0020      	movs	r0, r4
 800372a:	f7fc fced 	bl	8000108 <strlen>
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	b282      	uxth	r2, r0
 8003732:	015b      	lsls	r3, r3, #5
 8003734:	0021      	movs	r1, r4
 8003736:	0038      	movs	r0, r7
 8003738:	f7ff fd04 	bl	8003144 <HAL_UART_Transmit>
		sprintf(str1,"Family CODE: 0x%02X\r\n", Dev_ID[i-1][0]);
 800373c:	782b      	ldrb	r3, [r5, #0]
 800373e:	4935      	ldr	r1, [pc, #212]	; (8003814 <main+0x2f0>)
 8003740:	3b01      	subs	r3, #1
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	5d9a      	ldrb	r2, [r3, r6]
 8003746:	0020      	movs	r0, r4
 8003748:	f000 f9fc 	bl	8003b44 <sprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 800374c:	0020      	movs	r0, r4
 800374e:	f7fc fcdb 	bl	8000108 <strlen>
 8003752:	2380      	movs	r3, #128	; 0x80
 8003754:	b282      	uxth	r2, r0
 8003756:	015b      	lsls	r3, r3, #5
 8003758:	0021      	movs	r1, r4
 800375a:	0038      	movs	r0, r7
 800375c:	f7ff fcf2 	bl	8003144 <HAL_UART_Transmit>
		sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8003760:	7829      	ldrb	r1, [r5, #0]
 8003762:	3901      	subs	r1, #1
 8003764:	00c9      	lsls	r1, r1, #3
 8003766:	1871      	adds	r1, r6, r1
 8003768:	7848      	ldrb	r0, [r1, #1]
 800376a:	794b      	ldrb	r3, [r1, #5]
 800376c:	798a      	ldrb	r2, [r1, #6]
 800376e:	9003      	str	r0, [sp, #12]
 8003770:	7888      	ldrb	r0, [r1, #2]
 8003772:	9002      	str	r0, [sp, #8]
 8003774:	78c8      	ldrb	r0, [r1, #3]
 8003776:	9001      	str	r0, [sp, #4]
 8003778:	7909      	ldrb	r1, [r1, #4]
 800377a:	0020      	movs	r0, r4
 800377c:	9100      	str	r1, [sp, #0]
 800377e:	4926      	ldr	r1, [pc, #152]	; (8003818 <main+0x2f4>)
 8003780:	f000 f9e0 	bl	8003b44 <sprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8003784:	0020      	movs	r0, r4
 8003786:	f7fc fcbf 	bl	8000108 <strlen>
 800378a:	2380      	movs	r3, #128	; 0x80
 800378c:	b282      	uxth	r2, r0
 800378e:	015b      	lsls	r3, r3, #5
 8003790:	0021      	movs	r1, r4
 8003792:	0038      	movs	r0, r7
 8003794:	f7ff fcd6 	bl	8003144 <HAL_UART_Transmit>
		sprintf(str1,"CRC: 0x%02X\r\n", Dev_ID[i-1][7]);
 8003798:	782b      	ldrb	r3, [r5, #0]
 800379a:	4920      	ldr	r1, [pc, #128]	; (800381c <main+0x2f8>)
 800379c:	3b01      	subs	r3, #1
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	18f6      	adds	r6, r6, r3
 80037a2:	79f2      	ldrb	r2, [r6, #7]
 80037a4:	0020      	movs	r0, r4
 80037a6:	f000 f9cd 	bl	8003b44 <sprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80037aa:	0020      	movs	r0, r4
 80037ac:	f7fc fcac 	bl	8000108 <strlen>
 80037b0:	2380      	movs	r3, #128	; 0x80
 80037b2:	b282      	uxth	r2, r0
 80037b4:	015b      	lsls	r3, r3, #5
 80037b6:	0021      	movs	r1, r4
 80037b8:	0038      	movs	r0, r7
 80037ba:	f7ff fcc3 	bl	8003144 <HAL_UART_Transmit>
	for(i=1;i<=Dev_Cnt;i++)
 80037be:	782b      	ldrb	r3, [r5, #0]
 80037c0:	3301      	adds	r3, #1
 80037c2:	702b      	strb	r3, [r5, #0]
 80037c4:	e774      	b.n	80036b0 <main+0x18c>
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	40021000 	.word	0x40021000
 80037cc:	48000400 	.word	0x48000400
 80037d0:	10210000 	.word	0x10210000
 80037d4:	48000800 	.word	0x48000800
 80037d8:	200007b4 	.word	0x200007b4
 80037dc:	40013800 	.word	0x40013800
 80037e0:	200008a4 	.word	0x200008a4
 80037e4:	40004400 	.word	0x40004400
 80037e8:	20000864 	.word	0x20000864
 80037ec:	40001000 	.word	0x40001000
 80037f0:	20000825 	.word	0x20000825
 80037f4:	2000091c 	.word	0x2000091c
 80037f8:	08006b1c 	.word	0x08006b1c
 80037fc:	20000724 	.word	0x20000724
 8003800:	08006b2e 	.word	0x08006b2e
 8003804:	200007b0 	.word	0x200007b0
 8003808:	08006b3e 	.word	0x08006b3e
 800380c:	20000694 	.word	0x20000694
 8003810:	08006b4a 	.word	0x08006b4a
 8003814:	08006b7d 	.word	0x08006b7d
 8003818:	08006b93 	.word	0x08006b93
 800381c:	08006bba 	.word	0x08006bba

08003820 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003820:	4770      	bx	lr
	...

08003824 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003824:	2001      	movs	r0, #1
 8003826:	4b0a      	ldr	r3, [pc, #40]	; (8003850 <HAL_MspInit+0x2c>)
{
 8003828:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382a:	6999      	ldr	r1, [r3, #24]
 800382c:	4301      	orrs	r1, r0
 800382e:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003830:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003832:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003834:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003836:	4002      	ands	r2, r0
 8003838:	9200      	str	r2, [sp, #0]
 800383a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800383c:	69da      	ldr	r2, [r3, #28]
 800383e:	430a      	orrs	r2, r1
 8003840:	61da      	str	r2, [r3, #28]
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	400b      	ands	r3, r1
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800384a:	b002      	add	sp, #8
 800384c:	4770      	bx	lr
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	40021000 	.word	0x40021000

08003854 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003854:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM6)
 8003856:	4b0b      	ldr	r3, [pc, #44]	; (8003884 <HAL_TIM_Base_MspInit+0x30>)
 8003858:	6802      	ldr	r2, [r0, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d110      	bne.n	8003880 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800385e:	2010      	movs	r0, #16
 8003860:	4a09      	ldr	r2, [pc, #36]	; (8003888 <HAL_TIM_Base_MspInit+0x34>)
 8003862:	69d1      	ldr	r1, [r2, #28]
 8003864:	4301      	orrs	r1, r0
 8003866:	61d1      	str	r1, [r2, #28]
 8003868:	69d3      	ldr	r3, [r2, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800386a:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 800386c:	4003      	ands	r3, r0
 800386e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003870:	3001      	adds	r0, #1
 8003872:	0011      	movs	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003874:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003876:	f7fe fd03 	bl	8002280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800387a:	2011      	movs	r0, #17
 800387c:	f7fe fd30 	bl	80022e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003880:	bd07      	pop	{r0, r1, r2, pc}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	40001000 	.word	0x40001000
 8003888:	40021000 	.word	0x40021000

0800388c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800388c:	b530      	push	{r4, r5, lr}
 800388e:	0005      	movs	r5, r0
 8003890:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003892:	2214      	movs	r2, #20
 8003894:	2100      	movs	r1, #0
 8003896:	a805      	add	r0, sp, #20
 8003898:	f000 f94b 	bl	8003b32 <memset>
  if(huart->Instance==USART1)
 800389c:	682b      	ldr	r3, [r5, #0]
 800389e:	4a38      	ldr	r2, [pc, #224]	; (8003980 <HAL_UART_MspInit+0xf4>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d14d      	bne.n	8003940 <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80038a4:	2080      	movs	r0, #128	; 0x80
 80038a6:	4b37      	ldr	r3, [pc, #220]	; (8003984 <HAL_UART_MspInit+0xf8>)
 80038a8:	01c0      	lsls	r0, r0, #7
 80038aa:	6999      	ldr	r1, [r3, #24]
 80038ac:	4301      	orrs	r1, r0
 80038ae:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b0:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80038b2:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b4:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 80038b6:	4002      	ands	r2, r0
 80038b8:	9201      	str	r2, [sp, #4]
 80038ba:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038bc:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038be:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c0:	430a      	orrs	r2, r1
 80038c2:	615a      	str	r2, [r3, #20]
 80038c4:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c6:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c8:	400b      	ands	r3, r1
 80038ca:	9302      	str	r3, [sp, #8]
 80038cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80038ce:	23c0      	movs	r3, #192	; 0xc0
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d4:	2302      	movs	r3, #2
 80038d6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038d8:	3301      	adds	r3, #1
 80038da:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038dc:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80038de:	3b02      	subs	r3, #2
 80038e0:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038e2:	f7fe fda1 	bl	8002428 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80038e6:	4c28      	ldr	r4, [pc, #160]	; (8003988 <HAL_UART_MspInit+0xfc>)
 80038e8:	4b28      	ldr	r3, [pc, #160]	; (800398c <HAL_UART_MspInit+0x100>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038ea:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80038ec:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038ee:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80038f0:	0020      	movs	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038f2:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038f4:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038f6:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038f8:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038fa:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80038fc:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80038fe:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003900:	f7fe fd12 	bl	8002328 <HAL_DMA_Init>
 8003904:	2800      	cmp	r0, #0
 8003906:	d001      	beq.n	800390c <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8003908:	f7ff ff8a 	bl	8003820 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800390c:	4b20      	ldr	r3, [pc, #128]	; (8003990 <HAL_UART_MspInit+0x104>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800390e:	666c      	str	r4, [r5, #100]	; 0x64
 8003910:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003912:	4c20      	ldr	r4, [pc, #128]	; (8003994 <HAL_UART_MspInit+0x108>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003914:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003916:	6023      	str	r3, [r4, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003918:	2310      	movs	r3, #16
 800391a:	6063      	str	r3, [r4, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800391c:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800391e:	0020      	movs	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003920:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003922:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003924:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003926:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003928:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800392a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800392c:	f7fe fcfc 	bl	8002328 <HAL_DMA_Init>
 8003930:	2800      	cmp	r0, #0
 8003932:	d001      	beq.n	8003938 <HAL_UART_MspInit+0xac>
    {
      Error_Handler();
 8003934:	f7ff ff74 	bl	8003820 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003938:	662c      	str	r4, [r5, #96]	; 0x60
 800393a:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800393c:	b00b      	add	sp, #44	; 0x2c
 800393e:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 8003940:	4a15      	ldr	r2, [pc, #84]	; (8003998 <HAL_UART_MspInit+0x10c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d1fa      	bne.n	800393c <HAL_UART_MspInit+0xb0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003946:	2280      	movs	r2, #128	; 0x80
 8003948:	4b0e      	ldr	r3, [pc, #56]	; (8003984 <HAL_UART_MspInit+0xf8>)
 800394a:	0292      	lsls	r2, r2, #10
 800394c:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 8003950:	4311      	orrs	r1, r2
 8003952:	61d9      	str	r1, [r3, #28]
 8003954:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003956:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8003958:	4011      	ands	r1, r2
 800395a:	9103      	str	r1, [sp, #12]
 800395c:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800395e:	6959      	ldr	r1, [r3, #20]
 8003960:	4311      	orrs	r1, r2
 8003962:	6159      	str	r1, [r3, #20]
 8003964:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003966:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003968:	401a      	ands	r2, r3
 800396a:	9204      	str	r2, [sp, #16]
 800396c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800396e:	230c      	movs	r3, #12
 8003970:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003972:	3b0a      	subs	r3, #10
 8003974:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003976:	3b01      	subs	r3, #1
 8003978:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800397a:	f7fe fd55 	bl	8002428 <HAL_GPIO_Init>
}
 800397e:	e7dd      	b.n	800393c <HAL_UART_MspInit+0xb0>
 8003980:	40013800 	.word	0x40013800
 8003984:	40021000 	.word	0x40021000
 8003988:	2000076c 	.word	0x2000076c
 800398c:	40020030 	.word	0x40020030
 8003990:	4002001c 	.word	0x4002001c
 8003994:	20000728 	.word	0x20000728
 8003998:	40004400 	.word	0x40004400

0800399c <NMI_Handler>:
 800399c:	4770      	bx	lr

0800399e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800399e:	e7fe      	b.n	800399e <HardFault_Handler>

080039a0 <SVC_Handler>:
 80039a0:	4770      	bx	lr

080039a2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039a2:	4770      	bx	lr

080039a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039a4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039a6:	f7fe fc5d 	bl	8002264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039aa:	bd10      	pop	{r4, pc}

080039ac <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80039ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80039ae:	4803      	ldr	r0, [pc, #12]	; (80039bc <DMA1_Channel2_3_IRQHandler+0x10>)
 80039b0:	f7fe fcf0 	bl	8002394 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80039b4:	4802      	ldr	r0, [pc, #8]	; (80039c0 <DMA1_Channel2_3_IRQHandler+0x14>)
 80039b6:	f7fe fced 	bl	8002394 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80039ba:	bd10      	pop	{r4, pc}
 80039bc:	20000728 	.word	0x20000728
 80039c0:	2000076c 	.word	0x2000076c

080039c4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80039c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80039c6:	4805      	ldr	r0, [pc, #20]	; (80039dc <TIM6_IRQHandler+0x18>)
 80039c8:	f7ff f941 	bl	8002c4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
  if(Delay_us > 0) --Delay_us;
 80039cc:	4b04      	ldr	r3, [pc, #16]	; (80039e0 <TIM6_IRQHandler+0x1c>)
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	2a00      	cmp	r2, #0
 80039d2:	dd02      	ble.n	80039da <TIM6_IRQHandler+0x16>
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	3a01      	subs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM6_IRQn 1 */
}
 80039da:	bd10      	pop	{r4, pc}
 80039dc:	20000864 	.word	0x20000864
 80039e0:	20000690 	.word	0x20000690

080039e4 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80039e4:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <_sbrk+0x2c>)
{
 80039e6:	b510      	push	{r4, lr}
	if (heap_end == 0)
 80039e8:	6819      	ldr	r1, [r3, #0]
{
 80039ea:	0002      	movs	r2, r0
	if (heap_end == 0)
 80039ec:	2900      	cmp	r1, #0
 80039ee:	d101      	bne.n	80039f4 <_sbrk+0x10>
		heap_end = &end;
 80039f0:	4908      	ldr	r1, [pc, #32]	; (8003a14 <_sbrk+0x30>)
 80039f2:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80039f4:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80039f6:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80039f8:	1882      	adds	r2, r0, r2
 80039fa:	428a      	cmp	r2, r1
 80039fc:	d906      	bls.n	8003a0c <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80039fe:	f000 f865 	bl	8003acc <__errno>
 8003a02:	230c      	movs	r3, #12
 8003a04:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003a06:	2001      	movs	r0, #1
 8003a08:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8003a0a:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8003a0c:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8003a0e:	e7fc      	b.n	8003a0a <_sbrk+0x26>
 8003a10:	200006d4 	.word	0x200006d4
 8003a14:	2000092c 	.word	0x2000092c

08003a18 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003a18:	2101      	movs	r1, #1
 8003a1a:	4b11      	ldr	r3, [pc, #68]	; (8003a60 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003a1c:	4811      	ldr	r0, [pc, #68]	; (8003a64 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	4002      	ands	r2, r0
 8003a28:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	480e      	ldr	r0, [pc, #56]	; (8003a68 <SystemInit+0x50>)
 8003a2e:	4002      	ands	r2, r0
 8003a30:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	480d      	ldr	r0, [pc, #52]	; (8003a6c <SystemInit+0x54>)
 8003a36:	4002      	ands	r2, r0
 8003a38:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	480c      	ldr	r0, [pc, #48]	; (8003a70 <SystemInit+0x58>)
 8003a3e:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003a40:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003a42:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a46:	4382      	bics	r2, r0
 8003a48:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8003a4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a4c:	4809      	ldr	r0, [pc, #36]	; (8003a74 <SystemInit+0x5c>)
 8003a4e:	4002      	ands	r2, r0
 8003a50:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003a52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a54:	438a      	bics	r2, r1
 8003a56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003a58:	2200      	movs	r2, #0
 8003a5a:	609a      	str	r2, [r3, #8]

}
 8003a5c:	4770      	bx	lr
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	40021000 	.word	0x40021000
 8003a64:	08ffb80c 	.word	0x08ffb80c
 8003a68:	fef6ffff 	.word	0xfef6ffff
 8003a6c:	fffbffff 	.word	0xfffbffff
 8003a70:	ffc0ffff 	.word	0xffc0ffff
 8003a74:	fffffeec 	.word	0xfffffeec

08003a78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003a78:	480d      	ldr	r0, [pc, #52]	; (8003ab0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003a7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a7c:	480d      	ldr	r0, [pc, #52]	; (8003ab4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a7e:	490e      	ldr	r1, [pc, #56]	; (8003ab8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a80:	4a0e      	ldr	r2, [pc, #56]	; (8003abc <LoopForever+0xe>)
  movs r3, #0
 8003a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a84:	e002      	b.n	8003a8c <LoopCopyDataInit>

08003a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a8a:	3304      	adds	r3, #4

08003a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a90:	d3f9      	bcc.n	8003a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a92:	4a0b      	ldr	r2, [pc, #44]	; (8003ac0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a94:	4c0b      	ldr	r4, [pc, #44]	; (8003ac4 <LoopForever+0x16>)
  movs r3, #0
 8003a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a98:	e001      	b.n	8003a9e <LoopFillZerobss>

08003a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a9c:	3204      	adds	r2, #4

08003a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003aa0:	d3fb      	bcc.n	8003a9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003aa2:	f7ff ffb9 	bl	8003a18 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003aa6:	f000 f817 	bl	8003ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003aaa:	f7ff fd3b 	bl	8003524 <main>

08003aae <LoopForever>:

LoopForever:
    b LoopForever
 8003aae:	e7fe      	b.n	8003aae <LoopForever>
  ldr   r0, =_estack
 8003ab0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003ab4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ab8:	20000674 	.word	0x20000674
  ldr r2, =_sidata
 8003abc:	08006e60 	.word	0x08006e60
  ldr r2, =_sbss
 8003ac0:	20000674 	.word	0x20000674
  ldr r4, =_ebss
 8003ac4:	2000092c 	.word	0x2000092c

08003ac8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ac8:	e7fe      	b.n	8003ac8 <ADC1_IRQHandler>
	...

08003acc <__errno>:
 8003acc:	4b01      	ldr	r3, [pc, #4]	; (8003ad4 <__errno+0x8>)
 8003ace:	6818      	ldr	r0, [r3, #0]
 8003ad0:	4770      	bx	lr
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	20000004 	.word	0x20000004

08003ad8 <__libc_init_array>:
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	2600      	movs	r6, #0
 8003adc:	4d0c      	ldr	r5, [pc, #48]	; (8003b10 <__libc_init_array+0x38>)
 8003ade:	4c0d      	ldr	r4, [pc, #52]	; (8003b14 <__libc_init_array+0x3c>)
 8003ae0:	1b64      	subs	r4, r4, r5
 8003ae2:	10a4      	asrs	r4, r4, #2
 8003ae4:	42a6      	cmp	r6, r4
 8003ae6:	d109      	bne.n	8003afc <__libc_init_array+0x24>
 8003ae8:	2600      	movs	r6, #0
 8003aea:	f002 ffb9 	bl	8006a60 <_init>
 8003aee:	4d0a      	ldr	r5, [pc, #40]	; (8003b18 <__libc_init_array+0x40>)
 8003af0:	4c0a      	ldr	r4, [pc, #40]	; (8003b1c <__libc_init_array+0x44>)
 8003af2:	1b64      	subs	r4, r4, r5
 8003af4:	10a4      	asrs	r4, r4, #2
 8003af6:	42a6      	cmp	r6, r4
 8003af8:	d105      	bne.n	8003b06 <__libc_init_array+0x2e>
 8003afa:	bd70      	pop	{r4, r5, r6, pc}
 8003afc:	00b3      	lsls	r3, r6, #2
 8003afe:	58eb      	ldr	r3, [r5, r3]
 8003b00:	4798      	blx	r3
 8003b02:	3601      	adds	r6, #1
 8003b04:	e7ee      	b.n	8003ae4 <__libc_init_array+0xc>
 8003b06:	00b3      	lsls	r3, r6, #2
 8003b08:	58eb      	ldr	r3, [r5, r3]
 8003b0a:	4798      	blx	r3
 8003b0c:	3601      	adds	r6, #1
 8003b0e:	e7f2      	b.n	8003af6 <__libc_init_array+0x1e>
 8003b10:	08006e58 	.word	0x08006e58
 8003b14:	08006e58 	.word	0x08006e58
 8003b18:	08006e58 	.word	0x08006e58
 8003b1c:	08006e5c 	.word	0x08006e5c

08003b20 <memcpy>:
 8003b20:	2300      	movs	r3, #0
 8003b22:	b510      	push	{r4, lr}
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d100      	bne.n	8003b2a <memcpy+0xa>
 8003b28:	bd10      	pop	{r4, pc}
 8003b2a:	5ccc      	ldrb	r4, [r1, r3]
 8003b2c:	54c4      	strb	r4, [r0, r3]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	e7f8      	b.n	8003b24 <memcpy+0x4>

08003b32 <memset>:
 8003b32:	0003      	movs	r3, r0
 8003b34:	1882      	adds	r2, r0, r2
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d100      	bne.n	8003b3c <memset+0xa>
 8003b3a:	4770      	bx	lr
 8003b3c:	7019      	strb	r1, [r3, #0]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	e7f9      	b.n	8003b36 <memset+0x4>
	...

08003b44 <sprintf>:
 8003b44:	b40e      	push	{r1, r2, r3}
 8003b46:	b510      	push	{r4, lr}
 8003b48:	b09d      	sub	sp, #116	; 0x74
 8003b4a:	a902      	add	r1, sp, #8
 8003b4c:	9002      	str	r0, [sp, #8]
 8003b4e:	6108      	str	r0, [r1, #16]
 8003b50:	480b      	ldr	r0, [pc, #44]	; (8003b80 <sprintf+0x3c>)
 8003b52:	2482      	movs	r4, #130	; 0x82
 8003b54:	6088      	str	r0, [r1, #8]
 8003b56:	6148      	str	r0, [r1, #20]
 8003b58:	2001      	movs	r0, #1
 8003b5a:	4240      	negs	r0, r0
 8003b5c:	ab1f      	add	r3, sp, #124	; 0x7c
 8003b5e:	81c8      	strh	r0, [r1, #14]
 8003b60:	4808      	ldr	r0, [pc, #32]	; (8003b84 <sprintf+0x40>)
 8003b62:	cb04      	ldmia	r3!, {r2}
 8003b64:	00a4      	lsls	r4, r4, #2
 8003b66:	6800      	ldr	r0, [r0, #0]
 8003b68:	9301      	str	r3, [sp, #4]
 8003b6a:	818c      	strh	r4, [r1, #12]
 8003b6c:	f000 f80c 	bl	8003b88 <_svfprintf_r>
 8003b70:	2300      	movs	r3, #0
 8003b72:	9a02      	ldr	r2, [sp, #8]
 8003b74:	7013      	strb	r3, [r2, #0]
 8003b76:	b01d      	add	sp, #116	; 0x74
 8003b78:	bc10      	pop	{r4}
 8003b7a:	bc08      	pop	{r3}
 8003b7c:	b003      	add	sp, #12
 8003b7e:	4718      	bx	r3
 8003b80:	7fffffff 	.word	0x7fffffff
 8003b84:	20000004 	.word	0x20000004

08003b88 <_svfprintf_r>:
 8003b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b8a:	b0c5      	sub	sp, #276	; 0x114
 8003b8c:	9109      	str	r1, [sp, #36]	; 0x24
 8003b8e:	0014      	movs	r4, r2
 8003b90:	001d      	movs	r5, r3
 8003b92:	900a      	str	r0, [sp, #40]	; 0x28
 8003b94:	f001 feda 	bl	800594c <_localeconv_r>
 8003b98:	6803      	ldr	r3, [r0, #0]
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	9318      	str	r3, [sp, #96]	; 0x60
 8003b9e:	f7fc fab3 	bl	8000108 <strlen>
 8003ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ba4:	9012      	str	r0, [sp, #72]	; 0x48
 8003ba6:	899b      	ldrh	r3, [r3, #12]
 8003ba8:	061b      	lsls	r3, r3, #24
 8003baa:	d518      	bpl.n	8003bde <_svfprintf_r+0x56>
 8003bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d113      	bne.n	8003bde <_svfprintf_r+0x56>
 8003bb6:	2140      	movs	r1, #64	; 0x40
 8003bb8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003bba:	f001 fedd 	bl	8005978 <_malloc_r>
 8003bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bc0:	6018      	str	r0, [r3, #0]
 8003bc2:	6118      	str	r0, [r3, #16]
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d107      	bne.n	8003bd8 <_svfprintf_r+0x50>
 8003bc8:	230c      	movs	r3, #12
 8003bca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	3b0d      	subs	r3, #13
 8003bd0:	9313      	str	r3, [sp, #76]	; 0x4c
 8003bd2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8003bd4:	b045      	add	sp, #276	; 0x114
 8003bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bd8:	2340      	movs	r3, #64	; 0x40
 8003bda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003bdc:	6153      	str	r3, [r2, #20]
 8003bde:	2300      	movs	r3, #0
 8003be0:	af34      	add	r7, sp, #208	; 0xd0
 8003be2:	9727      	str	r7, [sp, #156]	; 0x9c
 8003be4:	9329      	str	r3, [sp, #164]	; 0xa4
 8003be6:	9328      	str	r3, [sp, #160]	; 0xa0
 8003be8:	9411      	str	r4, [sp, #68]	; 0x44
 8003bea:	930e      	str	r3, [sp, #56]	; 0x38
 8003bec:	9316      	str	r3, [sp, #88]	; 0x58
 8003bee:	9317      	str	r3, [sp, #92]	; 0x5c
 8003bf0:	931a      	str	r3, [sp, #104]	; 0x68
 8003bf2:	9319      	str	r3, [sp, #100]	; 0x64
 8003bf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8003bf6:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8003bf8:	7823      	ldrb	r3, [r4, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <_svfprintf_r+0x7c>
 8003bfe:	2b25      	cmp	r3, #37	; 0x25
 8003c00:	d000      	beq.n	8003c04 <_svfprintf_r+0x7c>
 8003c02:	e091      	b.n	8003d28 <_svfprintf_r+0x1a0>
 8003c04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003c06:	1ae6      	subs	r6, r4, r3
 8003c08:	d018      	beq.n	8003c3c <_svfprintf_r+0xb4>
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003c0e:	607e      	str	r6, [r7, #4]
 8003c10:	199b      	adds	r3, r3, r6
 8003c12:	9329      	str	r3, [sp, #164]	; 0xa4
 8003c14:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003c16:	3708      	adds	r7, #8
 8003c18:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	9328      	str	r3, [sp, #160]	; 0xa0
 8003c1e:	2b07      	cmp	r3, #7
 8003c20:	dd09      	ble.n	8003c36 <_svfprintf_r+0xae>
 8003c22:	aa27      	add	r2, sp, #156	; 0x9c
 8003c24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003c26:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003c28:	f002 fbba 	bl	80063a0 <__ssprint_r>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d001      	beq.n	8003c34 <_svfprintf_r+0xac>
 8003c30:	f000 ffa8 	bl	8004b84 <_svfprintf_r+0xffc>
 8003c34:	af34      	add	r7, sp, #208	; 0xd0
 8003c36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003c38:	199b      	adds	r3, r3, r6
 8003c3a:	9313      	str	r3, [sp, #76]	; 0x4c
 8003c3c:	7823      	ldrb	r3, [r4, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <_svfprintf_r+0xbe>
 8003c42:	f000 ffbe 	bl	8004bc2 <_svfprintf_r+0x103a>
 8003c46:	221f      	movs	r2, #31
 8003c48:	2300      	movs	r3, #0
 8003c4a:	a918      	add	r1, sp, #96	; 0x60
 8003c4c:	1852      	adds	r2, r2, r1
 8003c4e:	2101      	movs	r1, #1
 8003c50:	7013      	strb	r3, [r2, #0]
 8003c52:	001e      	movs	r6, r3
 8003c54:	001a      	movs	r2, r3
 8003c56:	4249      	negs	r1, r1
 8003c58:	3401      	adds	r4, #1
 8003c5a:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c5c:	9314      	str	r3, [sp, #80]	; 0x50
 8003c5e:	1c61      	adds	r1, r4, #1
 8003c60:	9111      	str	r1, [sp, #68]	; 0x44
 8003c62:	7821      	ldrb	r1, [r4, #0]
 8003c64:	910d      	str	r1, [sp, #52]	; 0x34
 8003c66:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003c68:	3820      	subs	r0, #32
 8003c6a:	2858      	cmp	r0, #88	; 0x58
 8003c6c:	d901      	bls.n	8003c72 <_svfprintf_r+0xea>
 8003c6e:	f000 fca7 	bl	80045c0 <_svfprintf_r+0xa38>
 8003c72:	f7fc fa65 	bl	8000140 <__gnu_thumb1_case_uhi>
 8003c76:	00cc      	.short	0x00cc
 8003c78:	04a504a5 	.word	0x04a504a5
 8003c7c:	04a500d1 	.word	0x04a500d1
 8003c80:	04a504a5 	.word	0x04a504a5
 8003c84:	04a504a5 	.word	0x04a504a5
 8003c88:	00d404a5 	.word	0x00d404a5
 8003c8c:	04a5005b 	.word	0x04a5005b
 8003c90:	00de00dc 	.word	0x00de00dc
 8003c94:	010304a5 	.word	0x010304a5
 8003c98:	01050105 	.word	0x01050105
 8003c9c:	01050105 	.word	0x01050105
 8003ca0:	01050105 	.word	0x01050105
 8003ca4:	01050105 	.word	0x01050105
 8003ca8:	04a50105 	.word	0x04a50105
 8003cac:	04a504a5 	.word	0x04a504a5
 8003cb0:	04a504a5 	.word	0x04a504a5
 8003cb4:	04a504a5 	.word	0x04a504a5
 8003cb8:	04a504a5 	.word	0x04a504a5
 8003cbc:	013504a5 	.word	0x013504a5
 8003cc0:	04a5014d 	.word	0x04a5014d
 8003cc4:	04a5014d 	.word	0x04a5014d
 8003cc8:	04a504a5 	.word	0x04a504a5
 8003ccc:	011704a5 	.word	0x011704a5
 8003cd0:	04a504a5 	.word	0x04a504a5
 8003cd4:	04a503ad 	.word	0x04a503ad
 8003cd8:	04a504a5 	.word	0x04a504a5
 8003cdc:	04a504a5 	.word	0x04a504a5
 8003ce0:	04a50407 	.word	0x04a50407
 8003ce4:	00a304a5 	.word	0x00a304a5
 8003ce8:	04a504a5 	.word	0x04a504a5
 8003cec:	04a504a5 	.word	0x04a504a5
 8003cf0:	04a504a5 	.word	0x04a504a5
 8003cf4:	04a504a5 	.word	0x04a504a5
 8003cf8:	04a504a5 	.word	0x04a504a5
 8003cfc:	005f0126 	.word	0x005f0126
 8003d00:	014d014d 	.word	0x014d014d
 8003d04:	0119014d 	.word	0x0119014d
 8003d08:	04a5005f 	.word	0x04a5005f
 8003d0c:	011b04a5 	.word	0x011b04a5
 8003d10:	038e04a5 	.word	0x038e04a5
 8003d14:	03d903af 	.word	0x03d903af
 8003d18:	04a50122 	.word	0x04a50122
 8003d1c:	04a503ea 	.word	0x04a503ea
 8003d20:	04a50409 	.word	0x04a50409
 8003d24:	043004a5 	.word	0x043004a5
 8003d28:	3401      	adds	r4, #1
 8003d2a:	e765      	b.n	8003bf8 <_svfprintf_r+0x70>
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	222b      	movs	r2, #43	; 0x2b
 8003d30:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8003d32:	e794      	b.n	8003c5e <_svfprintf_r+0xd6>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <_svfprintf_r+0x1b8>
 8003d38:	231f      	movs	r3, #31
 8003d3a:	a918      	add	r1, sp, #96	; 0x60
 8003d3c:	185b      	adds	r3, r3, r1
 8003d3e:	701a      	strb	r2, [r3, #0]
 8003d40:	06b3      	lsls	r3, r6, #26
 8003d42:	d400      	bmi.n	8003d46 <_svfprintf_r+0x1be>
 8003d44:	e0d5      	b.n	8003ef2 <_svfprintf_r+0x36a>
 8003d46:	2307      	movs	r3, #7
 8003d48:	3507      	adds	r5, #7
 8003d4a:	439d      	bics	r5, r3
 8003d4c:	002b      	movs	r3, r5
 8003d4e:	3308      	adds	r3, #8
 8003d50:	930f      	str	r3, [sp, #60]	; 0x3c
 8003d52:	682b      	ldr	r3, [r5, #0]
 8003d54:	686c      	ldr	r4, [r5, #4]
 8003d56:	9306      	str	r3, [sp, #24]
 8003d58:	9407      	str	r4, [sp, #28]
 8003d5a:	9a07      	ldr	r2, [sp, #28]
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	2a00      	cmp	r2, #0
 8003d60:	da0c      	bge.n	8003d7c <_svfprintf_r+0x1f4>
 8003d62:	9906      	ldr	r1, [sp, #24]
 8003d64:	9a07      	ldr	r2, [sp, #28]
 8003d66:	2400      	movs	r4, #0
 8003d68:	424b      	negs	r3, r1
 8003d6a:	4194      	sbcs	r4, r2
 8003d6c:	9306      	str	r3, [sp, #24]
 8003d6e:	9407      	str	r4, [sp, #28]
 8003d70:	231f      	movs	r3, #31
 8003d72:	222d      	movs	r2, #45	; 0x2d
 8003d74:	a918      	add	r1, sp, #96	; 0x60
 8003d76:	185b      	adds	r3, r3, r1
 8003d78:	701a      	strb	r2, [r3, #0]
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	9907      	ldr	r1, [sp, #28]
 8003d7e:	9a06      	ldr	r2, [sp, #24]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d84:	3101      	adds	r1, #1
 8003d86:	d101      	bne.n	8003d8c <_svfprintf_r+0x204>
 8003d88:	f000 ff3f 	bl	8004c0a <_svfprintf_r+0x1082>
 8003d8c:	2180      	movs	r1, #128	; 0x80
 8003d8e:	0035      	movs	r5, r6
 8003d90:	438d      	bics	r5, r1
 8003d92:	2a00      	cmp	r2, #0
 8003d94:	d001      	beq.n	8003d9a <_svfprintf_r+0x212>
 8003d96:	f000 ff3d 	bl	8004c14 <_svfprintf_r+0x108c>
 8003d9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003d9c:	2a00      	cmp	r2, #0
 8003d9e:	d101      	bne.n	8003da4 <_svfprintf_r+0x21c>
 8003da0:	f000 fc04 	bl	80045ac <_svfprintf_r+0xa24>
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d100      	bne.n	8003daa <_svfprintf_r+0x222>
 8003da8:	e3b7      	b.n	800451a <_svfprintf_r+0x992>
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d100      	bne.n	8003db0 <_svfprintf_r+0x228>
 8003dae:	e3df      	b.n	8004570 <_svfprintf_r+0x9e8>
 8003db0:	2300      	movs	r3, #0
 8003db2:	2400      	movs	r4, #0
 8003db4:	9306      	str	r3, [sp, #24]
 8003db6:	9407      	str	r4, [sp, #28]
 8003db8:	f000 ff32 	bl	8004c20 <_svfprintf_r+0x1098>
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <_svfprintf_r+0x240>
 8003dc0:	231f      	movs	r3, #31
 8003dc2:	a918      	add	r1, sp, #96	; 0x60
 8003dc4:	185b      	adds	r3, r3, r1
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	4b8c      	ldr	r3, [pc, #560]	; (8003ffc <_svfprintf_r+0x474>)
 8003dca:	931a      	str	r3, [sp, #104]	; 0x68
 8003dcc:	2320      	movs	r3, #32
 8003dce:	4033      	ands	r3, r6
 8003dd0:	d100      	bne.n	8003dd4 <_svfprintf_r+0x24c>
 8003dd2:	e388      	b.n	80044e6 <_svfprintf_r+0x95e>
 8003dd4:	2307      	movs	r3, #7
 8003dd6:	3507      	adds	r5, #7
 8003dd8:	439d      	bics	r5, r3
 8003dda:	002b      	movs	r3, r5
 8003ddc:	3308      	adds	r3, #8
 8003dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8003de0:	682b      	ldr	r3, [r5, #0]
 8003de2:	686c      	ldr	r4, [r5, #4]
 8003de4:	9306      	str	r3, [sp, #24]
 8003de6:	9407      	str	r4, [sp, #28]
 8003de8:	2302      	movs	r3, #2
 8003dea:	07f2      	lsls	r2, r6, #31
 8003dec:	d400      	bmi.n	8003df0 <_svfprintf_r+0x268>
 8003dee:	e2ff      	b.n	80043f0 <_svfprintf_r+0x868>
 8003df0:	9a06      	ldr	r2, [sp, #24]
 8003df2:	9907      	ldr	r1, [sp, #28]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	d100      	bne.n	8003dfa <_svfprintf_r+0x272>
 8003df8:	e2fa      	b.n	80043f0 <_svfprintf_r+0x868>
 8003dfa:	2130      	movs	r1, #48	; 0x30
 8003dfc:	aa20      	add	r2, sp, #128	; 0x80
 8003dfe:	7011      	strb	r1, [r2, #0]
 8003e00:	2034      	movs	r0, #52	; 0x34
 8003e02:	4669      	mov	r1, sp
 8003e04:	1809      	adds	r1, r1, r0
 8003e06:	7809      	ldrb	r1, [r1, #0]
 8003e08:	431e      	orrs	r6, r3
 8003e0a:	7051      	strb	r1, [r2, #1]
 8003e0c:	e2f0      	b.n	80043f0 <_svfprintf_r+0x868>
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	d18e      	bne.n	8003d30 <_svfprintf_r+0x1a8>
 8003e12:	2301      	movs	r3, #1
 8003e14:	2220      	movs	r2, #32
 8003e16:	e78b      	b.n	8003d30 <_svfprintf_r+0x1a8>
 8003e18:	2101      	movs	r1, #1
 8003e1a:	430e      	orrs	r6, r1
 8003e1c:	e788      	b.n	8003d30 <_svfprintf_r+0x1a8>
 8003e1e:	6829      	ldr	r1, [r5, #0]
 8003e20:	3504      	adds	r5, #4
 8003e22:	9114      	str	r1, [sp, #80]	; 0x50
 8003e24:	2900      	cmp	r1, #0
 8003e26:	db00      	blt.n	8003e2a <_svfprintf_r+0x2a2>
 8003e28:	e782      	b.n	8003d30 <_svfprintf_r+0x1a8>
 8003e2a:	4249      	negs	r1, r1
 8003e2c:	9114      	str	r1, [sp, #80]	; 0x50
 8003e2e:	2104      	movs	r1, #4
 8003e30:	e7f3      	b.n	8003e1a <_svfprintf_r+0x292>
 8003e32:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003e34:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003e36:	7800      	ldrb	r0, [r0, #0]
 8003e38:	3101      	adds	r1, #1
 8003e3a:	900d      	str	r0, [sp, #52]	; 0x34
 8003e3c:	282a      	cmp	r0, #42	; 0x2a
 8003e3e:	d009      	beq.n	8003e54 <_svfprintf_r+0x2cc>
 8003e40:	2000      	movs	r0, #0
 8003e42:	900b      	str	r0, [sp, #44]	; 0x2c
 8003e44:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8003e46:	0008      	movs	r0, r1
 8003e48:	3c30      	subs	r4, #48	; 0x30
 8003e4a:	46a4      	mov	ip, r4
 8003e4c:	2c09      	cmp	r4, #9
 8003e4e:	d90c      	bls.n	8003e6a <_svfprintf_r+0x2e2>
 8003e50:	9011      	str	r0, [sp, #68]	; 0x44
 8003e52:	e708      	b.n	8003c66 <_svfprintf_r+0xde>
 8003e54:	682c      	ldr	r4, [r5, #0]
 8003e56:	1d28      	adds	r0, r5, #4
 8003e58:	940b      	str	r4, [sp, #44]	; 0x2c
 8003e5a:	2c00      	cmp	r4, #0
 8003e5c:	da02      	bge.n	8003e64 <_svfprintf_r+0x2dc>
 8003e5e:	2401      	movs	r4, #1
 8003e60:	4264      	negs	r4, r4
 8003e62:	940b      	str	r4, [sp, #44]	; 0x2c
 8003e64:	0005      	movs	r5, r0
 8003e66:	9111      	str	r1, [sp, #68]	; 0x44
 8003e68:	e762      	b.n	8003d30 <_svfprintf_r+0x1a8>
 8003e6a:	240a      	movs	r4, #10
 8003e6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003e6e:	4360      	muls	r0, r4
 8003e70:	4460      	add	r0, ip
 8003e72:	900b      	str	r0, [sp, #44]	; 0x2c
 8003e74:	7808      	ldrb	r0, [r1, #0]
 8003e76:	3101      	adds	r1, #1
 8003e78:	900d      	str	r0, [sp, #52]	; 0x34
 8003e7a:	e7e3      	b.n	8003e44 <_svfprintf_r+0x2bc>
 8003e7c:	2180      	movs	r1, #128	; 0x80
 8003e7e:	e7cc      	b.n	8003e1a <_svfprintf_r+0x292>
 8003e80:	2100      	movs	r1, #0
 8003e82:	9114      	str	r1, [sp, #80]	; 0x50
 8003e84:	200a      	movs	r0, #10
 8003e86:	9914      	ldr	r1, [sp, #80]	; 0x50
 8003e88:	4341      	muls	r1, r0
 8003e8a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003e8c:	3830      	subs	r0, #48	; 0x30
 8003e8e:	1841      	adds	r1, r0, r1
 8003e90:	9114      	str	r1, [sp, #80]	; 0x50
 8003e92:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003e94:	1c48      	adds	r0, r1, #1
 8003e96:	7809      	ldrb	r1, [r1, #0]
 8003e98:	9011      	str	r0, [sp, #68]	; 0x44
 8003e9a:	910d      	str	r1, [sp, #52]	; 0x34
 8003e9c:	3930      	subs	r1, #48	; 0x30
 8003e9e:	2909      	cmp	r1, #9
 8003ea0:	d9f0      	bls.n	8003e84 <_svfprintf_r+0x2fc>
 8003ea2:	e7d5      	b.n	8003e50 <_svfprintf_r+0x2c8>
 8003ea4:	2108      	movs	r1, #8
 8003ea6:	e7b8      	b.n	8003e1a <_svfprintf_r+0x292>
 8003ea8:	2140      	movs	r1, #64	; 0x40
 8003eaa:	e7b6      	b.n	8003e1a <_svfprintf_r+0x292>
 8003eac:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003eae:	7809      	ldrb	r1, [r1, #0]
 8003eb0:	296c      	cmp	r1, #108	; 0x6c
 8003eb2:	d104      	bne.n	8003ebe <_svfprintf_r+0x336>
 8003eb4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003eb6:	3101      	adds	r1, #1
 8003eb8:	9111      	str	r1, [sp, #68]	; 0x44
 8003eba:	2120      	movs	r1, #32
 8003ebc:	e7ad      	b.n	8003e1a <_svfprintf_r+0x292>
 8003ebe:	2110      	movs	r1, #16
 8003ec0:	e7ab      	b.n	8003e1a <_svfprintf_r+0x292>
 8003ec2:	1d2b      	adds	r3, r5, #4
 8003ec4:	682a      	ldr	r2, [r5, #0]
 8003ec6:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ec8:	ab2a      	add	r3, sp, #168	; 0xa8
 8003eca:	701a      	strb	r2, [r3, #0]
 8003ecc:	221f      	movs	r2, #31
 8003ece:	2400      	movs	r4, #0
 8003ed0:	a918      	add	r1, sp, #96	; 0x60
 8003ed2:	1852      	adds	r2, r2, r1
 8003ed4:	7014      	strb	r4, [r2, #0]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	9410      	str	r4, [sp, #64]	; 0x40
 8003eda:	920b      	str	r2, [sp, #44]	; 0x2c
 8003edc:	930c      	str	r3, [sp, #48]	; 0x30
 8003ede:	e134      	b.n	800414a <_svfprintf_r+0x5c2>
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d003      	beq.n	8003eec <_svfprintf_r+0x364>
 8003ee4:	231f      	movs	r3, #31
 8003ee6:	a918      	add	r1, sp, #96	; 0x60
 8003ee8:	185b      	adds	r3, r3, r1
 8003eea:	701a      	strb	r2, [r3, #0]
 8003eec:	2310      	movs	r3, #16
 8003eee:	431e      	orrs	r6, r3
 8003ef0:	e726      	b.n	8003d40 <_svfprintf_r+0x1b8>
 8003ef2:	1d2a      	adds	r2, r5, #4
 8003ef4:	06f3      	lsls	r3, r6, #27
 8003ef6:	d505      	bpl.n	8003f04 <_svfprintf_r+0x37c>
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	920f      	str	r2, [sp, #60]	; 0x3c
 8003efc:	9306      	str	r3, [sp, #24]
 8003efe:	17db      	asrs	r3, r3, #31
 8003f00:	9307      	str	r3, [sp, #28]
 8003f02:	e72a      	b.n	8003d5a <_svfprintf_r+0x1d2>
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	920f      	str	r2, [sp, #60]	; 0x3c
 8003f08:	0671      	lsls	r1, r6, #25
 8003f0a:	d5f7      	bpl.n	8003efc <_svfprintf_r+0x374>
 8003f0c:	b21b      	sxth	r3, r3
 8003f0e:	e7f5      	b.n	8003efc <_svfprintf_r+0x374>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <_svfprintf_r+0x394>
 8003f14:	231f      	movs	r3, #31
 8003f16:	a918      	add	r1, sp, #96	; 0x60
 8003f18:	185b      	adds	r3, r3, r1
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	2307      	movs	r3, #7
 8003f1e:	3507      	adds	r5, #7
 8003f20:	439d      	bics	r5, r3
 8003f22:	002b      	movs	r3, r5
 8003f24:	2201      	movs	r2, #1
 8003f26:	3308      	adds	r3, #8
 8003f28:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f2a:	682b      	ldr	r3, [r5, #0]
 8003f2c:	4252      	negs	r2, r2
 8003f2e:	9316      	str	r3, [sp, #88]	; 0x58
 8003f30:	686b      	ldr	r3, [r5, #4]
 8003f32:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8003f34:	9317      	str	r3, [sp, #92]	; 0x5c
 8003f36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003f38:	0028      	movs	r0, r5
 8003f3a:	005c      	lsls	r4, r3, #1
 8003f3c:	0864      	lsrs	r4, r4, #1
 8003f3e:	4b30      	ldr	r3, [pc, #192]	; (8004000 <_svfprintf_r+0x478>)
 8003f40:	0021      	movs	r1, r4
 8003f42:	f7fe f875 	bl	8002030 <__aeabi_dcmpun>
 8003f46:	2800      	cmp	r0, #0
 8003f48:	d001      	beq.n	8003f4e <_svfprintf_r+0x3c6>
 8003f4a:	f000 fe44 	bl	8004bd6 <_svfprintf_r+0x104e>
 8003f4e:	2201      	movs	r2, #1
 8003f50:	4b2b      	ldr	r3, [pc, #172]	; (8004000 <_svfprintf_r+0x478>)
 8003f52:	4252      	negs	r2, r2
 8003f54:	0028      	movs	r0, r5
 8003f56:	0021      	movs	r1, r4
 8003f58:	f7fc fa92 	bl	8000480 <__aeabi_dcmple>
 8003f5c:	2800      	cmp	r0, #0
 8003f5e:	d001      	beq.n	8003f64 <_svfprintf_r+0x3dc>
 8003f60:	f000 fe39 	bl	8004bd6 <_svfprintf_r+0x104e>
 8003f64:	2200      	movs	r2, #0
 8003f66:	2300      	movs	r3, #0
 8003f68:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003f6a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8003f6c:	f7fc fa7e 	bl	800046c <__aeabi_dcmplt>
 8003f70:	2800      	cmp	r0, #0
 8003f72:	d004      	beq.n	8003f7e <_svfprintf_r+0x3f6>
 8003f74:	231f      	movs	r3, #31
 8003f76:	222d      	movs	r2, #45	; 0x2d
 8003f78:	a918      	add	r1, sp, #96	; 0x60
 8003f7a:	185b      	adds	r3, r3, r1
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	4b21      	ldr	r3, [pc, #132]	; (8004004 <_svfprintf_r+0x47c>)
 8003f80:	930c      	str	r3, [sp, #48]	; 0x30
 8003f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f84:	2b47      	cmp	r3, #71	; 0x47
 8003f86:	dc01      	bgt.n	8003f8c <_svfprintf_r+0x404>
 8003f88:	4b1f      	ldr	r3, [pc, #124]	; (8004008 <_svfprintf_r+0x480>)
 8003f8a:	930c      	str	r3, [sp, #48]	; 0x30
 8003f8c:	2380      	movs	r3, #128	; 0x80
 8003f8e:	2400      	movs	r4, #0
 8003f90:	439e      	bics	r6, r3
 8003f92:	3b7d      	subs	r3, #125	; 0x7d
 8003f94:	930b      	str	r3, [sp, #44]	; 0x2c
 8003f96:	9410      	str	r4, [sp, #64]	; 0x40
 8003f98:	e0d7      	b.n	800414a <_svfprintf_r+0x5c2>
 8003f9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	d024      	beq.n	8003fea <_svfprintf_r+0x462>
 8003fa0:	2320      	movs	r3, #32
 8003fa2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003fa4:	439a      	bics	r2, r3
 8003fa6:	2a47      	cmp	r2, #71	; 0x47
 8003fa8:	d102      	bne.n	8003fb0 <_svfprintf_r+0x428>
 8003faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01f      	beq.n	8003ff0 <_svfprintf_r+0x468>
 8003fb0:	2380      	movs	r3, #128	; 0x80
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	4333      	orrs	r3, r6
 8003fb6:	931c      	str	r3, [sp, #112]	; 0x70
 8003fb8:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8003fba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003fbc:	9310      	str	r3, [sp, #64]	; 0x40
 8003fbe:	2c00      	cmp	r4, #0
 8003fc0:	da18      	bge.n	8003ff4 <_svfprintf_r+0x46c>
 8003fc2:	2280      	movs	r2, #128	; 0x80
 8003fc4:	0612      	lsls	r2, r2, #24
 8003fc6:	0023      	movs	r3, r4
 8003fc8:	4694      	mov	ip, r2
 8003fca:	4463      	add	r3, ip
 8003fcc:	9315      	str	r3, [sp, #84]	; 0x54
 8003fce:	232d      	movs	r3, #45	; 0x2d
 8003fd0:	931b      	str	r3, [sp, #108]	; 0x6c
 8003fd2:	2320      	movs	r3, #32
 8003fd4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8003fd6:	439c      	bics	r4, r3
 8003fd8:	2c46      	cmp	r4, #70	; 0x46
 8003fda:	d017      	beq.n	800400c <_svfprintf_r+0x484>
 8003fdc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003fde:	2c45      	cmp	r4, #69	; 0x45
 8003fe0:	d101      	bne.n	8003fe6 <_svfprintf_r+0x45e>
 8003fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003fe4:	1c5d      	adds	r5, r3, #1
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e012      	b.n	8004010 <_svfprintf_r+0x488>
 8003fea:	2306      	movs	r3, #6
 8003fec:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fee:	e7df      	b.n	8003fb0 <_svfprintf_r+0x428>
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e7fb      	b.n	8003fec <_svfprintf_r+0x464>
 8003ff4:	9415      	str	r4, [sp, #84]	; 0x54
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	e7ea      	b.n	8003fd0 <_svfprintf_r+0x448>
 8003ffa:	46c0      	nop			; (mov r8, r8)
 8003ffc:	08006bf0 	.word	0x08006bf0
 8004000:	7fefffff 	.word	0x7fefffff
 8004004:	08006be4 	.word	0x08006be4
 8004008:	08006be0 	.word	0x08006be0
 800400c:	2303      	movs	r3, #3
 800400e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004010:	aa25      	add	r2, sp, #148	; 0x94
 8004012:	9204      	str	r2, [sp, #16]
 8004014:	aa22      	add	r2, sp, #136	; 0x88
 8004016:	9203      	str	r2, [sp, #12]
 8004018:	aa21      	add	r2, sp, #132	; 0x84
 800401a:	9202      	str	r2, [sp, #8]
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	9501      	str	r5, [sp, #4]
 8004020:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004022:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004024:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004026:	f000 fea9 	bl	8004d7c <_dtoa_r>
 800402a:	900c      	str	r0, [sp, #48]	; 0x30
 800402c:	2c47      	cmp	r4, #71	; 0x47
 800402e:	d103      	bne.n	8004038 <_svfprintf_r+0x4b0>
 8004030:	07f3      	lsls	r3, r6, #31
 8004032:	d401      	bmi.n	8004038 <_svfprintf_r+0x4b0>
 8004034:	f000 fde3 	bl	8004bfe <_svfprintf_r+0x1076>
 8004038:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800403a:	195b      	adds	r3, r3, r5
 800403c:	930e      	str	r3, [sp, #56]	; 0x38
 800403e:	2c46      	cmp	r4, #70	; 0x46
 8004040:	d113      	bne.n	800406a <_svfprintf_r+0x4e2>
 8004042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	2b30      	cmp	r3, #48	; 0x30
 8004048:	d10a      	bne.n	8004060 <_svfprintf_r+0x4d8>
 800404a:	2200      	movs	r2, #0
 800404c:	2300      	movs	r3, #0
 800404e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004050:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004052:	f7fc fa05 	bl	8000460 <__aeabi_dcmpeq>
 8004056:	2800      	cmp	r0, #0
 8004058:	d102      	bne.n	8004060 <_svfprintf_r+0x4d8>
 800405a:	2301      	movs	r3, #1
 800405c:	1b5d      	subs	r5, r3, r5
 800405e:	9521      	str	r5, [sp, #132]	; 0x84
 8004060:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004062:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004064:	4694      	mov	ip, r2
 8004066:	4463      	add	r3, ip
 8004068:	930e      	str	r3, [sp, #56]	; 0x38
 800406a:	2200      	movs	r2, #0
 800406c:	2300      	movs	r3, #0
 800406e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004070:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004072:	f7fc f9f5 	bl	8000460 <__aeabi_dcmpeq>
 8004076:	2230      	movs	r2, #48	; 0x30
 8004078:	2800      	cmp	r0, #0
 800407a:	d100      	bne.n	800407e <_svfprintf_r+0x4f6>
 800407c:	e13d      	b.n	80042fa <_svfprintf_r+0x772>
 800407e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004080:	9325      	str	r3, [sp, #148]	; 0x94
 8004082:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004084:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	930e      	str	r3, [sp, #56]	; 0x38
 800408a:	2c47      	cmp	r4, #71	; 0x47
 800408c:	d000      	beq.n	8004090 <_svfprintf_r+0x508>
 800408e:	e139      	b.n	8004304 <_svfprintf_r+0x77c>
 8004090:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004092:	1cda      	adds	r2, r3, #3
 8004094:	db03      	blt.n	800409e <_svfprintf_r+0x516>
 8004096:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004098:	429a      	cmp	r2, r3
 800409a:	db00      	blt.n	800409e <_svfprintf_r+0x516>
 800409c:	e162      	b.n	8004364 <_svfprintf_r+0x7dc>
 800409e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040a0:	3b02      	subs	r3, #2
 80040a2:	930d      	str	r3, [sp, #52]	; 0x34
 80040a4:	4669      	mov	r1, sp
 80040a6:	2034      	movs	r0, #52	; 0x34
 80040a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80040aa:	1809      	adds	r1, r1, r0
 80040ac:	7809      	ldrb	r1, [r1, #0]
 80040ae:	1e54      	subs	r4, r2, #1
 80040b0:	ab23      	add	r3, sp, #140	; 0x8c
 80040b2:	9421      	str	r4, [sp, #132]	; 0x84
 80040b4:	7019      	strb	r1, [r3, #0]
 80040b6:	2c00      	cmp	r4, #0
 80040b8:	db00      	blt.n	80040bc <_svfprintf_r+0x534>
 80040ba:	e13a      	b.n	8004332 <_svfprintf_r+0x7aa>
 80040bc:	2401      	movs	r4, #1
 80040be:	1aa4      	subs	r4, r4, r2
 80040c0:	222d      	movs	r2, #45	; 0x2d
 80040c2:	705a      	strb	r2, [r3, #1]
 80040c4:	2c09      	cmp	r4, #9
 80040c6:	dc00      	bgt.n	80040ca <_svfprintf_r+0x542>
 80040c8:	e13c      	b.n	8004344 <_svfprintf_r+0x7bc>
 80040ca:	253b      	movs	r5, #59	; 0x3b
 80040cc:	ab18      	add	r3, sp, #96	; 0x60
 80040ce:	18ed      	adds	r5, r5, r3
 80040d0:	1e6b      	subs	r3, r5, #1
 80040d2:	0020      	movs	r0, r4
 80040d4:	210a      	movs	r1, #10
 80040d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80040d8:	f7fc f9ac 	bl	8000434 <__aeabi_idivmod>
 80040dc:	1e6b      	subs	r3, r5, #1
 80040de:	3130      	adds	r1, #48	; 0x30
 80040e0:	7019      	strb	r1, [r3, #0]
 80040e2:	0020      	movs	r0, r4
 80040e4:	210a      	movs	r1, #10
 80040e6:	f7fc f8bf 	bl	8000268 <__divsi3>
 80040ea:	0004      	movs	r4, r0
 80040ec:	2809      	cmp	r0, #9
 80040ee:	dd00      	ble.n	80040f2 <_svfprintf_r+0x56a>
 80040f0:	e121      	b.n	8004336 <_svfprintf_r+0x7ae>
 80040f2:	232e      	movs	r3, #46	; 0x2e
 80040f4:	213b      	movs	r1, #59	; 0x3b
 80040f6:	aa18      	add	r2, sp, #96	; 0x60
 80040f8:	3d02      	subs	r5, #2
 80040fa:	3430      	adds	r4, #48	; 0x30
 80040fc:	702c      	strb	r4, [r5, #0]
 80040fe:	189b      	adds	r3, r3, r2
 8004100:	1889      	adds	r1, r1, r2
 8004102:	001a      	movs	r2, r3
 8004104:	428d      	cmp	r5, r1
 8004106:	d200      	bcs.n	800410a <_svfprintf_r+0x582>
 8004108:	e117      	b.n	800433a <_svfprintf_r+0x7b2>
 800410a:	ab23      	add	r3, sp, #140	; 0x8c
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	9319      	str	r3, [sp, #100]	; 0x64
 8004110:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004112:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004114:	4694      	mov	ip, r2
 8004116:	4463      	add	r3, ip
 8004118:	930b      	str	r3, [sp, #44]	; 0x2c
 800411a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800411c:	2b01      	cmp	r3, #1
 800411e:	dc03      	bgt.n	8004128 <_svfprintf_r+0x5a0>
 8004120:	2301      	movs	r3, #1
 8004122:	401e      	ands	r6, r3
 8004124:	9610      	str	r6, [sp, #64]	; 0x40
 8004126:	d006      	beq.n	8004136 <_svfprintf_r+0x5ae>
 8004128:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800412a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800412c:	4694      	mov	ip, r2
 800412e:	4463      	add	r3, ip
 8004130:	930b      	str	r3, [sp, #44]	; 0x2c
 8004132:	2300      	movs	r3, #0
 8004134:	9310      	str	r3, [sp, #64]	; 0x40
 8004136:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004138:	2b00      	cmp	r3, #0
 800413a:	d004      	beq.n	8004146 <_svfprintf_r+0x5be>
 800413c:	231f      	movs	r3, #31
 800413e:	222d      	movs	r2, #45	; 0x2d
 8004140:	a918      	add	r1, sp, #96	; 0x60
 8004142:	185b      	adds	r3, r3, r1
 8004144:	701a      	strb	r2, [r3, #0]
 8004146:	2400      	movs	r4, #0
 8004148:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800414a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800414c:	9415      	str	r4, [sp, #84]	; 0x54
 800414e:	429c      	cmp	r4, r3
 8004150:	da00      	bge.n	8004154 <_svfprintf_r+0x5cc>
 8004152:	9315      	str	r3, [sp, #84]	; 0x54
 8004154:	231f      	movs	r3, #31
 8004156:	aa18      	add	r2, sp, #96	; 0x60
 8004158:	189b      	adds	r3, r3, r2
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	1e5a      	subs	r2, r3, #1
 800415e:	4193      	sbcs	r3, r2
 8004160:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004162:	18d3      	adds	r3, r2, r3
 8004164:	9315      	str	r3, [sp, #84]	; 0x54
 8004166:	2302      	movs	r3, #2
 8004168:	4033      	ands	r3, r6
 800416a:	931b      	str	r3, [sp, #108]	; 0x6c
 800416c:	d002      	beq.n	8004174 <_svfprintf_r+0x5ec>
 800416e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004170:	3302      	adds	r3, #2
 8004172:	9315      	str	r3, [sp, #84]	; 0x54
 8004174:	2384      	movs	r3, #132	; 0x84
 8004176:	4033      	ands	r3, r6
 8004178:	931c      	str	r3, [sp, #112]	; 0x70
 800417a:	d11e      	bne.n	80041ba <_svfprintf_r+0x632>
 800417c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800417e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004180:	1a9d      	subs	r5, r3, r2
 8004182:	2d00      	cmp	r5, #0
 8004184:	dd19      	ble.n	80041ba <_svfprintf_r+0x632>
 8004186:	4bcc      	ldr	r3, [pc, #816]	; (80044b8 <_svfprintf_r+0x930>)
 8004188:	603b      	str	r3, [r7, #0]
 800418a:	2d10      	cmp	r5, #16
 800418c:	dd00      	ble.n	8004190 <_svfprintf_r+0x608>
 800418e:	e230      	b.n	80045f2 <_svfprintf_r+0xa6a>
 8004190:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004192:	607d      	str	r5, [r7, #4]
 8004194:	195d      	adds	r5, r3, r5
 8004196:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004198:	9529      	str	r5, [sp, #164]	; 0xa4
 800419a:	931d      	str	r3, [sp, #116]	; 0x74
 800419c:	3301      	adds	r3, #1
 800419e:	9328      	str	r3, [sp, #160]	; 0xa0
 80041a0:	3708      	adds	r7, #8
 80041a2:	2b07      	cmp	r3, #7
 80041a4:	dd09      	ble.n	80041ba <_svfprintf_r+0x632>
 80041a6:	aa27      	add	r2, sp, #156	; 0x9c
 80041a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 80041ac:	f002 f8f8 	bl	80063a0 <__ssprint_r>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	d001      	beq.n	80041b8 <_svfprintf_r+0x630>
 80041b4:	f000 fce6 	bl	8004b84 <_svfprintf_r+0xffc>
 80041b8:	af34      	add	r7, sp, #208	; 0xd0
 80041ba:	231f      	movs	r3, #31
 80041bc:	aa18      	add	r2, sp, #96	; 0x60
 80041be:	189b      	adds	r3, r3, r2
 80041c0:	781a      	ldrb	r2, [r3, #0]
 80041c2:	2a00      	cmp	r2, #0
 80041c4:	d016      	beq.n	80041f4 <_svfprintf_r+0x66c>
 80041c6:	603b      	str	r3, [r7, #0]
 80041c8:	2301      	movs	r3, #1
 80041ca:	607b      	str	r3, [r7, #4]
 80041cc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80041ce:	3708      	adds	r7, #8
 80041d0:	3301      	adds	r3, #1
 80041d2:	9329      	str	r3, [sp, #164]	; 0xa4
 80041d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80041d6:	931d      	str	r3, [sp, #116]	; 0x74
 80041d8:	3301      	adds	r3, #1
 80041da:	9328      	str	r3, [sp, #160]	; 0xa0
 80041dc:	2b07      	cmp	r3, #7
 80041de:	dd09      	ble.n	80041f4 <_svfprintf_r+0x66c>
 80041e0:	aa27      	add	r2, sp, #156	; 0x9c
 80041e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80041e6:	f002 f8db 	bl	80063a0 <__ssprint_r>
 80041ea:	2800      	cmp	r0, #0
 80041ec:	d001      	beq.n	80041f2 <_svfprintf_r+0x66a>
 80041ee:	f000 fcc9 	bl	8004b84 <_svfprintf_r+0xffc>
 80041f2:	af34      	add	r7, sp, #208	; 0xd0
 80041f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d017      	beq.n	800422a <_svfprintf_r+0x6a2>
 80041fa:	ab20      	add	r3, sp, #128	; 0x80
 80041fc:	603b      	str	r3, [r7, #0]
 80041fe:	2302      	movs	r3, #2
 8004200:	607b      	str	r3, [r7, #4]
 8004202:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004204:	3708      	adds	r7, #8
 8004206:	3302      	adds	r3, #2
 8004208:	9329      	str	r3, [sp, #164]	; 0xa4
 800420a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800420c:	931b      	str	r3, [sp, #108]	; 0x6c
 800420e:	3301      	adds	r3, #1
 8004210:	9328      	str	r3, [sp, #160]	; 0xa0
 8004212:	2b07      	cmp	r3, #7
 8004214:	dd09      	ble.n	800422a <_svfprintf_r+0x6a2>
 8004216:	aa27      	add	r2, sp, #156	; 0x9c
 8004218:	9909      	ldr	r1, [sp, #36]	; 0x24
 800421a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800421c:	f002 f8c0 	bl	80063a0 <__ssprint_r>
 8004220:	2800      	cmp	r0, #0
 8004222:	d001      	beq.n	8004228 <_svfprintf_r+0x6a0>
 8004224:	f000 fcae 	bl	8004b84 <_svfprintf_r+0xffc>
 8004228:	af34      	add	r7, sp, #208	; 0xd0
 800422a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800422c:	2b80      	cmp	r3, #128	; 0x80
 800422e:	d11e      	bne.n	800426e <_svfprintf_r+0x6e6>
 8004230:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004232:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004234:	1a9d      	subs	r5, r3, r2
 8004236:	2d00      	cmp	r5, #0
 8004238:	dd19      	ble.n	800426e <_svfprintf_r+0x6e6>
 800423a:	4ba0      	ldr	r3, [pc, #640]	; (80044bc <_svfprintf_r+0x934>)
 800423c:	603b      	str	r3, [r7, #0]
 800423e:	2d10      	cmp	r5, #16
 8004240:	dd00      	ble.n	8004244 <_svfprintf_r+0x6bc>
 8004242:	e1ed      	b.n	8004620 <_svfprintf_r+0xa98>
 8004244:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004246:	607d      	str	r5, [r7, #4]
 8004248:	195d      	adds	r5, r3, r5
 800424a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800424c:	9529      	str	r5, [sp, #164]	; 0xa4
 800424e:	931b      	str	r3, [sp, #108]	; 0x6c
 8004250:	3301      	adds	r3, #1
 8004252:	9328      	str	r3, [sp, #160]	; 0xa0
 8004254:	3708      	adds	r7, #8
 8004256:	2b07      	cmp	r3, #7
 8004258:	dd09      	ble.n	800426e <_svfprintf_r+0x6e6>
 800425a:	aa27      	add	r2, sp, #156	; 0x9c
 800425c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800425e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004260:	f002 f89e 	bl	80063a0 <__ssprint_r>
 8004264:	2800      	cmp	r0, #0
 8004266:	d001      	beq.n	800426c <_svfprintf_r+0x6e4>
 8004268:	f000 fc8c 	bl	8004b84 <_svfprintf_r+0xffc>
 800426c:	af34      	add	r7, sp, #208	; 0xd0
 800426e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004270:	2510      	movs	r5, #16
 8004272:	1ae4      	subs	r4, r4, r3
 8004274:	2c00      	cmp	r4, #0
 8004276:	dd00      	ble.n	800427a <_svfprintf_r+0x6f2>
 8004278:	e1fe      	b.n	8004678 <_svfprintf_r+0xaf0>
 800427a:	05f3      	lsls	r3, r6, #23
 800427c:	d500      	bpl.n	8004280 <_svfprintf_r+0x6f8>
 800427e:	e215      	b.n	80046ac <_svfprintf_r+0xb24>
 8004280:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004282:	603b      	str	r3, [r7, #0]
 8004284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004286:	607b      	str	r3, [r7, #4]
 8004288:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800428a:	3708      	adds	r7, #8
 800428c:	930c      	str	r3, [sp, #48]	; 0x30
 800428e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004292:	4694      	mov	ip, r2
 8004294:	4463      	add	r3, ip
 8004296:	9329      	str	r3, [sp, #164]	; 0xa4
 8004298:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800429a:	930b      	str	r3, [sp, #44]	; 0x2c
 800429c:	3301      	adds	r3, #1
 800429e:	9328      	str	r3, [sp, #160]	; 0xa0
 80042a0:	2b07      	cmp	r3, #7
 80042a2:	dd09      	ble.n	80042b8 <_svfprintf_r+0x730>
 80042a4:	aa27      	add	r2, sp, #156	; 0x9c
 80042a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80042a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80042aa:	f002 f879 	bl	80063a0 <__ssprint_r>
 80042ae:	2800      	cmp	r0, #0
 80042b0:	d001      	beq.n	80042b6 <_svfprintf_r+0x72e>
 80042b2:	f000 fc67 	bl	8004b84 <_svfprintf_r+0xffc>
 80042b6:	af34      	add	r7, sp, #208	; 0xd0
 80042b8:	0773      	lsls	r3, r6, #29
 80042ba:	d501      	bpl.n	80042c0 <_svfprintf_r+0x738>
 80042bc:	f000 fc41 	bl	8004b42 <_svfprintf_r+0xfba>
 80042c0:	9914      	ldr	r1, [sp, #80]	; 0x50
 80042c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80042c4:	4299      	cmp	r1, r3
 80042c6:	da00      	bge.n	80042ca <_svfprintf_r+0x742>
 80042c8:	0019      	movs	r1, r3
 80042ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80042cc:	185b      	adds	r3, r3, r1
 80042ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80042d0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80042d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d008      	beq.n	80042ea <_svfprintf_r+0x762>
 80042d8:	aa27      	add	r2, sp, #156	; 0x9c
 80042da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80042dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80042de:	f002 f85f 	bl	80063a0 <__ssprint_r>
 80042e2:	2800      	cmp	r0, #0
 80042e4:	d001      	beq.n	80042ea <_svfprintf_r+0x762>
 80042e6:	f000 fc4d 	bl	8004b84 <_svfprintf_r+0xffc>
 80042ea:	2300      	movs	r3, #0
 80042ec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80042ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80042f0:	af34      	add	r7, sp, #208	; 0xd0
 80042f2:	e480      	b.n	8003bf6 <_svfprintf_r+0x6e>
 80042f4:	1c59      	adds	r1, r3, #1
 80042f6:	9125      	str	r1, [sp, #148]	; 0x94
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80042fc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80042fe:	4299      	cmp	r1, r3
 8004300:	d8f8      	bhi.n	80042f4 <_svfprintf_r+0x76c>
 8004302:	e6be      	b.n	8004082 <_svfprintf_r+0x4fa>
 8004304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004306:	2b65      	cmp	r3, #101	; 0x65
 8004308:	dc00      	bgt.n	800430c <_svfprintf_r+0x784>
 800430a:	e6cb      	b.n	80040a4 <_svfprintf_r+0x51c>
 800430c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800430e:	2b66      	cmp	r3, #102	; 0x66
 8004310:	d128      	bne.n	8004364 <_svfprintf_r+0x7dc>
 8004312:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004314:	2b00      	cmp	r3, #0
 8004316:	dd1c      	ble.n	8004352 <_svfprintf_r+0x7ca>
 8004318:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800431a:	2a00      	cmp	r2, #0
 800431c:	d101      	bne.n	8004322 <_svfprintf_r+0x79a>
 800431e:	07f2      	lsls	r2, r6, #31
 8004320:	d503      	bpl.n	800432a <_svfprintf_r+0x7a2>
 8004322:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004324:	189b      	adds	r3, r3, r2
 8004326:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004328:	189b      	adds	r3, r3, r2
 800432a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800432c:	930b      	str	r3, [sp, #44]	; 0x2c
 800432e:	9210      	str	r2, [sp, #64]	; 0x40
 8004330:	e701      	b.n	8004136 <_svfprintf_r+0x5ae>
 8004332:	222b      	movs	r2, #43	; 0x2b
 8004334:	e6c5      	b.n	80040c2 <_svfprintf_r+0x53a>
 8004336:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004338:	e6ca      	b.n	80040d0 <_svfprintf_r+0x548>
 800433a:	782a      	ldrb	r2, [r5, #0]
 800433c:	3501      	adds	r5, #1
 800433e:	701a      	strb	r2, [r3, #0]
 8004340:	3301      	adds	r3, #1
 8004342:	e6de      	b.n	8004102 <_svfprintf_r+0x57a>
 8004344:	2230      	movs	r2, #48	; 0x30
 8004346:	ab23      	add	r3, sp, #140	; 0x8c
 8004348:	18a4      	adds	r4, r4, r2
 800434a:	709a      	strb	r2, [r3, #2]
 800434c:	70dc      	strb	r4, [r3, #3]
 800434e:	aa24      	add	r2, sp, #144	; 0x90
 8004350:	e6db      	b.n	800410a <_svfprintf_r+0x582>
 8004352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004354:	2b00      	cmp	r3, #0
 8004356:	d102      	bne.n	800435e <_svfprintf_r+0x7d6>
 8004358:	3301      	adds	r3, #1
 800435a:	421e      	tst	r6, r3
 800435c:	d0e5      	beq.n	800432a <_svfprintf_r+0x7a2>
 800435e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004360:	3301      	adds	r3, #1
 8004362:	e7e0      	b.n	8004326 <_svfprintf_r+0x79e>
 8004364:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004368:	429a      	cmp	r2, r3
 800436a:	db06      	blt.n	800437a <_svfprintf_r+0x7f2>
 800436c:	07f3      	lsls	r3, r6, #31
 800436e:	d50e      	bpl.n	800438e <_svfprintf_r+0x806>
 8004370:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004372:	18d3      	adds	r3, r2, r3
 8004374:	2267      	movs	r2, #103	; 0x67
 8004376:	920d      	str	r2, [sp, #52]	; 0x34
 8004378:	e7d7      	b.n	800432a <_svfprintf_r+0x7a2>
 800437a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800437c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800437e:	185b      	adds	r3, r3, r1
 8004380:	2167      	movs	r1, #103	; 0x67
 8004382:	910d      	str	r1, [sp, #52]	; 0x34
 8004384:	2a00      	cmp	r2, #0
 8004386:	dcd0      	bgt.n	800432a <_svfprintf_r+0x7a2>
 8004388:	1a9b      	subs	r3, r3, r2
 800438a:	3301      	adds	r3, #1
 800438c:	e7cd      	b.n	800432a <_svfprintf_r+0x7a2>
 800438e:	0013      	movs	r3, r2
 8004390:	e7f0      	b.n	8004374 <_svfprintf_r+0x7ec>
 8004392:	2b00      	cmp	r3, #0
 8004394:	d003      	beq.n	800439e <_svfprintf_r+0x816>
 8004396:	231f      	movs	r3, #31
 8004398:	a918      	add	r1, sp, #96	; 0x60
 800439a:	185b      	adds	r3, r3, r1
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	1d2b      	adds	r3, r5, #4
 80043a0:	06b2      	lsls	r2, r6, #26
 80043a2:	d506      	bpl.n	80043b2 <_svfprintf_r+0x82a>
 80043a4:	682a      	ldr	r2, [r5, #0]
 80043a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80043a8:	6011      	str	r1, [r2, #0]
 80043aa:	17c9      	asrs	r1, r1, #31
 80043ac:	6051      	str	r1, [r2, #4]
 80043ae:	001d      	movs	r5, r3
 80043b0:	e421      	b.n	8003bf6 <_svfprintf_r+0x6e>
 80043b2:	06f2      	lsls	r2, r6, #27
 80043b4:	d503      	bpl.n	80043be <_svfprintf_r+0x836>
 80043b6:	682a      	ldr	r2, [r5, #0]
 80043b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80043ba:	6011      	str	r1, [r2, #0]
 80043bc:	e7f7      	b.n	80043ae <_svfprintf_r+0x826>
 80043be:	0672      	lsls	r2, r6, #25
 80043c0:	d5f9      	bpl.n	80043b6 <_svfprintf_r+0x82e>
 80043c2:	4669      	mov	r1, sp
 80043c4:	204c      	movs	r0, #76	; 0x4c
 80043c6:	1809      	adds	r1, r1, r0
 80043c8:	682a      	ldr	r2, [r5, #0]
 80043ca:	8809      	ldrh	r1, [r1, #0]
 80043cc:	8011      	strh	r1, [r2, #0]
 80043ce:	e7ee      	b.n	80043ae <_svfprintf_r+0x826>
 80043d0:	2310      	movs	r3, #16
 80043d2:	431e      	orrs	r6, r3
 80043d4:	2120      	movs	r1, #32
 80043d6:	4031      	ands	r1, r6
 80043d8:	d010      	beq.n	80043fc <_svfprintf_r+0x874>
 80043da:	2307      	movs	r3, #7
 80043dc:	3507      	adds	r5, #7
 80043de:	439d      	bics	r5, r3
 80043e0:	002b      	movs	r3, r5
 80043e2:	3308      	adds	r3, #8
 80043e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80043e6:	682b      	ldr	r3, [r5, #0]
 80043e8:	686c      	ldr	r4, [r5, #4]
 80043ea:	9306      	str	r3, [sp, #24]
 80043ec:	9407      	str	r4, [sp, #28]
 80043ee:	2300      	movs	r3, #0
 80043f0:	221f      	movs	r2, #31
 80043f2:	2100      	movs	r1, #0
 80043f4:	a818      	add	r0, sp, #96	; 0x60
 80043f6:	1812      	adds	r2, r2, r0
 80043f8:	7011      	strb	r1, [r2, #0]
 80043fa:	e4bf      	b.n	8003d7c <_svfprintf_r+0x1f4>
 80043fc:	2210      	movs	r2, #16
 80043fe:	1d28      	adds	r0, r5, #4
 8004400:	4032      	ands	r2, r6
 8004402:	d004      	beq.n	800440e <_svfprintf_r+0x886>
 8004404:	682b      	ldr	r3, [r5, #0]
 8004406:	900f      	str	r0, [sp, #60]	; 0x3c
 8004408:	9306      	str	r3, [sp, #24]
 800440a:	9107      	str	r1, [sp, #28]
 800440c:	e7ef      	b.n	80043ee <_svfprintf_r+0x866>
 800440e:	2340      	movs	r3, #64	; 0x40
 8004410:	900f      	str	r0, [sp, #60]	; 0x3c
 8004412:	4033      	ands	r3, r6
 8004414:	d004      	beq.n	8004420 <_svfprintf_r+0x898>
 8004416:	682b      	ldr	r3, [r5, #0]
 8004418:	9207      	str	r2, [sp, #28]
 800441a:	b29b      	uxth	r3, r3
 800441c:	9306      	str	r3, [sp, #24]
 800441e:	e7e6      	b.n	80043ee <_svfprintf_r+0x866>
 8004420:	682a      	ldr	r2, [r5, #0]
 8004422:	9307      	str	r3, [sp, #28]
 8004424:	9206      	str	r2, [sp, #24]
 8004426:	e7e3      	b.n	80043f0 <_svfprintf_r+0x868>
 8004428:	1d2b      	adds	r3, r5, #4
 800442a:	930f      	str	r3, [sp, #60]	; 0x3c
 800442c:	682b      	ldr	r3, [r5, #0]
 800442e:	2078      	movs	r0, #120	; 0x78
 8004430:	2130      	movs	r1, #48	; 0x30
 8004432:	9306      	str	r3, [sp, #24]
 8004434:	2300      	movs	r3, #0
 8004436:	aa20      	add	r2, sp, #128	; 0x80
 8004438:	7011      	strb	r1, [r2, #0]
 800443a:	7050      	strb	r0, [r2, #1]
 800443c:	4a20      	ldr	r2, [pc, #128]	; (80044c0 <_svfprintf_r+0x938>)
 800443e:	9307      	str	r3, [sp, #28]
 8004440:	3302      	adds	r3, #2
 8004442:	431e      	orrs	r6, r3
 8004444:	921a      	str	r2, [sp, #104]	; 0x68
 8004446:	900d      	str	r0, [sp, #52]	; 0x34
 8004448:	e7d2      	b.n	80043f0 <_svfprintf_r+0x868>
 800444a:	1d2b      	adds	r3, r5, #4
 800444c:	930f      	str	r3, [sp, #60]	; 0x3c
 800444e:	682b      	ldr	r3, [r5, #0]
 8004450:	2400      	movs	r4, #0
 8004452:	930c      	str	r3, [sp, #48]	; 0x30
 8004454:	231f      	movs	r3, #31
 8004456:	aa18      	add	r2, sp, #96	; 0x60
 8004458:	189b      	adds	r3, r3, r2
 800445a:	701c      	strb	r4, [r3, #0]
 800445c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800445e:	3301      	adds	r3, #1
 8004460:	d00b      	beq.n	800447a <_svfprintf_r+0x8f2>
 8004462:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004464:	0021      	movs	r1, r4
 8004466:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004468:	f001 fc8a 	bl	8005d80 <memchr>
 800446c:	42a0      	cmp	r0, r4
 800446e:	d100      	bne.n	8004472 <_svfprintf_r+0x8ea>
 8004470:	e0bd      	b.n	80045ee <_svfprintf_r+0xa66>
 8004472:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004474:	1ac3      	subs	r3, r0, r3
 8004476:	930b      	str	r3, [sp, #44]	; 0x2c
 8004478:	e58d      	b.n	8003f96 <_svfprintf_r+0x40e>
 800447a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800447c:	f7fb fe44 	bl	8000108 <strlen>
 8004480:	900b      	str	r0, [sp, #44]	; 0x2c
 8004482:	e588      	b.n	8003f96 <_svfprintf_r+0x40e>
 8004484:	2310      	movs	r3, #16
 8004486:	431e      	orrs	r6, r3
 8004488:	2320      	movs	r3, #32
 800448a:	4033      	ands	r3, r6
 800448c:	d00b      	beq.n	80044a6 <_svfprintf_r+0x91e>
 800448e:	2307      	movs	r3, #7
 8004490:	3507      	adds	r5, #7
 8004492:	439d      	bics	r5, r3
 8004494:	002b      	movs	r3, r5
 8004496:	3308      	adds	r3, #8
 8004498:	930f      	str	r3, [sp, #60]	; 0x3c
 800449a:	682b      	ldr	r3, [r5, #0]
 800449c:	686c      	ldr	r4, [r5, #4]
 800449e:	9306      	str	r3, [sp, #24]
 80044a0:	9407      	str	r4, [sp, #28]
 80044a2:	2301      	movs	r3, #1
 80044a4:	e7a4      	b.n	80043f0 <_svfprintf_r+0x868>
 80044a6:	2210      	movs	r2, #16
 80044a8:	1d29      	adds	r1, r5, #4
 80044aa:	4032      	ands	r2, r6
 80044ac:	d00a      	beq.n	80044c4 <_svfprintf_r+0x93c>
 80044ae:	910f      	str	r1, [sp, #60]	; 0x3c
 80044b0:	682a      	ldr	r2, [r5, #0]
 80044b2:	9307      	str	r3, [sp, #28]
 80044b4:	9206      	str	r2, [sp, #24]
 80044b6:	e7f4      	b.n	80044a2 <_svfprintf_r+0x91a>
 80044b8:	08006c14 	.word	0x08006c14
 80044bc:	08006c24 	.word	0x08006c24
 80044c0:	08006c01 	.word	0x08006c01
 80044c4:	2340      	movs	r3, #64	; 0x40
 80044c6:	910f      	str	r1, [sp, #60]	; 0x3c
 80044c8:	4033      	ands	r3, r6
 80044ca:	d0f1      	beq.n	80044b0 <_svfprintf_r+0x928>
 80044cc:	682b      	ldr	r3, [r5, #0]
 80044ce:	9207      	str	r2, [sp, #28]
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	9306      	str	r3, [sp, #24]
 80044d4:	e7e5      	b.n	80044a2 <_svfprintf_r+0x91a>
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <_svfprintf_r+0x95a>
 80044da:	231f      	movs	r3, #31
 80044dc:	a918      	add	r1, sp, #96	; 0x60
 80044de:	185b      	adds	r3, r3, r1
 80044e0:	701a      	strb	r2, [r3, #0]
 80044e2:	4baa      	ldr	r3, [pc, #680]	; (800478c <_svfprintf_r+0xc04>)
 80044e4:	e471      	b.n	8003dca <_svfprintf_r+0x242>
 80044e6:	2210      	movs	r2, #16
 80044e8:	1d29      	adds	r1, r5, #4
 80044ea:	4032      	ands	r2, r6
 80044ec:	d004      	beq.n	80044f8 <_svfprintf_r+0x970>
 80044ee:	910f      	str	r1, [sp, #60]	; 0x3c
 80044f0:	682a      	ldr	r2, [r5, #0]
 80044f2:	9307      	str	r3, [sp, #28]
 80044f4:	9206      	str	r2, [sp, #24]
 80044f6:	e477      	b.n	8003de8 <_svfprintf_r+0x260>
 80044f8:	2340      	movs	r3, #64	; 0x40
 80044fa:	910f      	str	r1, [sp, #60]	; 0x3c
 80044fc:	4033      	ands	r3, r6
 80044fe:	d0f7      	beq.n	80044f0 <_svfprintf_r+0x968>
 8004500:	682b      	ldr	r3, [r5, #0]
 8004502:	9207      	str	r2, [sp, #28]
 8004504:	b29b      	uxth	r3, r3
 8004506:	9306      	str	r3, [sp, #24]
 8004508:	e46e      	b.n	8003de8 <_svfprintf_r+0x260>
 800450a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800450c:	e38a      	b.n	8004c24 <_svfprintf_r+0x109c>
 800450e:	9b07      	ldr	r3, [sp, #28]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10a      	bne.n	800452a <_svfprintf_r+0x9a2>
 8004514:	9b06      	ldr	r3, [sp, #24]
 8004516:	2b09      	cmp	r3, #9
 8004518:	d807      	bhi.n	800452a <_svfprintf_r+0x9a2>
 800451a:	9b06      	ldr	r3, [sp, #24]
 800451c:	aa2c      	add	r2, sp, #176	; 0xb0
 800451e:	3330      	adds	r3, #48	; 0x30
 8004520:	77d3      	strb	r3, [r2, #31]
 8004522:	236f      	movs	r3, #111	; 0x6f
 8004524:	aa18      	add	r2, sp, #96	; 0x60
 8004526:	189b      	adds	r3, r3, r2
 8004528:	e39a      	b.n	8004c60 <_svfprintf_r+0x10d8>
 800452a:	ab34      	add	r3, sp, #208	; 0xd0
 800452c:	930c      	str	r3, [sp, #48]	; 0x30
 800452e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004530:	9806      	ldr	r0, [sp, #24]
 8004532:	9907      	ldr	r1, [sp, #28]
 8004534:	3b01      	subs	r3, #1
 8004536:	930c      	str	r3, [sp, #48]	; 0x30
 8004538:	220a      	movs	r2, #10
 800453a:	2300      	movs	r3, #0
 800453c:	f7fb ffbe 	bl	80004bc <__aeabi_uldivmod>
 8004540:	9806      	ldr	r0, [sp, #24]
 8004542:	9907      	ldr	r1, [sp, #28]
 8004544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004546:	3230      	adds	r2, #48	; 0x30
 8004548:	701a      	strb	r2, [r3, #0]
 800454a:	220a      	movs	r2, #10
 800454c:	2300      	movs	r3, #0
 800454e:	f7fb ffb5 	bl	80004bc <__aeabi_uldivmod>
 8004552:	9006      	str	r0, [sp, #24]
 8004554:	9107      	str	r1, [sp, #28]
 8004556:	9b06      	ldr	r3, [sp, #24]
 8004558:	9a07      	ldr	r2, [sp, #28]
 800455a:	4313      	orrs	r3, r2
 800455c:	d1e7      	bne.n	800452e <_svfprintf_r+0x9a6>
 800455e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004560:	ab34      	add	r3, sp, #208	; 0xd0
 8004562:	1a9b      	subs	r3, r3, r2
 8004564:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004566:	930b      	str	r3, [sp, #44]	; 0x2c
 8004568:	2300      	movs	r3, #0
 800456a:	002e      	movs	r6, r5
 800456c:	9310      	str	r3, [sp, #64]	; 0x40
 800456e:	e5ec      	b.n	800414a <_svfprintf_r+0x5c2>
 8004570:	2300      	movs	r3, #0
 8004572:	2400      	movs	r4, #0
 8004574:	9306      	str	r3, [sp, #24]
 8004576:	9407      	str	r4, [sp, #28]
 8004578:	200f      	movs	r0, #15
 800457a:	ab34      	add	r3, sp, #208	; 0xd0
 800457c:	930c      	str	r3, [sp, #48]	; 0x30
 800457e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004580:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004582:	3b01      	subs	r3, #1
 8004584:	930c      	str	r3, [sp, #48]	; 0x30
 8004586:	9b06      	ldr	r3, [sp, #24]
 8004588:	4003      	ands	r3, r0
 800458a:	5cd3      	ldrb	r3, [r2, r3]
 800458c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800458e:	7013      	strb	r3, [r2, #0]
 8004590:	9b07      	ldr	r3, [sp, #28]
 8004592:	0719      	lsls	r1, r3, #28
 8004594:	9b06      	ldr	r3, [sp, #24]
 8004596:	091a      	lsrs	r2, r3, #4
 8004598:	9b07      	ldr	r3, [sp, #28]
 800459a:	4311      	orrs	r1, r2
 800459c:	091b      	lsrs	r3, r3, #4
 800459e:	9307      	str	r3, [sp, #28]
 80045a0:	000b      	movs	r3, r1
 80045a2:	9a07      	ldr	r2, [sp, #28]
 80045a4:	9106      	str	r1, [sp, #24]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	d1e9      	bne.n	800457e <_svfprintf_r+0x9f6>
 80045aa:	e7d8      	b.n	800455e <_svfprintf_r+0x9d6>
 80045ac:	aa34      	add	r2, sp, #208	; 0xd0
 80045ae:	920c      	str	r2, [sp, #48]	; 0x30
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1d4      	bne.n	800455e <_svfprintf_r+0x9d6>
 80045b4:	07f3      	lsls	r3, r6, #31
 80045b6:	d5d2      	bpl.n	800455e <_svfprintf_r+0x9d6>
 80045b8:	2230      	movs	r2, #48	; 0x30
 80045ba:	ab2c      	add	r3, sp, #176	; 0xb0
 80045bc:	77da      	strb	r2, [r3, #31]
 80045be:	e7b0      	b.n	8004522 <_svfprintf_r+0x99a>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <_svfprintf_r+0xa44>
 80045c4:	231f      	movs	r3, #31
 80045c6:	a918      	add	r1, sp, #96	; 0x60
 80045c8:	185b      	adds	r3, r3, r1
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d100      	bne.n	80045d4 <_svfprintf_r+0xa4c>
 80045d2:	e2f6      	b.n	8004bc2 <_svfprintf_r+0x103a>
 80045d4:	2134      	movs	r1, #52	; 0x34
 80045d6:	466a      	mov	r2, sp
 80045d8:	1852      	adds	r2, r2, r1
 80045da:	7812      	ldrb	r2, [r2, #0]
 80045dc:	ab2a      	add	r3, sp, #168	; 0xa8
 80045de:	701a      	strb	r2, [r3, #0]
 80045e0:	221f      	movs	r2, #31
 80045e2:	2400      	movs	r4, #0
 80045e4:	a918      	add	r1, sp, #96	; 0x60
 80045e6:	1852      	adds	r2, r2, r1
 80045e8:	7014      	strb	r4, [r2, #0]
 80045ea:	950f      	str	r5, [sp, #60]	; 0x3c
 80045ec:	e473      	b.n	8003ed6 <_svfprintf_r+0x34e>
 80045ee:	0004      	movs	r4, r0
 80045f0:	e4d1      	b.n	8003f96 <_svfprintf_r+0x40e>
 80045f2:	2310      	movs	r3, #16
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80045f8:	3708      	adds	r7, #8
 80045fa:	3310      	adds	r3, #16
 80045fc:	9329      	str	r3, [sp, #164]	; 0xa4
 80045fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004600:	931d      	str	r3, [sp, #116]	; 0x74
 8004602:	3301      	adds	r3, #1
 8004604:	9328      	str	r3, [sp, #160]	; 0xa0
 8004606:	2b07      	cmp	r3, #7
 8004608:	dd08      	ble.n	800461c <_svfprintf_r+0xa94>
 800460a:	aa27      	add	r2, sp, #156	; 0x9c
 800460c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800460e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004610:	f001 fec6 	bl	80063a0 <__ssprint_r>
 8004614:	2800      	cmp	r0, #0
 8004616:	d000      	beq.n	800461a <_svfprintf_r+0xa92>
 8004618:	e2b4      	b.n	8004b84 <_svfprintf_r+0xffc>
 800461a:	af34      	add	r7, sp, #208	; 0xd0
 800461c:	3d10      	subs	r5, #16
 800461e:	e5b2      	b.n	8004186 <_svfprintf_r+0x5fe>
 8004620:	2310      	movs	r3, #16
 8004622:	607b      	str	r3, [r7, #4]
 8004624:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004626:	3708      	adds	r7, #8
 8004628:	3310      	adds	r3, #16
 800462a:	9329      	str	r3, [sp, #164]	; 0xa4
 800462c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800462e:	931b      	str	r3, [sp, #108]	; 0x6c
 8004630:	3301      	adds	r3, #1
 8004632:	9328      	str	r3, [sp, #160]	; 0xa0
 8004634:	2b07      	cmp	r3, #7
 8004636:	dd08      	ble.n	800464a <_svfprintf_r+0xac2>
 8004638:	aa27      	add	r2, sp, #156	; 0x9c
 800463a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800463c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800463e:	f001 feaf 	bl	80063a0 <__ssprint_r>
 8004642:	2800      	cmp	r0, #0
 8004644:	d000      	beq.n	8004648 <_svfprintf_r+0xac0>
 8004646:	e29d      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004648:	af34      	add	r7, sp, #208	; 0xd0
 800464a:	3d10      	subs	r5, #16
 800464c:	e5f5      	b.n	800423a <_svfprintf_r+0x6b2>
 800464e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004650:	607d      	str	r5, [r7, #4]
 8004652:	3310      	adds	r3, #16
 8004654:	9329      	str	r3, [sp, #164]	; 0xa4
 8004656:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004658:	3708      	adds	r7, #8
 800465a:	931b      	str	r3, [sp, #108]	; 0x6c
 800465c:	3301      	adds	r3, #1
 800465e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004660:	2b07      	cmp	r3, #7
 8004662:	dd08      	ble.n	8004676 <_svfprintf_r+0xaee>
 8004664:	aa27      	add	r2, sp, #156	; 0x9c
 8004666:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004668:	980a      	ldr	r0, [sp, #40]	; 0x28
 800466a:	f001 fe99 	bl	80063a0 <__ssprint_r>
 800466e:	2800      	cmp	r0, #0
 8004670:	d000      	beq.n	8004674 <_svfprintf_r+0xaec>
 8004672:	e287      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004674:	af34      	add	r7, sp, #208	; 0xd0
 8004676:	3c10      	subs	r4, #16
 8004678:	4b45      	ldr	r3, [pc, #276]	; (8004790 <_svfprintf_r+0xc08>)
 800467a:	603b      	str	r3, [r7, #0]
 800467c:	2c10      	cmp	r4, #16
 800467e:	dce6      	bgt.n	800464e <_svfprintf_r+0xac6>
 8004680:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004682:	607c      	str	r4, [r7, #4]
 8004684:	191c      	adds	r4, r3, r4
 8004686:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004688:	9429      	str	r4, [sp, #164]	; 0xa4
 800468a:	931b      	str	r3, [sp, #108]	; 0x6c
 800468c:	3301      	adds	r3, #1
 800468e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004690:	3708      	adds	r7, #8
 8004692:	2b07      	cmp	r3, #7
 8004694:	dc00      	bgt.n	8004698 <_svfprintf_r+0xb10>
 8004696:	e5f0      	b.n	800427a <_svfprintf_r+0x6f2>
 8004698:	aa27      	add	r2, sp, #156	; 0x9c
 800469a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800469c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800469e:	f001 fe7f 	bl	80063a0 <__ssprint_r>
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d000      	beq.n	80046a8 <_svfprintf_r+0xb20>
 80046a6:	e26d      	b.n	8004b84 <_svfprintf_r+0xffc>
 80046a8:	af34      	add	r7, sp, #208	; 0xd0
 80046aa:	e5e6      	b.n	800427a <_svfprintf_r+0x6f2>
 80046ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80046ae:	2b65      	cmp	r3, #101	; 0x65
 80046b0:	dc00      	bgt.n	80046b4 <_svfprintf_r+0xb2c>
 80046b2:	e1b0      	b.n	8004a16 <_svfprintf_r+0xe8e>
 80046b4:	2200      	movs	r2, #0
 80046b6:	2300      	movs	r3, #0
 80046b8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80046ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80046bc:	f7fb fed0 	bl	8000460 <__aeabi_dcmpeq>
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d069      	beq.n	8004798 <_svfprintf_r+0xc10>
 80046c4:	4b33      	ldr	r3, [pc, #204]	; (8004794 <_svfprintf_r+0xc0c>)
 80046c6:	603b      	str	r3, [r7, #0]
 80046c8:	2301      	movs	r3, #1
 80046ca:	607b      	str	r3, [r7, #4]
 80046cc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80046ce:	3708      	adds	r7, #8
 80046d0:	3301      	adds	r3, #1
 80046d2:	9329      	str	r3, [sp, #164]	; 0xa4
 80046d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80046d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80046d8:	3301      	adds	r3, #1
 80046da:	9328      	str	r3, [sp, #160]	; 0xa0
 80046dc:	2b07      	cmp	r3, #7
 80046de:	dd08      	ble.n	80046f2 <_svfprintf_r+0xb6a>
 80046e0:	aa27      	add	r2, sp, #156	; 0x9c
 80046e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80046e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80046e6:	f001 fe5b 	bl	80063a0 <__ssprint_r>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d000      	beq.n	80046f0 <_svfprintf_r+0xb68>
 80046ee:	e249      	b.n	8004b84 <_svfprintf_r+0xffc>
 80046f0:	af34      	add	r7, sp, #208	; 0xd0
 80046f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046f6:	4293      	cmp	r3, r2
 80046f8:	db02      	blt.n	8004700 <_svfprintf_r+0xb78>
 80046fa:	07f3      	lsls	r3, r6, #31
 80046fc:	d400      	bmi.n	8004700 <_svfprintf_r+0xb78>
 80046fe:	e5db      	b.n	80042b8 <_svfprintf_r+0x730>
 8004700:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004702:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004704:	4694      	mov	ip, r2
 8004706:	603b      	str	r3, [r7, #0]
 8004708:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800470e:	3708      	adds	r7, #8
 8004710:	4463      	add	r3, ip
 8004712:	9329      	str	r3, [sp, #164]	; 0xa4
 8004714:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004716:	930b      	str	r3, [sp, #44]	; 0x2c
 8004718:	3301      	adds	r3, #1
 800471a:	9328      	str	r3, [sp, #160]	; 0xa0
 800471c:	2b07      	cmp	r3, #7
 800471e:	dd08      	ble.n	8004732 <_svfprintf_r+0xbaa>
 8004720:	aa27      	add	r2, sp, #156	; 0x9c
 8004722:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004724:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004726:	f001 fe3b 	bl	80063a0 <__ssprint_r>
 800472a:	2800      	cmp	r0, #0
 800472c:	d000      	beq.n	8004730 <_svfprintf_r+0xba8>
 800472e:	e229      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004730:	af34      	add	r7, sp, #208	; 0xd0
 8004732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004734:	2510      	movs	r5, #16
 8004736:	1e5c      	subs	r4, r3, #1
 8004738:	2c00      	cmp	r4, #0
 800473a:	dc00      	bgt.n	800473e <_svfprintf_r+0xbb6>
 800473c:	e5bc      	b.n	80042b8 <_svfprintf_r+0x730>
 800473e:	4b14      	ldr	r3, [pc, #80]	; (8004790 <_svfprintf_r+0xc08>)
 8004740:	603b      	str	r3, [r7, #0]
 8004742:	2c10      	cmp	r4, #16
 8004744:	dc0b      	bgt.n	800475e <_svfprintf_r+0xbd6>
 8004746:	607c      	str	r4, [r7, #4]
 8004748:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800474a:	191c      	adds	r4, r3, r4
 800474c:	9429      	str	r4, [sp, #164]	; 0xa4
 800474e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004750:	930b      	str	r3, [sp, #44]	; 0x2c
 8004752:	3301      	adds	r3, #1
 8004754:	9328      	str	r3, [sp, #160]	; 0xa0
 8004756:	2b07      	cmp	r3, #7
 8004758:	dc00      	bgt.n	800475c <_svfprintf_r+0xbd4>
 800475a:	e086      	b.n	800486a <_svfprintf_r+0xce2>
 800475c:	e5a2      	b.n	80042a4 <_svfprintf_r+0x71c>
 800475e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004760:	607d      	str	r5, [r7, #4]
 8004762:	3310      	adds	r3, #16
 8004764:	9329      	str	r3, [sp, #164]	; 0xa4
 8004766:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004768:	3708      	adds	r7, #8
 800476a:	930b      	str	r3, [sp, #44]	; 0x2c
 800476c:	3301      	adds	r3, #1
 800476e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004770:	2b07      	cmp	r3, #7
 8004772:	dd08      	ble.n	8004786 <_svfprintf_r+0xbfe>
 8004774:	aa27      	add	r2, sp, #156	; 0x9c
 8004776:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004778:	980a      	ldr	r0, [sp, #40]	; 0x28
 800477a:	f001 fe11 	bl	80063a0 <__ssprint_r>
 800477e:	2800      	cmp	r0, #0
 8004780:	d000      	beq.n	8004784 <_svfprintf_r+0xbfc>
 8004782:	e1ff      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004784:	af34      	add	r7, sp, #208	; 0xd0
 8004786:	3c10      	subs	r4, #16
 8004788:	e7d9      	b.n	800473e <_svfprintf_r+0xbb6>
 800478a:	46c0      	nop			; (mov r8, r8)
 800478c:	08006c01 	.word	0x08006c01
 8004790:	08006c24 	.word	0x08006c24
 8004794:	08006c12 	.word	0x08006c12
 8004798:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800479a:	2b00      	cmp	r3, #0
 800479c:	dc7e      	bgt.n	800489c <_svfprintf_r+0xd14>
 800479e:	4bcf      	ldr	r3, [pc, #828]	; (8004adc <_svfprintf_r+0xf54>)
 80047a0:	603b      	str	r3, [r7, #0]
 80047a2:	2301      	movs	r3, #1
 80047a4:	607b      	str	r3, [r7, #4]
 80047a6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80047a8:	3708      	adds	r7, #8
 80047aa:	3301      	adds	r3, #1
 80047ac:	9329      	str	r3, [sp, #164]	; 0xa4
 80047ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80047b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80047b2:	3301      	adds	r3, #1
 80047b4:	9328      	str	r3, [sp, #160]	; 0xa0
 80047b6:	2b07      	cmp	r3, #7
 80047b8:	dd08      	ble.n	80047cc <_svfprintf_r+0xc44>
 80047ba:	aa27      	add	r2, sp, #156	; 0x9c
 80047bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80047c0:	f001 fdee 	bl	80063a0 <__ssprint_r>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	d000      	beq.n	80047ca <_svfprintf_r+0xc42>
 80047c8:	e1dc      	b.n	8004b84 <_svfprintf_r+0xffc>
 80047ca:	af34      	add	r7, sp, #208	; 0xd0
 80047cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d105      	bne.n	80047de <_svfprintf_r+0xc56>
 80047d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d102      	bne.n	80047de <_svfprintf_r+0xc56>
 80047d8:	07f3      	lsls	r3, r6, #31
 80047da:	d400      	bmi.n	80047de <_svfprintf_r+0xc56>
 80047dc:	e56c      	b.n	80042b8 <_svfprintf_r+0x730>
 80047de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047e0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80047e2:	4694      	mov	ip, r2
 80047e4:	603b      	str	r3, [r7, #0]
 80047e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047e8:	607b      	str	r3, [r7, #4]
 80047ea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80047ec:	3708      	adds	r7, #8
 80047ee:	4463      	add	r3, ip
 80047f0:	9329      	str	r3, [sp, #164]	; 0xa4
 80047f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80047f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80047f6:	3301      	adds	r3, #1
 80047f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80047fa:	2b07      	cmp	r3, #7
 80047fc:	dd08      	ble.n	8004810 <_svfprintf_r+0xc88>
 80047fe:	aa27      	add	r2, sp, #156	; 0x9c
 8004800:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004802:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004804:	f001 fdcc 	bl	80063a0 <__ssprint_r>
 8004808:	2800      	cmp	r0, #0
 800480a:	d000      	beq.n	800480e <_svfprintf_r+0xc86>
 800480c:	e1ba      	b.n	8004b84 <_svfprintf_r+0xffc>
 800480e:	af34      	add	r7, sp, #208	; 0xd0
 8004810:	9c21      	ldr	r4, [sp, #132]	; 0x84
 8004812:	2c00      	cmp	r4, #0
 8004814:	da19      	bge.n	800484a <_svfprintf_r+0xcc2>
 8004816:	2510      	movs	r5, #16
 8004818:	4264      	negs	r4, r4
 800481a:	4ab1      	ldr	r2, [pc, #708]	; (8004ae0 <_svfprintf_r+0xf58>)
 800481c:	603a      	str	r2, [r7, #0]
 800481e:	2c10      	cmp	r4, #16
 8004820:	dc25      	bgt.n	800486e <_svfprintf_r+0xce6>
 8004822:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004824:	607c      	str	r4, [r7, #4]
 8004826:	191c      	adds	r4, r3, r4
 8004828:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800482a:	9429      	str	r4, [sp, #164]	; 0xa4
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	3708      	adds	r7, #8
 8004830:	930b      	str	r3, [sp, #44]	; 0x2c
 8004832:	9228      	str	r2, [sp, #160]	; 0xa0
 8004834:	2a07      	cmp	r2, #7
 8004836:	dd08      	ble.n	800484a <_svfprintf_r+0xcc2>
 8004838:	aa27      	add	r2, sp, #156	; 0x9c
 800483a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800483c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800483e:	f001 fdaf 	bl	80063a0 <__ssprint_r>
 8004842:	2800      	cmp	r0, #0
 8004844:	d000      	beq.n	8004848 <_svfprintf_r+0xcc0>
 8004846:	e19d      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004848:	af34      	add	r7, sp, #208	; 0xd0
 800484a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800484c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800484e:	468c      	mov	ip, r1
 8004850:	603b      	str	r3, [r7, #0]
 8004852:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004854:	607b      	str	r3, [r7, #4]
 8004856:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004858:	4463      	add	r3, ip
 800485a:	9329      	str	r3, [sp, #164]	; 0xa4
 800485c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	930b      	str	r3, [sp, #44]	; 0x2c
 8004862:	9228      	str	r2, [sp, #160]	; 0xa0
 8004864:	2a07      	cmp	r2, #7
 8004866:	dd00      	ble.n	800486a <_svfprintf_r+0xce2>
 8004868:	e51c      	b.n	80042a4 <_svfprintf_r+0x71c>
 800486a:	3708      	adds	r7, #8
 800486c:	e524      	b.n	80042b8 <_svfprintf_r+0x730>
 800486e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004870:	607d      	str	r5, [r7, #4]
 8004872:	001a      	movs	r2, r3
 8004874:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004876:	3210      	adds	r2, #16
 8004878:	9229      	str	r2, [sp, #164]	; 0xa4
 800487a:	1c5a      	adds	r2, r3, #1
 800487c:	930b      	str	r3, [sp, #44]	; 0x2c
 800487e:	9228      	str	r2, [sp, #160]	; 0xa0
 8004880:	3708      	adds	r7, #8
 8004882:	2a07      	cmp	r2, #7
 8004884:	dd08      	ble.n	8004898 <_svfprintf_r+0xd10>
 8004886:	aa27      	add	r2, sp, #156	; 0x9c
 8004888:	9909      	ldr	r1, [sp, #36]	; 0x24
 800488a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800488c:	f001 fd88 	bl	80063a0 <__ssprint_r>
 8004890:	2800      	cmp	r0, #0
 8004892:	d000      	beq.n	8004896 <_svfprintf_r+0xd0e>
 8004894:	e176      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004896:	af34      	add	r7, sp, #208	; 0xd0
 8004898:	3c10      	subs	r4, #16
 800489a:	e7be      	b.n	800481a <_svfprintf_r+0xc92>
 800489c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800489e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048a0:	4294      	cmp	r4, r2
 80048a2:	dd00      	ble.n	80048a6 <_svfprintf_r+0xd1e>
 80048a4:	0014      	movs	r4, r2
 80048a6:	2c00      	cmp	r4, #0
 80048a8:	dd15      	ble.n	80048d6 <_svfprintf_r+0xd4e>
 80048aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80048ac:	607c      	str	r4, [r7, #4]
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80048b2:	3708      	adds	r7, #8
 80048b4:	191b      	adds	r3, r3, r4
 80048b6:	9329      	str	r3, [sp, #164]	; 0xa4
 80048b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80048ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80048bc:	3301      	adds	r3, #1
 80048be:	9328      	str	r3, [sp, #160]	; 0xa0
 80048c0:	2b07      	cmp	r3, #7
 80048c2:	dd08      	ble.n	80048d6 <_svfprintf_r+0xd4e>
 80048c4:	aa27      	add	r2, sp, #156	; 0x9c
 80048c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048c8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80048ca:	f001 fd69 	bl	80063a0 <__ssprint_r>
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d000      	beq.n	80048d4 <_svfprintf_r+0xd4c>
 80048d2:	e157      	b.n	8004b84 <_svfprintf_r+0xffc>
 80048d4:	af34      	add	r7, sp, #208	; 0xd0
 80048d6:	43e3      	mvns	r3, r4
 80048d8:	17db      	asrs	r3, r3, #31
 80048da:	401c      	ands	r4, r3
 80048dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80048de:	2510      	movs	r5, #16
 80048e0:	1b1c      	subs	r4, r3, r4
 80048e2:	2c00      	cmp	r4, #0
 80048e4:	dc7d      	bgt.n	80049e2 <_svfprintf_r+0xe5a>
 80048e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048ea:	4293      	cmp	r3, r2
 80048ec:	db01      	blt.n	80048f2 <_svfprintf_r+0xd6a>
 80048ee:	07f3      	lsls	r3, r6, #31
 80048f0:	d518      	bpl.n	8004924 <_svfprintf_r+0xd9c>
 80048f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80048f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80048f6:	4694      	mov	ip, r2
 80048f8:	603b      	str	r3, [r7, #0]
 80048fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80048fc:	607b      	str	r3, [r7, #4]
 80048fe:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004900:	3708      	adds	r7, #8
 8004902:	4463      	add	r3, ip
 8004904:	9329      	str	r3, [sp, #164]	; 0xa4
 8004906:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004908:	930b      	str	r3, [sp, #44]	; 0x2c
 800490a:	3301      	adds	r3, #1
 800490c:	9328      	str	r3, [sp, #160]	; 0xa0
 800490e:	2b07      	cmp	r3, #7
 8004910:	dd08      	ble.n	8004924 <_svfprintf_r+0xd9c>
 8004912:	aa27      	add	r2, sp, #156	; 0x9c
 8004914:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004916:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004918:	f001 fd42 	bl	80063a0 <__ssprint_r>
 800491c:	2800      	cmp	r0, #0
 800491e:	d000      	beq.n	8004922 <_svfprintf_r+0xd9a>
 8004920:	e130      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004922:	af34      	add	r7, sp, #208	; 0xd0
 8004924:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004926:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004928:	9921      	ldr	r1, [sp, #132]	; 0x84
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800492e:	1a54      	subs	r4, r2, r1
 8004930:	429c      	cmp	r4, r3
 8004932:	dd00      	ble.n	8004936 <_svfprintf_r+0xdae>
 8004934:	001c      	movs	r4, r3
 8004936:	2c00      	cmp	r4, #0
 8004938:	dd18      	ble.n	800496c <_svfprintf_r+0xde4>
 800493a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800493c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800493e:	4694      	mov	ip, r2
 8004940:	4463      	add	r3, ip
 8004942:	603b      	str	r3, [r7, #0]
 8004944:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004946:	607c      	str	r4, [r7, #4]
 8004948:	191b      	adds	r3, r3, r4
 800494a:	9329      	str	r3, [sp, #164]	; 0xa4
 800494c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800494e:	3708      	adds	r7, #8
 8004950:	930b      	str	r3, [sp, #44]	; 0x2c
 8004952:	3301      	adds	r3, #1
 8004954:	9328      	str	r3, [sp, #160]	; 0xa0
 8004956:	2b07      	cmp	r3, #7
 8004958:	dd08      	ble.n	800496c <_svfprintf_r+0xde4>
 800495a:	aa27      	add	r2, sp, #156	; 0x9c
 800495c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800495e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004960:	f001 fd1e 	bl	80063a0 <__ssprint_r>
 8004964:	2800      	cmp	r0, #0
 8004966:	d000      	beq.n	800496a <_svfprintf_r+0xde2>
 8004968:	e10c      	b.n	8004b84 <_svfprintf_r+0xffc>
 800496a:	af34      	add	r7, sp, #208	; 0xd0
 800496c:	43e3      	mvns	r3, r4
 800496e:	17db      	asrs	r3, r3, #31
 8004970:	401c      	ands	r4, r3
 8004972:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004976:	2510      	movs	r5, #16
 8004978:	1a9b      	subs	r3, r3, r2
 800497a:	1b1c      	subs	r4, r3, r4
 800497c:	2c00      	cmp	r4, #0
 800497e:	dc00      	bgt.n	8004982 <_svfprintf_r+0xdfa>
 8004980:	e49a      	b.n	80042b8 <_svfprintf_r+0x730>
 8004982:	4b57      	ldr	r3, [pc, #348]	; (8004ae0 <_svfprintf_r+0xf58>)
 8004984:	603b      	str	r3, [r7, #0]
 8004986:	2c10      	cmp	r4, #16
 8004988:	dc00      	bgt.n	800498c <_svfprintf_r+0xe04>
 800498a:	e6dc      	b.n	8004746 <_svfprintf_r+0xbbe>
 800498c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800498e:	607d      	str	r5, [r7, #4]
 8004990:	3310      	adds	r3, #16
 8004992:	9329      	str	r3, [sp, #164]	; 0xa4
 8004994:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004996:	3708      	adds	r7, #8
 8004998:	930b      	str	r3, [sp, #44]	; 0x2c
 800499a:	3301      	adds	r3, #1
 800499c:	9328      	str	r3, [sp, #160]	; 0xa0
 800499e:	2b07      	cmp	r3, #7
 80049a0:	dd08      	ble.n	80049b4 <_svfprintf_r+0xe2c>
 80049a2:	aa27      	add	r2, sp, #156	; 0x9c
 80049a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80049a8:	f001 fcfa 	bl	80063a0 <__ssprint_r>
 80049ac:	2800      	cmp	r0, #0
 80049ae:	d000      	beq.n	80049b2 <_svfprintf_r+0xe2a>
 80049b0:	e0e8      	b.n	8004b84 <_svfprintf_r+0xffc>
 80049b2:	af34      	add	r7, sp, #208	; 0xd0
 80049b4:	3c10      	subs	r4, #16
 80049b6:	e7e4      	b.n	8004982 <_svfprintf_r+0xdfa>
 80049b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80049ba:	607d      	str	r5, [r7, #4]
 80049bc:	3310      	adds	r3, #16
 80049be:	9329      	str	r3, [sp, #164]	; 0xa4
 80049c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80049c2:	3708      	adds	r7, #8
 80049c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80049c6:	3301      	adds	r3, #1
 80049c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80049ca:	2b07      	cmp	r3, #7
 80049cc:	dd08      	ble.n	80049e0 <_svfprintf_r+0xe58>
 80049ce:	aa27      	add	r2, sp, #156	; 0x9c
 80049d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80049d4:	f001 fce4 	bl	80063a0 <__ssprint_r>
 80049d8:	2800      	cmp	r0, #0
 80049da:	d000      	beq.n	80049de <_svfprintf_r+0xe56>
 80049dc:	e0d2      	b.n	8004b84 <_svfprintf_r+0xffc>
 80049de:	af34      	add	r7, sp, #208	; 0xd0
 80049e0:	3c10      	subs	r4, #16
 80049e2:	4b3f      	ldr	r3, [pc, #252]	; (8004ae0 <_svfprintf_r+0xf58>)
 80049e4:	603b      	str	r3, [r7, #0]
 80049e6:	2c10      	cmp	r4, #16
 80049e8:	dce6      	bgt.n	80049b8 <_svfprintf_r+0xe30>
 80049ea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80049ec:	607c      	str	r4, [r7, #4]
 80049ee:	191c      	adds	r4, r3, r4
 80049f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80049f2:	9429      	str	r4, [sp, #164]	; 0xa4
 80049f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80049f6:	3301      	adds	r3, #1
 80049f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80049fa:	3708      	adds	r7, #8
 80049fc:	2b07      	cmp	r3, #7
 80049fe:	dc00      	bgt.n	8004a02 <_svfprintf_r+0xe7a>
 8004a00:	e771      	b.n	80048e6 <_svfprintf_r+0xd5e>
 8004a02:	aa27      	add	r2, sp, #156	; 0x9c
 8004a04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a06:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a08:	f001 fcca 	bl	80063a0 <__ssprint_r>
 8004a0c:	2800      	cmp	r0, #0
 8004a0e:	d000      	beq.n	8004a12 <_svfprintf_r+0xe8a>
 8004a10:	e0b8      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004a12:	af34      	add	r7, sp, #208	; 0xd0
 8004a14:	e767      	b.n	80048e6 <_svfprintf_r+0xd5e>
 8004a16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	dc03      	bgt.n	8004a24 <_svfprintf_r+0xe9c>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	421e      	tst	r6, r3
 8004a20:	d100      	bne.n	8004a24 <_svfprintf_r+0xe9c>
 8004a22:	e087      	b.n	8004b34 <_svfprintf_r+0xfac>
 8004a24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	2301      	movs	r3, #1
 8004a2a:	607b      	str	r3, [r7, #4]
 8004a2c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004a2e:	3708      	adds	r7, #8
 8004a30:	3301      	adds	r3, #1
 8004a32:	9329      	str	r3, [sp, #164]	; 0xa4
 8004a34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004a36:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a38:	3301      	adds	r3, #1
 8004a3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8004a3c:	2b07      	cmp	r3, #7
 8004a3e:	dd08      	ble.n	8004a52 <_svfprintf_r+0xeca>
 8004a40:	aa27      	add	r2, sp, #156	; 0x9c
 8004a42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a44:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a46:	f001 fcab 	bl	80063a0 <__ssprint_r>
 8004a4a:	2800      	cmp	r0, #0
 8004a4c:	d000      	beq.n	8004a50 <_svfprintf_r+0xec8>
 8004a4e:	e099      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004a50:	af34      	add	r7, sp, #208	; 0xd0
 8004a52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a54:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004a56:	4694      	mov	ip, r2
 8004a58:	603b      	str	r3, [r7, #0]
 8004a5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a5c:	607b      	str	r3, [r7, #4]
 8004a5e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004a60:	3708      	adds	r7, #8
 8004a62:	4463      	add	r3, ip
 8004a64:	9329      	str	r3, [sp, #164]	; 0xa4
 8004a66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004a68:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	9328      	str	r3, [sp, #160]	; 0xa0
 8004a6e:	2b07      	cmp	r3, #7
 8004a70:	dd08      	ble.n	8004a84 <_svfprintf_r+0xefc>
 8004a72:	aa27      	add	r2, sp, #156	; 0x9c
 8004a74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a76:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a78:	f001 fc92 	bl	80063a0 <__ssprint_r>
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	d000      	beq.n	8004a82 <_svfprintf_r+0xefa>
 8004a80:	e080      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004a82:	af34      	add	r7, sp, #208	; 0xd0
 8004a84:	2300      	movs	r3, #0
 8004a86:	2200      	movs	r2, #0
 8004a88:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004a8a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004a8c:	f7fb fce8 	bl	8000460 <__aeabi_dcmpeq>
 8004a90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a92:	1e5d      	subs	r5, r3, #1
 8004a94:	2800      	cmp	r0, #0
 8004a96:	d125      	bne.n	8004ae4 <_svfprintf_r+0xf5c>
 8004a98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004aa2:	607d      	str	r5, [r7, #4]
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	189b      	adds	r3, r3, r2
 8004aa8:	9329      	str	r3, [sp, #164]	; 0xa4
 8004aaa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004aac:	3708      	adds	r7, #8
 8004aae:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	9328      	str	r3, [sp, #160]	; 0xa0
 8004ab4:	2b07      	cmp	r3, #7
 8004ab6:	dd07      	ble.n	8004ac8 <_svfprintf_r+0xf40>
 8004ab8:	aa27      	add	r2, sp, #156	; 0x9c
 8004aba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004abc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004abe:	f001 fc6f 	bl	80063a0 <__ssprint_r>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d15e      	bne.n	8004b84 <_svfprintf_r+0xffc>
 8004ac6:	af34      	add	r7, sp, #208	; 0xd0
 8004ac8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004aca:	ab23      	add	r3, sp, #140	; 0x8c
 8004acc:	4694      	mov	ip, r2
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ad2:	607b      	str	r3, [r7, #4]
 8004ad4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004ad6:	4463      	add	r3, ip
 8004ad8:	9329      	str	r3, [sp, #164]	; 0xa4
 8004ada:	e638      	b.n	800474e <_svfprintf_r+0xbc6>
 8004adc:	08006c12 	.word	0x08006c12
 8004ae0:	08006c24 	.word	0x08006c24
 8004ae4:	2410      	movs	r4, #16
 8004ae6:	2d00      	cmp	r5, #0
 8004ae8:	ddee      	ble.n	8004ac8 <_svfprintf_r+0xf40>
 8004aea:	4b5e      	ldr	r3, [pc, #376]	; (8004c64 <_svfprintf_r+0x10dc>)
 8004aec:	603b      	str	r3, [r7, #0]
 8004aee:	2d10      	cmp	r5, #16
 8004af0:	dc0b      	bgt.n	8004b0a <_svfprintf_r+0xf82>
 8004af2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004af4:	607d      	str	r5, [r7, #4]
 8004af6:	195d      	adds	r5, r3, r5
 8004af8:	9529      	str	r5, [sp, #164]	; 0xa4
 8004afa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004afc:	930b      	str	r3, [sp, #44]	; 0x2c
 8004afe:	3301      	adds	r3, #1
 8004b00:	9328      	str	r3, [sp, #160]	; 0xa0
 8004b02:	2b07      	cmp	r3, #7
 8004b04:	dcd8      	bgt.n	8004ab8 <_svfprintf_r+0xf30>
 8004b06:	3708      	adds	r7, #8
 8004b08:	e7de      	b.n	8004ac8 <_svfprintf_r+0xf40>
 8004b0a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004b0c:	607c      	str	r4, [r7, #4]
 8004b0e:	3310      	adds	r3, #16
 8004b10:	9329      	str	r3, [sp, #164]	; 0xa4
 8004b12:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004b14:	3708      	adds	r7, #8
 8004b16:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b18:	3301      	adds	r3, #1
 8004b1a:	9328      	str	r3, [sp, #160]	; 0xa0
 8004b1c:	2b07      	cmp	r3, #7
 8004b1e:	dd07      	ble.n	8004b30 <_svfprintf_r+0xfa8>
 8004b20:	aa27      	add	r2, sp, #156	; 0x9c
 8004b22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b24:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004b26:	f001 fc3b 	bl	80063a0 <__ssprint_r>
 8004b2a:	2800      	cmp	r0, #0
 8004b2c:	d12a      	bne.n	8004b84 <_svfprintf_r+0xffc>
 8004b2e:	af34      	add	r7, sp, #208	; 0xd0
 8004b30:	3d10      	subs	r5, #16
 8004b32:	e7da      	b.n	8004aea <_svfprintf_r+0xf62>
 8004b34:	607b      	str	r3, [r7, #4]
 8004b36:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004b38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	603a      	str	r2, [r7, #0]
 8004b3e:	9329      	str	r3, [sp, #164]	; 0xa4
 8004b40:	e7db      	b.n	8004afa <_svfprintf_r+0xf72>
 8004b42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b44:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004b46:	2510      	movs	r5, #16
 8004b48:	1a9c      	subs	r4, r3, r2
 8004b4a:	2c00      	cmp	r4, #0
 8004b4c:	dc01      	bgt.n	8004b52 <_svfprintf_r+0xfca>
 8004b4e:	f7ff fbb7 	bl	80042c0 <_svfprintf_r+0x738>
 8004b52:	4b45      	ldr	r3, [pc, #276]	; (8004c68 <_svfprintf_r+0x10e0>)
 8004b54:	603b      	str	r3, [r7, #0]
 8004b56:	2c10      	cmp	r4, #16
 8004b58:	dc1e      	bgt.n	8004b98 <_svfprintf_r+0x1010>
 8004b5a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004b5c:	607c      	str	r4, [r7, #4]
 8004b5e:	191c      	adds	r4, r3, r4
 8004b60:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004b62:	9429      	str	r4, [sp, #164]	; 0xa4
 8004b64:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b66:	3301      	adds	r3, #1
 8004b68:	9328      	str	r3, [sp, #160]	; 0xa0
 8004b6a:	2b07      	cmp	r3, #7
 8004b6c:	dc01      	bgt.n	8004b72 <_svfprintf_r+0xfea>
 8004b6e:	f7ff fba7 	bl	80042c0 <_svfprintf_r+0x738>
 8004b72:	aa27      	add	r2, sp, #156	; 0x9c
 8004b74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b76:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004b78:	f001 fc12 	bl	80063a0 <__ssprint_r>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	d101      	bne.n	8004b84 <_svfprintf_r+0xffc>
 8004b80:	f7ff fb9e 	bl	80042c0 <_svfprintf_r+0x738>
 8004b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b86:	899b      	ldrh	r3, [r3, #12]
 8004b88:	065b      	lsls	r3, r3, #25
 8004b8a:	d401      	bmi.n	8004b90 <_svfprintf_r+0x1008>
 8004b8c:	f7ff f821 	bl	8003bd2 <_svfprintf_r+0x4a>
 8004b90:	2301      	movs	r3, #1
 8004b92:	425b      	negs	r3, r3
 8004b94:	f7ff f81c 	bl	8003bd0 <_svfprintf_r+0x48>
 8004b98:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004b9a:	607d      	str	r5, [r7, #4]
 8004b9c:	3310      	adds	r3, #16
 8004b9e:	9329      	str	r3, [sp, #164]	; 0xa4
 8004ba0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004ba2:	3708      	adds	r7, #8
 8004ba4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	9328      	str	r3, [sp, #160]	; 0xa0
 8004baa:	2b07      	cmp	r3, #7
 8004bac:	dd07      	ble.n	8004bbe <_svfprintf_r+0x1036>
 8004bae:	aa27      	add	r2, sp, #156	; 0x9c
 8004bb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bb2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004bb4:	f001 fbf4 	bl	80063a0 <__ssprint_r>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d1e3      	bne.n	8004b84 <_svfprintf_r+0xffc>
 8004bbc:	af34      	add	r7, sp, #208	; 0xd0
 8004bbe:	3c10      	subs	r4, #16
 8004bc0:	e7c7      	b.n	8004b52 <_svfprintf_r+0xfca>
 8004bc2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004bc4:	9306      	str	r3, [sp, #24]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0dc      	beq.n	8004b84 <_svfprintf_r+0xffc>
 8004bca:	aa27      	add	r2, sp, #156	; 0x9c
 8004bcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bce:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004bd0:	f001 fbe6 	bl	80063a0 <__ssprint_r>
 8004bd4:	e7d6      	b.n	8004b84 <_svfprintf_r+0xffc>
 8004bd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004bd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004bda:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004bdc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004bde:	f7fd fa27 	bl	8002030 <__aeabi_dcmpun>
 8004be2:	2800      	cmp	r0, #0
 8004be4:	d101      	bne.n	8004bea <_svfprintf_r+0x1062>
 8004be6:	f7ff f9d8 	bl	8003f9a <_svfprintf_r+0x412>
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <_svfprintf_r+0x10e4>)
 8004bec:	930c      	str	r3, [sp, #48]	; 0x30
 8004bee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bf0:	2b47      	cmp	r3, #71	; 0x47
 8004bf2:	dd01      	ble.n	8004bf8 <_svfprintf_r+0x1070>
 8004bf4:	f7ff f9ca 	bl	8003f8c <_svfprintf_r+0x404>
 8004bf8:	4b1d      	ldr	r3, [pc, #116]	; (8004c70 <_svfprintf_r+0x10e8>)
 8004bfa:	f7ff f9c6 	bl	8003f8a <_svfprintf_r+0x402>
 8004bfe:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004c00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c02:	1a9b      	subs	r3, r3, r2
 8004c04:	930e      	str	r3, [sp, #56]	; 0x38
 8004c06:	f7ff fa43 	bl	8004090 <_svfprintf_r+0x508>
 8004c0a:	0035      	movs	r5, r6
 8004c0c:	2a00      	cmp	r2, #0
 8004c0e:	d101      	bne.n	8004c14 <_svfprintf_r+0x108c>
 8004c10:	f7ff f8c8 	bl	8003da4 <_svfprintf_r+0x21c>
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d100      	bne.n	8004c1a <_svfprintf_r+0x1092>
 8004c18:	e479      	b.n	800450e <_svfprintf_r+0x986>
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d100      	bne.n	8004c20 <_svfprintf_r+0x1098>
 8004c1e:	e4ab      	b.n	8004578 <_svfprintf_r+0x9f0>
 8004c20:	2607      	movs	r6, #7
 8004c22:	ab34      	add	r3, sp, #208	; 0xd0
 8004c24:	1e5a      	subs	r2, r3, #1
 8004c26:	920c      	str	r2, [sp, #48]	; 0x30
 8004c28:	9a06      	ldr	r2, [sp, #24]
 8004c2a:	1e59      	subs	r1, r3, #1
 8004c2c:	4032      	ands	r2, r6
 8004c2e:	3230      	adds	r2, #48	; 0x30
 8004c30:	700a      	strb	r2, [r1, #0]
 8004c32:	9907      	ldr	r1, [sp, #28]
 8004c34:	074c      	lsls	r4, r1, #29
 8004c36:	9906      	ldr	r1, [sp, #24]
 8004c38:	08c8      	lsrs	r0, r1, #3
 8004c3a:	9907      	ldr	r1, [sp, #28]
 8004c3c:	4304      	orrs	r4, r0
 8004c3e:	08c9      	lsrs	r1, r1, #3
 8004c40:	9107      	str	r1, [sp, #28]
 8004c42:	0021      	movs	r1, r4
 8004c44:	9807      	ldr	r0, [sp, #28]
 8004c46:	9406      	str	r4, [sp, #24]
 8004c48:	4301      	orrs	r1, r0
 8004c4a:	d000      	beq.n	8004c4e <_svfprintf_r+0x10c6>
 8004c4c:	e45d      	b.n	800450a <_svfprintf_r+0x982>
 8004c4e:	07e9      	lsls	r1, r5, #31
 8004c50:	d400      	bmi.n	8004c54 <_svfprintf_r+0x10cc>
 8004c52:	e484      	b.n	800455e <_svfprintf_r+0x9d6>
 8004c54:	2a30      	cmp	r2, #48	; 0x30
 8004c56:	d100      	bne.n	8004c5a <_svfprintf_r+0x10d2>
 8004c58:	e481      	b.n	800455e <_svfprintf_r+0x9d6>
 8004c5a:	2230      	movs	r2, #48	; 0x30
 8004c5c:	3b02      	subs	r3, #2
 8004c5e:	701a      	strb	r2, [r3, #0]
 8004c60:	930c      	str	r3, [sp, #48]	; 0x30
 8004c62:	e47c      	b.n	800455e <_svfprintf_r+0x9d6>
 8004c64:	08006c24 	.word	0x08006c24
 8004c68:	08006c14 	.word	0x08006c14
 8004c6c:	08006bec 	.word	0x08006bec
 8004c70:	08006be8 	.word	0x08006be8

08004c74 <quorem>:
 8004c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c76:	6903      	ldr	r3, [r0, #16]
 8004c78:	690c      	ldr	r4, [r1, #16]
 8004c7a:	b089      	sub	sp, #36	; 0x24
 8004c7c:	0007      	movs	r7, r0
 8004c7e:	9105      	str	r1, [sp, #20]
 8004c80:	2600      	movs	r6, #0
 8004c82:	429c      	cmp	r4, r3
 8004c84:	dc6d      	bgt.n	8004d62 <quorem+0xee>
 8004c86:	000b      	movs	r3, r1
 8004c88:	3c01      	subs	r4, #1
 8004c8a:	3314      	adds	r3, #20
 8004c8c:	00a5      	lsls	r5, r4, #2
 8004c8e:	9303      	str	r3, [sp, #12]
 8004c90:	195b      	adds	r3, r3, r5
 8004c92:	9304      	str	r3, [sp, #16]
 8004c94:	0003      	movs	r3, r0
 8004c96:	3314      	adds	r3, #20
 8004c98:	9302      	str	r3, [sp, #8]
 8004c9a:	195d      	adds	r5, r3, r5
 8004c9c:	9b04      	ldr	r3, [sp, #16]
 8004c9e:	6828      	ldr	r0, [r5, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	1c59      	adds	r1, r3, #1
 8004ca4:	9301      	str	r3, [sp, #4]
 8004ca6:	f7fb fa55 	bl	8000154 <__udivsi3>
 8004caa:	9001      	str	r0, [sp, #4]
 8004cac:	42b0      	cmp	r0, r6
 8004cae:	d02d      	beq.n	8004d0c <quorem+0x98>
 8004cb0:	9b03      	ldr	r3, [sp, #12]
 8004cb2:	9802      	ldr	r0, [sp, #8]
 8004cb4:	469c      	mov	ip, r3
 8004cb6:	9606      	str	r6, [sp, #24]
 8004cb8:	4662      	mov	r2, ip
 8004cba:	ca08      	ldmia	r2!, {r3}
 8004cbc:	4694      	mov	ip, r2
 8004cbe:	9a01      	ldr	r2, [sp, #4]
 8004cc0:	b299      	uxth	r1, r3
 8004cc2:	4351      	muls	r1, r2
 8004cc4:	0c1b      	lsrs	r3, r3, #16
 8004cc6:	4353      	muls	r3, r2
 8004cc8:	1989      	adds	r1, r1, r6
 8004cca:	0c0a      	lsrs	r2, r1, #16
 8004ccc:	189b      	adds	r3, r3, r2
 8004cce:	9307      	str	r3, [sp, #28]
 8004cd0:	8802      	ldrh	r2, [r0, #0]
 8004cd2:	0c1e      	lsrs	r6, r3, #16
 8004cd4:	9b06      	ldr	r3, [sp, #24]
 8004cd6:	b289      	uxth	r1, r1
 8004cd8:	18d2      	adds	r2, r2, r3
 8004cda:	6803      	ldr	r3, [r0, #0]
 8004cdc:	1a52      	subs	r2, r2, r1
 8004cde:	0c19      	lsrs	r1, r3, #16
 8004ce0:	466b      	mov	r3, sp
 8004ce2:	8b9b      	ldrh	r3, [r3, #28]
 8004ce4:	1acb      	subs	r3, r1, r3
 8004ce6:	1411      	asrs	r1, r2, #16
 8004ce8:	185b      	adds	r3, r3, r1
 8004cea:	1419      	asrs	r1, r3, #16
 8004cec:	b292      	uxth	r2, r2
 8004cee:	041b      	lsls	r3, r3, #16
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	9b04      	ldr	r3, [sp, #16]
 8004cf4:	9106      	str	r1, [sp, #24]
 8004cf6:	c004      	stmia	r0!, {r2}
 8004cf8:	4563      	cmp	r3, ip
 8004cfa:	d2dd      	bcs.n	8004cb8 <quorem+0x44>
 8004cfc:	682b      	ldr	r3, [r5, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d104      	bne.n	8004d0c <quorem+0x98>
 8004d02:	9b02      	ldr	r3, [sp, #8]
 8004d04:	3d04      	subs	r5, #4
 8004d06:	42ab      	cmp	r3, r5
 8004d08:	d32e      	bcc.n	8004d68 <quorem+0xf4>
 8004d0a:	613c      	str	r4, [r7, #16]
 8004d0c:	9905      	ldr	r1, [sp, #20]
 8004d0e:	0038      	movs	r0, r7
 8004d10:	f001 fa63 	bl	80061da <__mcmp>
 8004d14:	2800      	cmp	r0, #0
 8004d16:	db23      	blt.n	8004d60 <quorem+0xec>
 8004d18:	2500      	movs	r5, #0
 8004d1a:	9b01      	ldr	r3, [sp, #4]
 8004d1c:	9802      	ldr	r0, [sp, #8]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	9903      	ldr	r1, [sp, #12]
 8004d22:	9301      	str	r3, [sp, #4]
 8004d24:	c908      	ldmia	r1!, {r3}
 8004d26:	8802      	ldrh	r2, [r0, #0]
 8004d28:	1955      	adds	r5, r2, r5
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	1aaa      	subs	r2, r5, r2
 8004d2e:	6805      	ldr	r5, [r0, #0]
 8004d30:	0c1b      	lsrs	r3, r3, #16
 8004d32:	0c2d      	lsrs	r5, r5, #16
 8004d34:	1aeb      	subs	r3, r5, r3
 8004d36:	1415      	asrs	r5, r2, #16
 8004d38:	195b      	adds	r3, r3, r5
 8004d3a:	141d      	asrs	r5, r3, #16
 8004d3c:	b292      	uxth	r2, r2
 8004d3e:	041b      	lsls	r3, r3, #16
 8004d40:	4313      	orrs	r3, r2
 8004d42:	c008      	stmia	r0!, {r3}
 8004d44:	9b04      	ldr	r3, [sp, #16]
 8004d46:	428b      	cmp	r3, r1
 8004d48:	d2ec      	bcs.n	8004d24 <quorem+0xb0>
 8004d4a:	9a02      	ldr	r2, [sp, #8]
 8004d4c:	00a3      	lsls	r3, r4, #2
 8004d4e:	18d3      	adds	r3, r2, r3
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	2a00      	cmp	r2, #0
 8004d54:	d104      	bne.n	8004d60 <quorem+0xec>
 8004d56:	9a02      	ldr	r2, [sp, #8]
 8004d58:	3b04      	subs	r3, #4
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d309      	bcc.n	8004d72 <quorem+0xfe>
 8004d5e:	613c      	str	r4, [r7, #16]
 8004d60:	9e01      	ldr	r6, [sp, #4]
 8004d62:	0030      	movs	r0, r6
 8004d64:	b009      	add	sp, #36	; 0x24
 8004d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d68:	682b      	ldr	r3, [r5, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1cd      	bne.n	8004d0a <quorem+0x96>
 8004d6e:	3c01      	subs	r4, #1
 8004d70:	e7c7      	b.n	8004d02 <quorem+0x8e>
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	2a00      	cmp	r2, #0
 8004d76:	d1f2      	bne.n	8004d5e <quorem+0xea>
 8004d78:	3c01      	subs	r4, #1
 8004d7a:	e7ec      	b.n	8004d56 <quorem+0xe2>

08004d7c <_dtoa_r>:
 8004d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d7e:	0016      	movs	r6, r2
 8004d80:	001f      	movs	r7, r3
 8004d82:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004d84:	b09d      	sub	sp, #116	; 0x74
 8004d86:	9004      	str	r0, [sp, #16]
 8004d88:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8004d8a:	9606      	str	r6, [sp, #24]
 8004d8c:	9707      	str	r7, [sp, #28]
 8004d8e:	2c00      	cmp	r4, #0
 8004d90:	d108      	bne.n	8004da4 <_dtoa_r+0x28>
 8004d92:	2010      	movs	r0, #16
 8004d94:	f000 fde6 	bl	8005964 <malloc>
 8004d98:	9b04      	ldr	r3, [sp, #16]
 8004d9a:	6258      	str	r0, [r3, #36]	; 0x24
 8004d9c:	6044      	str	r4, [r0, #4]
 8004d9e:	6084      	str	r4, [r0, #8]
 8004da0:	6004      	str	r4, [r0, #0]
 8004da2:	60c4      	str	r4, [r0, #12]
 8004da4:	9b04      	ldr	r3, [sp, #16]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	6819      	ldr	r1, [r3, #0]
 8004daa:	2900      	cmp	r1, #0
 8004dac:	d00b      	beq.n	8004dc6 <_dtoa_r+0x4a>
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	2301      	movs	r3, #1
 8004db2:	4093      	lsls	r3, r2
 8004db4:	604a      	str	r2, [r1, #4]
 8004db6:	608b      	str	r3, [r1, #8]
 8004db8:	9804      	ldr	r0, [sp, #16]
 8004dba:	f001 f835 	bl	8005e28 <_Bfree>
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	9b04      	ldr	r3, [sp, #16]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	601a      	str	r2, [r3, #0]
 8004dc6:	9b07      	ldr	r3, [sp, #28]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	da1f      	bge.n	8004e0c <_dtoa_r+0x90>
 8004dcc:	2301      	movs	r3, #1
 8004dce:	602b      	str	r3, [r5, #0]
 8004dd0:	007b      	lsls	r3, r7, #1
 8004dd2:	085b      	lsrs	r3, r3, #1
 8004dd4:	9307      	str	r3, [sp, #28]
 8004dd6:	9c07      	ldr	r4, [sp, #28]
 8004dd8:	4bb7      	ldr	r3, [pc, #732]	; (80050b8 <_dtoa_r+0x33c>)
 8004dda:	0022      	movs	r2, r4
 8004ddc:	9319      	str	r3, [sp, #100]	; 0x64
 8004dde:	401a      	ands	r2, r3
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d116      	bne.n	8004e12 <_dtoa_r+0x96>
 8004de4:	4bb5      	ldr	r3, [pc, #724]	; (80050bc <_dtoa_r+0x340>)
 8004de6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004de8:	6013      	str	r3, [r2, #0]
 8004dea:	9b06      	ldr	r3, [sp, #24]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d103      	bne.n	8004df8 <_dtoa_r+0x7c>
 8004df0:	0324      	lsls	r4, r4, #12
 8004df2:	d101      	bne.n	8004df8 <_dtoa_r+0x7c>
 8004df4:	f000 fd91 	bl	800591a <_dtoa_r+0xb9e>
 8004df8:	4bb1      	ldr	r3, [pc, #708]	; (80050c0 <_dtoa_r+0x344>)
 8004dfa:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004dfc:	930a      	str	r3, [sp, #40]	; 0x28
 8004dfe:	4bb1      	ldr	r3, [pc, #708]	; (80050c4 <_dtoa_r+0x348>)
 8004e00:	2a00      	cmp	r2, #0
 8004e02:	d001      	beq.n	8004e08 <_dtoa_r+0x8c>
 8004e04:	f000 fd8f 	bl	8005926 <_dtoa_r+0xbaa>
 8004e08:	f000 fd8f 	bl	800592a <_dtoa_r+0xbae>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	602b      	str	r3, [r5, #0]
 8004e10:	e7e1      	b.n	8004dd6 <_dtoa_r+0x5a>
 8004e12:	9e06      	ldr	r6, [sp, #24]
 8004e14:	9f07      	ldr	r7, [sp, #28]
 8004e16:	2200      	movs	r2, #0
 8004e18:	2300      	movs	r3, #0
 8004e1a:	0030      	movs	r0, r6
 8004e1c:	0039      	movs	r1, r7
 8004e1e:	f7fb fb1f 	bl	8000460 <__aeabi_dcmpeq>
 8004e22:	1e05      	subs	r5, r0, #0
 8004e24:	d00e      	beq.n	8004e44 <_dtoa_r+0xc8>
 8004e26:	2301      	movs	r3, #1
 8004e28:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004e2a:	6013      	str	r3, [r2, #0]
 8004e2c:	4ba6      	ldr	r3, [pc, #664]	; (80050c8 <_dtoa_r+0x34c>)
 8004e2e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004e30:	930a      	str	r3, [sp, #40]	; 0x28
 8004e32:	2a00      	cmp	r2, #0
 8004e34:	d101      	bne.n	8004e3a <_dtoa_r+0xbe>
 8004e36:	f000 fd78 	bl	800592a <_dtoa_r+0xbae>
 8004e3a:	4aa4      	ldr	r2, [pc, #656]	; (80050cc <_dtoa_r+0x350>)
 8004e3c:	9926      	ldr	r1, [sp, #152]	; 0x98
 8004e3e:	600a      	str	r2, [r1, #0]
 8004e40:	f000 fd73 	bl	800592a <_dtoa_r+0xbae>
 8004e44:	ab1a      	add	r3, sp, #104	; 0x68
 8004e46:	9301      	str	r3, [sp, #4]
 8004e48:	ab1b      	add	r3, sp, #108	; 0x6c
 8004e4a:	9300      	str	r3, [sp, #0]
 8004e4c:	0032      	movs	r2, r6
 8004e4e:	003b      	movs	r3, r7
 8004e50:	9804      	ldr	r0, [sp, #16]
 8004e52:	f001 fa3f 	bl	80062d4 <__d2b>
 8004e56:	0063      	lsls	r3, r4, #1
 8004e58:	9005      	str	r0, [sp, #20]
 8004e5a:	0d5b      	lsrs	r3, r3, #21
 8004e5c:	d100      	bne.n	8004e60 <_dtoa_r+0xe4>
 8004e5e:	e07f      	b.n	8004f60 <_dtoa_r+0x1e4>
 8004e60:	033a      	lsls	r2, r7, #12
 8004e62:	4c9b      	ldr	r4, [pc, #620]	; (80050d0 <_dtoa_r+0x354>)
 8004e64:	0b12      	lsrs	r2, r2, #12
 8004e66:	4314      	orrs	r4, r2
 8004e68:	0021      	movs	r1, r4
 8004e6a:	4a9a      	ldr	r2, [pc, #616]	; (80050d4 <_dtoa_r+0x358>)
 8004e6c:	0030      	movs	r0, r6
 8004e6e:	9518      	str	r5, [sp, #96]	; 0x60
 8004e70:	189e      	adds	r6, r3, r2
 8004e72:	2200      	movs	r2, #0
 8004e74:	4b98      	ldr	r3, [pc, #608]	; (80050d8 <_dtoa_r+0x35c>)
 8004e76:	f7fc fdc5 	bl	8001a04 <__aeabi_dsub>
 8004e7a:	4a98      	ldr	r2, [pc, #608]	; (80050dc <_dtoa_r+0x360>)
 8004e7c:	4b98      	ldr	r3, [pc, #608]	; (80050e0 <_dtoa_r+0x364>)
 8004e7e:	f7fc fb41 	bl	8001504 <__aeabi_dmul>
 8004e82:	4a98      	ldr	r2, [pc, #608]	; (80050e4 <_dtoa_r+0x368>)
 8004e84:	4b98      	ldr	r3, [pc, #608]	; (80050e8 <_dtoa_r+0x36c>)
 8004e86:	f7fb fbf9 	bl	800067c <__aeabi_dadd>
 8004e8a:	0004      	movs	r4, r0
 8004e8c:	0030      	movs	r0, r6
 8004e8e:	000d      	movs	r5, r1
 8004e90:	f7fd f922 	bl	80020d8 <__aeabi_i2d>
 8004e94:	4a95      	ldr	r2, [pc, #596]	; (80050ec <_dtoa_r+0x370>)
 8004e96:	4b96      	ldr	r3, [pc, #600]	; (80050f0 <_dtoa_r+0x374>)
 8004e98:	f7fc fb34 	bl	8001504 <__aeabi_dmul>
 8004e9c:	0002      	movs	r2, r0
 8004e9e:	000b      	movs	r3, r1
 8004ea0:	0020      	movs	r0, r4
 8004ea2:	0029      	movs	r1, r5
 8004ea4:	f7fb fbea 	bl	800067c <__aeabi_dadd>
 8004ea8:	0004      	movs	r4, r0
 8004eaa:	000d      	movs	r5, r1
 8004eac:	f7fd f8e0 	bl	8002070 <__aeabi_d2iz>
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	9003      	str	r0, [sp, #12]
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	0020      	movs	r0, r4
 8004eb8:	0029      	movs	r1, r5
 8004eba:	f7fb fad7 	bl	800046c <__aeabi_dcmplt>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	d00e      	beq.n	8004ee0 <_dtoa_r+0x164>
 8004ec2:	9803      	ldr	r0, [sp, #12]
 8004ec4:	f7fd f908 	bl	80020d8 <__aeabi_i2d>
 8004ec8:	000b      	movs	r3, r1
 8004eca:	0002      	movs	r2, r0
 8004ecc:	0029      	movs	r1, r5
 8004ece:	0020      	movs	r0, r4
 8004ed0:	f7fb fac6 	bl	8000460 <__aeabi_dcmpeq>
 8004ed4:	0003      	movs	r3, r0
 8004ed6:	4258      	negs	r0, r3
 8004ed8:	4158      	adcs	r0, r3
 8004eda:	9b03      	ldr	r3, [sp, #12]
 8004edc:	1a1b      	subs	r3, r3, r0
 8004ede:	9303      	str	r3, [sp, #12]
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	9316      	str	r3, [sp, #88]	; 0x58
 8004ee4:	9b03      	ldr	r3, [sp, #12]
 8004ee6:	2b16      	cmp	r3, #22
 8004ee8:	d80f      	bhi.n	8004f0a <_dtoa_r+0x18e>
 8004eea:	4982      	ldr	r1, [pc, #520]	; (80050f4 <_dtoa_r+0x378>)
 8004eec:	00db      	lsls	r3, r3, #3
 8004eee:	18c9      	adds	r1, r1, r3
 8004ef0:	6808      	ldr	r0, [r1, #0]
 8004ef2:	6849      	ldr	r1, [r1, #4]
 8004ef4:	9a06      	ldr	r2, [sp, #24]
 8004ef6:	9b07      	ldr	r3, [sp, #28]
 8004ef8:	f7fb facc 	bl	8000494 <__aeabi_dcmpgt>
 8004efc:	2800      	cmp	r0, #0
 8004efe:	d04b      	beq.n	8004f98 <_dtoa_r+0x21c>
 8004f00:	9b03      	ldr	r3, [sp, #12]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	9303      	str	r3, [sp, #12]
 8004f06:	2300      	movs	r3, #0
 8004f08:	9316      	str	r3, [sp, #88]	; 0x58
 8004f0a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004f0c:	1b9e      	subs	r6, r3, r6
 8004f0e:	2300      	movs	r3, #0
 8004f10:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f12:	0033      	movs	r3, r6
 8004f14:	3b01      	subs	r3, #1
 8004f16:	930c      	str	r3, [sp, #48]	; 0x30
 8004f18:	d504      	bpl.n	8004f24 <_dtoa_r+0x1a8>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	1b9b      	subs	r3, r3, r6
 8004f1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f20:	2300      	movs	r3, #0
 8004f22:	930c      	str	r3, [sp, #48]	; 0x30
 8004f24:	9b03      	ldr	r3, [sp, #12]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	db38      	blt.n	8004f9c <_dtoa_r+0x220>
 8004f2a:	9a03      	ldr	r2, [sp, #12]
 8004f2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f2e:	4694      	mov	ip, r2
 8004f30:	4463      	add	r3, ip
 8004f32:	930c      	str	r3, [sp, #48]	; 0x30
 8004f34:	2300      	movs	r3, #0
 8004f36:	920f      	str	r2, [sp, #60]	; 0x3c
 8004f38:	9308      	str	r3, [sp, #32]
 8004f3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f3c:	2501      	movs	r5, #1
 8004f3e:	2b09      	cmp	r3, #9
 8004f40:	d900      	bls.n	8004f44 <_dtoa_r+0x1c8>
 8004f42:	e091      	b.n	8005068 <_dtoa_r+0x2ec>
 8004f44:	2b05      	cmp	r3, #5
 8004f46:	dd02      	ble.n	8004f4e <_dtoa_r+0x1d2>
 8004f48:	2500      	movs	r5, #0
 8004f4a:	3b04      	subs	r3, #4
 8004f4c:	9322      	str	r3, [sp, #136]	; 0x88
 8004f4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f50:	1e98      	subs	r0, r3, #2
 8004f52:	2803      	cmp	r0, #3
 8004f54:	d900      	bls.n	8004f58 <_dtoa_r+0x1dc>
 8004f56:	e091      	b.n	800507c <_dtoa_r+0x300>
 8004f58:	f7fb f8e8 	bl	800012c <__gnu_thumb1_case_uqi>
 8004f5c:	76298482 	.word	0x76298482
 8004f60:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004f62:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004f64:	189e      	adds	r6, r3, r2
 8004f66:	4b64      	ldr	r3, [pc, #400]	; (80050f8 <_dtoa_r+0x37c>)
 8004f68:	18f2      	adds	r2, r6, r3
 8004f6a:	2a20      	cmp	r2, #32
 8004f6c:	dd0f      	ble.n	8004f8e <_dtoa_r+0x212>
 8004f6e:	4b63      	ldr	r3, [pc, #396]	; (80050fc <_dtoa_r+0x380>)
 8004f70:	9806      	ldr	r0, [sp, #24]
 8004f72:	18f3      	adds	r3, r6, r3
 8004f74:	40d8      	lsrs	r0, r3
 8004f76:	2340      	movs	r3, #64	; 0x40
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	409c      	lsls	r4, r3
 8004f7c:	4320      	orrs	r0, r4
 8004f7e:	f7fd f8ed 	bl	800215c <__aeabi_ui2d>
 8004f82:	2301      	movs	r3, #1
 8004f84:	4c5e      	ldr	r4, [pc, #376]	; (8005100 <_dtoa_r+0x384>)
 8004f86:	3e01      	subs	r6, #1
 8004f88:	1909      	adds	r1, r1, r4
 8004f8a:	9318      	str	r3, [sp, #96]	; 0x60
 8004f8c:	e771      	b.n	8004e72 <_dtoa_r+0xf6>
 8004f8e:	2320      	movs	r3, #32
 8004f90:	9806      	ldr	r0, [sp, #24]
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	4098      	lsls	r0, r3
 8004f96:	e7f2      	b.n	8004f7e <_dtoa_r+0x202>
 8004f98:	9016      	str	r0, [sp, #88]	; 0x58
 8004f9a:	e7b6      	b.n	8004f0a <_dtoa_r+0x18e>
 8004f9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f9e:	9a03      	ldr	r2, [sp, #12]
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fa4:	4253      	negs	r3, r2
 8004fa6:	9308      	str	r3, [sp, #32]
 8004fa8:	2300      	movs	r3, #0
 8004faa:	930f      	str	r3, [sp, #60]	; 0x3c
 8004fac:	e7c5      	b.n	8004f3a <_dtoa_r+0x1be>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	930e      	str	r3, [sp, #56]	; 0x38
 8004fb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	dd65      	ble.n	8005084 <_dtoa_r+0x308>
 8004fb8:	001f      	movs	r7, r3
 8004fba:	930d      	str	r3, [sp, #52]	; 0x34
 8004fbc:	9a04      	ldr	r2, [sp, #16]
 8004fbe:	6a54      	ldr	r4, [r2, #36]	; 0x24
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	6062      	str	r2, [r4, #4]
 8004fc4:	3204      	adds	r2, #4
 8004fc6:	0011      	movs	r1, r2
 8004fc8:	3114      	adds	r1, #20
 8004fca:	4299      	cmp	r1, r3
 8004fcc:	d95f      	bls.n	800508e <_dtoa_r+0x312>
 8004fce:	6861      	ldr	r1, [r4, #4]
 8004fd0:	9804      	ldr	r0, [sp, #16]
 8004fd2:	f000 fef1 	bl	8005db8 <_Balloc>
 8004fd6:	9b04      	ldr	r3, [sp, #16]
 8004fd8:	6020      	str	r0, [r4, #0]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	930a      	str	r3, [sp, #40]	; 0x28
 8004fe0:	2f0e      	cmp	r7, #14
 8004fe2:	d900      	bls.n	8004fe6 <_dtoa_r+0x26a>
 8004fe4:	e105      	b.n	80051f2 <_dtoa_r+0x476>
 8004fe6:	2d00      	cmp	r5, #0
 8004fe8:	d100      	bne.n	8004fec <_dtoa_r+0x270>
 8004fea:	e102      	b.n	80051f2 <_dtoa_r+0x476>
 8004fec:	9b06      	ldr	r3, [sp, #24]
 8004fee:	9c07      	ldr	r4, [sp, #28]
 8004ff0:	9314      	str	r3, [sp, #80]	; 0x50
 8004ff2:	9415      	str	r4, [sp, #84]	; 0x54
 8004ff4:	9b03      	ldr	r3, [sp, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dc00      	bgt.n	8004ffc <_dtoa_r+0x280>
 8004ffa:	e085      	b.n	8005108 <_dtoa_r+0x38c>
 8004ffc:	001a      	movs	r2, r3
 8004ffe:	210f      	movs	r1, #15
 8005000:	4b3c      	ldr	r3, [pc, #240]	; (80050f4 <_dtoa_r+0x378>)
 8005002:	400a      	ands	r2, r1
 8005004:	00d2      	lsls	r2, r2, #3
 8005006:	189b      	adds	r3, r3, r2
 8005008:	685c      	ldr	r4, [r3, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	9310      	str	r3, [sp, #64]	; 0x40
 800500e:	9411      	str	r4, [sp, #68]	; 0x44
 8005010:	9b03      	ldr	r3, [sp, #12]
 8005012:	2402      	movs	r4, #2
 8005014:	111d      	asrs	r5, r3, #4
 8005016:	06eb      	lsls	r3, r5, #27
 8005018:	d50a      	bpl.n	8005030 <_dtoa_r+0x2b4>
 800501a:	4b3a      	ldr	r3, [pc, #232]	; (8005104 <_dtoa_r+0x388>)
 800501c:	400d      	ands	r5, r1
 800501e:	6a1a      	ldr	r2, [r3, #32]
 8005020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005022:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005024:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005026:	f7fb fe39 	bl	8000c9c <__aeabi_ddiv>
 800502a:	9006      	str	r0, [sp, #24]
 800502c:	9107      	str	r1, [sp, #28]
 800502e:	3401      	adds	r4, #1
 8005030:	4e34      	ldr	r6, [pc, #208]	; (8005104 <_dtoa_r+0x388>)
 8005032:	2d00      	cmp	r5, #0
 8005034:	d130      	bne.n	8005098 <_dtoa_r+0x31c>
 8005036:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005038:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800503a:	9806      	ldr	r0, [sp, #24]
 800503c:	9907      	ldr	r1, [sp, #28]
 800503e:	f7fb fe2d 	bl	8000c9c <__aeabi_ddiv>
 8005042:	9006      	str	r0, [sp, #24]
 8005044:	9107      	str	r1, [sp, #28]
 8005046:	e07a      	b.n	800513e <_dtoa_r+0x3c2>
 8005048:	2301      	movs	r3, #1
 800504a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800504c:	930e      	str	r3, [sp, #56]	; 0x38
 800504e:	4694      	mov	ip, r2
 8005050:	9b03      	ldr	r3, [sp, #12]
 8005052:	4463      	add	r3, ip
 8005054:	1c5f      	adds	r7, r3, #1
 8005056:	930d      	str	r3, [sp, #52]	; 0x34
 8005058:	1e3b      	subs	r3, r7, #0
 800505a:	dcaf      	bgt.n	8004fbc <_dtoa_r+0x240>
 800505c:	2301      	movs	r3, #1
 800505e:	e7ad      	b.n	8004fbc <_dtoa_r+0x240>
 8005060:	2300      	movs	r3, #0
 8005062:	e7a5      	b.n	8004fb0 <_dtoa_r+0x234>
 8005064:	2300      	movs	r3, #0
 8005066:	e7f0      	b.n	800504a <_dtoa_r+0x2ce>
 8005068:	2300      	movs	r3, #0
 800506a:	950e      	str	r5, [sp, #56]	; 0x38
 800506c:	9322      	str	r3, [sp, #136]	; 0x88
 800506e:	3b01      	subs	r3, #1
 8005070:	2200      	movs	r2, #0
 8005072:	930d      	str	r3, [sp, #52]	; 0x34
 8005074:	001f      	movs	r7, r3
 8005076:	3313      	adds	r3, #19
 8005078:	9223      	str	r2, [sp, #140]	; 0x8c
 800507a:	e79f      	b.n	8004fbc <_dtoa_r+0x240>
 800507c:	2301      	movs	r3, #1
 800507e:	930e      	str	r3, [sp, #56]	; 0x38
 8005080:	3b02      	subs	r3, #2
 8005082:	e7f5      	b.n	8005070 <_dtoa_r+0x2f4>
 8005084:	2301      	movs	r3, #1
 8005086:	930d      	str	r3, [sp, #52]	; 0x34
 8005088:	001f      	movs	r7, r3
 800508a:	001a      	movs	r2, r3
 800508c:	e7f4      	b.n	8005078 <_dtoa_r+0x2fc>
 800508e:	6861      	ldr	r1, [r4, #4]
 8005090:	0052      	lsls	r2, r2, #1
 8005092:	3101      	adds	r1, #1
 8005094:	6061      	str	r1, [r4, #4]
 8005096:	e796      	b.n	8004fc6 <_dtoa_r+0x24a>
 8005098:	2301      	movs	r3, #1
 800509a:	421d      	tst	r5, r3
 800509c:	d008      	beq.n	80050b0 <_dtoa_r+0x334>
 800509e:	9810      	ldr	r0, [sp, #64]	; 0x40
 80050a0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80050a2:	18e4      	adds	r4, r4, r3
 80050a4:	6832      	ldr	r2, [r6, #0]
 80050a6:	6873      	ldr	r3, [r6, #4]
 80050a8:	f7fc fa2c 	bl	8001504 <__aeabi_dmul>
 80050ac:	9010      	str	r0, [sp, #64]	; 0x40
 80050ae:	9111      	str	r1, [sp, #68]	; 0x44
 80050b0:	106d      	asrs	r5, r5, #1
 80050b2:	3608      	adds	r6, #8
 80050b4:	e7bd      	b.n	8005032 <_dtoa_r+0x2b6>
 80050b6:	46c0      	nop			; (mov r8, r8)
 80050b8:	7ff00000 	.word	0x7ff00000
 80050bc:	0000270f 	.word	0x0000270f
 80050c0:	08006c3d 	.word	0x08006c3d
 80050c4:	08006c40 	.word	0x08006c40
 80050c8:	08006c12 	.word	0x08006c12
 80050cc:	08006c13 	.word	0x08006c13
 80050d0:	3ff00000 	.word	0x3ff00000
 80050d4:	fffffc01 	.word	0xfffffc01
 80050d8:	3ff80000 	.word	0x3ff80000
 80050dc:	636f4361 	.word	0x636f4361
 80050e0:	3fd287a7 	.word	0x3fd287a7
 80050e4:	8b60c8b3 	.word	0x8b60c8b3
 80050e8:	3fc68a28 	.word	0x3fc68a28
 80050ec:	509f79fb 	.word	0x509f79fb
 80050f0:	3fd34413 	.word	0x3fd34413
 80050f4:	08006c70 	.word	0x08006c70
 80050f8:	00000432 	.word	0x00000432
 80050fc:	00000412 	.word	0x00000412
 8005100:	fe100000 	.word	0xfe100000
 8005104:	08006c48 	.word	0x08006c48
 8005108:	9b03      	ldr	r3, [sp, #12]
 800510a:	2402      	movs	r4, #2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d016      	beq.n	800513e <_dtoa_r+0x3c2>
 8005110:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005112:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005114:	425d      	negs	r5, r3
 8005116:	230f      	movs	r3, #15
 8005118:	4aca      	ldr	r2, [pc, #808]	; (8005444 <_dtoa_r+0x6c8>)
 800511a:	402b      	ands	r3, r5
 800511c:	00db      	lsls	r3, r3, #3
 800511e:	18d3      	adds	r3, r2, r3
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f7fc f9ee 	bl	8001504 <__aeabi_dmul>
 8005128:	2300      	movs	r3, #0
 800512a:	9006      	str	r0, [sp, #24]
 800512c:	9107      	str	r1, [sp, #28]
 800512e:	4ec6      	ldr	r6, [pc, #792]	; (8005448 <_dtoa_r+0x6cc>)
 8005130:	112d      	asrs	r5, r5, #4
 8005132:	2d00      	cmp	r5, #0
 8005134:	d000      	beq.n	8005138 <_dtoa_r+0x3bc>
 8005136:	e08c      	b.n	8005252 <_dtoa_r+0x4d6>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d000      	beq.n	800513e <_dtoa_r+0x3c2>
 800513c:	e781      	b.n	8005042 <_dtoa_r+0x2c6>
 800513e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005140:	2b00      	cmp	r3, #0
 8005142:	d100      	bne.n	8005146 <_dtoa_r+0x3ca>
 8005144:	e091      	b.n	800526a <_dtoa_r+0x4ee>
 8005146:	9a06      	ldr	r2, [sp, #24]
 8005148:	9b07      	ldr	r3, [sp, #28]
 800514a:	9210      	str	r2, [sp, #64]	; 0x40
 800514c:	9311      	str	r3, [sp, #68]	; 0x44
 800514e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005150:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005152:	2200      	movs	r2, #0
 8005154:	4bbd      	ldr	r3, [pc, #756]	; (800544c <_dtoa_r+0x6d0>)
 8005156:	f7fb f989 	bl	800046c <__aeabi_dcmplt>
 800515a:	2800      	cmp	r0, #0
 800515c:	d100      	bne.n	8005160 <_dtoa_r+0x3e4>
 800515e:	e084      	b.n	800526a <_dtoa_r+0x4ee>
 8005160:	2f00      	cmp	r7, #0
 8005162:	d100      	bne.n	8005166 <_dtoa_r+0x3ea>
 8005164:	e081      	b.n	800526a <_dtoa_r+0x4ee>
 8005166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005168:	2b00      	cmp	r3, #0
 800516a:	dd3e      	ble.n	80051ea <_dtoa_r+0x46e>
 800516c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800516e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005170:	9b03      	ldr	r3, [sp, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	1e5e      	subs	r6, r3, #1
 8005176:	4bb6      	ldr	r3, [pc, #728]	; (8005450 <_dtoa_r+0x6d4>)
 8005178:	f7fc f9c4 	bl	8001504 <__aeabi_dmul>
 800517c:	9006      	str	r0, [sp, #24]
 800517e:	9107      	str	r1, [sp, #28]
 8005180:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005182:	3401      	adds	r4, #1
 8005184:	0020      	movs	r0, r4
 8005186:	f7fc ffa7 	bl	80020d8 <__aeabi_i2d>
 800518a:	9a06      	ldr	r2, [sp, #24]
 800518c:	9b07      	ldr	r3, [sp, #28]
 800518e:	f7fc f9b9 	bl	8001504 <__aeabi_dmul>
 8005192:	2200      	movs	r2, #0
 8005194:	4baf      	ldr	r3, [pc, #700]	; (8005454 <_dtoa_r+0x6d8>)
 8005196:	f7fb fa71 	bl	800067c <__aeabi_dadd>
 800519a:	9012      	str	r0, [sp, #72]	; 0x48
 800519c:	9113      	str	r1, [sp, #76]	; 0x4c
 800519e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80051a0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80051a2:	4aad      	ldr	r2, [pc, #692]	; (8005458 <_dtoa_r+0x6dc>)
 80051a4:	9310      	str	r3, [sp, #64]	; 0x40
 80051a6:	9411      	str	r4, [sp, #68]	; 0x44
 80051a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80051aa:	189c      	adds	r4, r3, r2
 80051ac:	9411      	str	r4, [sp, #68]	; 0x44
 80051ae:	2d00      	cmp	r5, #0
 80051b0:	d15e      	bne.n	8005270 <_dtoa_r+0x4f4>
 80051b2:	9806      	ldr	r0, [sp, #24]
 80051b4:	9907      	ldr	r1, [sp, #28]
 80051b6:	2200      	movs	r2, #0
 80051b8:	4ba8      	ldr	r3, [pc, #672]	; (800545c <_dtoa_r+0x6e0>)
 80051ba:	f7fc fc23 	bl	8001a04 <__aeabi_dsub>
 80051be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80051c0:	0023      	movs	r3, r4
 80051c2:	9006      	str	r0, [sp, #24]
 80051c4:	9107      	str	r1, [sp, #28]
 80051c6:	f7fb f965 	bl	8000494 <__aeabi_dcmpgt>
 80051ca:	2800      	cmp	r0, #0
 80051cc:	d000      	beq.n	80051d0 <_dtoa_r+0x454>
 80051ce:	e301      	b.n	80057d4 <_dtoa_r+0xa58>
 80051d0:	48a3      	ldr	r0, [pc, #652]	; (8005460 <_dtoa_r+0x6e4>)
 80051d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80051d4:	4684      	mov	ip, r0
 80051d6:	4461      	add	r1, ip
 80051d8:	000b      	movs	r3, r1
 80051da:	9806      	ldr	r0, [sp, #24]
 80051dc:	9907      	ldr	r1, [sp, #28]
 80051de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80051e0:	f7fb f944 	bl	800046c <__aeabi_dcmplt>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d000      	beq.n	80051ea <_dtoa_r+0x46e>
 80051e8:	e2e8      	b.n	80057bc <_dtoa_r+0xa40>
 80051ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80051ec:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80051ee:	9306      	str	r3, [sp, #24]
 80051f0:	9407      	str	r4, [sp, #28]
 80051f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	da00      	bge.n	80051fa <_dtoa_r+0x47e>
 80051f8:	e157      	b.n	80054aa <_dtoa_r+0x72e>
 80051fa:	9a03      	ldr	r2, [sp, #12]
 80051fc:	2a0e      	cmp	r2, #14
 80051fe:	dd00      	ble.n	8005202 <_dtoa_r+0x486>
 8005200:	e153      	b.n	80054aa <_dtoa_r+0x72e>
 8005202:	4b90      	ldr	r3, [pc, #576]	; (8005444 <_dtoa_r+0x6c8>)
 8005204:	00d2      	lsls	r2, r2, #3
 8005206:	189b      	adds	r3, r3, r2
 8005208:	685c      	ldr	r4, [r3, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	9308      	str	r3, [sp, #32]
 800520e:	9409      	str	r4, [sp, #36]	; 0x24
 8005210:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005212:	2b00      	cmp	r3, #0
 8005214:	db00      	blt.n	8005218 <_dtoa_r+0x49c>
 8005216:	e0ce      	b.n	80053b6 <_dtoa_r+0x63a>
 8005218:	2f00      	cmp	r7, #0
 800521a:	dd00      	ble.n	800521e <_dtoa_r+0x4a2>
 800521c:	e0cb      	b.n	80053b6 <_dtoa_r+0x63a>
 800521e:	d000      	beq.n	8005222 <_dtoa_r+0x4a6>
 8005220:	e2cf      	b.n	80057c2 <_dtoa_r+0xa46>
 8005222:	9808      	ldr	r0, [sp, #32]
 8005224:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005226:	2200      	movs	r2, #0
 8005228:	4b8c      	ldr	r3, [pc, #560]	; (800545c <_dtoa_r+0x6e0>)
 800522a:	f7fc f96b 	bl	8001504 <__aeabi_dmul>
 800522e:	9a06      	ldr	r2, [sp, #24]
 8005230:	9b07      	ldr	r3, [sp, #28]
 8005232:	f7fb f939 	bl	80004a8 <__aeabi_dcmpge>
 8005236:	003e      	movs	r6, r7
 8005238:	9708      	str	r7, [sp, #32]
 800523a:	2800      	cmp	r0, #0
 800523c:	d000      	beq.n	8005240 <_dtoa_r+0x4c4>
 800523e:	e2a4      	b.n	800578a <_dtoa_r+0xa0e>
 8005240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005242:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005244:	1c5d      	adds	r5, r3, #1
 8005246:	2331      	movs	r3, #49	; 0x31
 8005248:	7013      	strb	r3, [r2, #0]
 800524a:	9b03      	ldr	r3, [sp, #12]
 800524c:	3301      	adds	r3, #1
 800524e:	9303      	str	r3, [sp, #12]
 8005250:	e29f      	b.n	8005792 <_dtoa_r+0xa16>
 8005252:	2201      	movs	r2, #1
 8005254:	4215      	tst	r5, r2
 8005256:	d005      	beq.n	8005264 <_dtoa_r+0x4e8>
 8005258:	18a4      	adds	r4, r4, r2
 800525a:	6832      	ldr	r2, [r6, #0]
 800525c:	6873      	ldr	r3, [r6, #4]
 800525e:	f7fc f951 	bl	8001504 <__aeabi_dmul>
 8005262:	2301      	movs	r3, #1
 8005264:	106d      	asrs	r5, r5, #1
 8005266:	3608      	adds	r6, #8
 8005268:	e763      	b.n	8005132 <_dtoa_r+0x3b6>
 800526a:	9e03      	ldr	r6, [sp, #12]
 800526c:	003d      	movs	r5, r7
 800526e:	e789      	b.n	8005184 <_dtoa_r+0x408>
 8005270:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005272:	1e69      	subs	r1, r5, #1
 8005274:	1952      	adds	r2, r2, r5
 8005276:	9217      	str	r2, [sp, #92]	; 0x5c
 8005278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800527a:	4b72      	ldr	r3, [pc, #456]	; (8005444 <_dtoa_r+0x6c8>)
 800527c:	00c9      	lsls	r1, r1, #3
 800527e:	2a00      	cmp	r2, #0
 8005280:	d04a      	beq.n	8005318 <_dtoa_r+0x59c>
 8005282:	185b      	adds	r3, r3, r1
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2000      	movs	r0, #0
 800528a:	4976      	ldr	r1, [pc, #472]	; (8005464 <_dtoa_r+0x6e8>)
 800528c:	f7fb fd06 	bl	8000c9c <__aeabi_ddiv>
 8005290:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005292:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005294:	f7fc fbb6 	bl	8001a04 <__aeabi_dsub>
 8005298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800529a:	9010      	str	r0, [sp, #64]	; 0x40
 800529c:	9111      	str	r1, [sp, #68]	; 0x44
 800529e:	9312      	str	r3, [sp, #72]	; 0x48
 80052a0:	9806      	ldr	r0, [sp, #24]
 80052a2:	9907      	ldr	r1, [sp, #28]
 80052a4:	f7fc fee4 	bl	8002070 <__aeabi_d2iz>
 80052a8:	0004      	movs	r4, r0
 80052aa:	f7fc ff15 	bl	80020d8 <__aeabi_i2d>
 80052ae:	0002      	movs	r2, r0
 80052b0:	000b      	movs	r3, r1
 80052b2:	9806      	ldr	r0, [sp, #24]
 80052b4:	9907      	ldr	r1, [sp, #28]
 80052b6:	f7fc fba5 	bl	8001a04 <__aeabi_dsub>
 80052ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052bc:	3430      	adds	r4, #48	; 0x30
 80052be:	1c5d      	adds	r5, r3, #1
 80052c0:	701c      	strb	r4, [r3, #0]
 80052c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80052c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052c6:	9006      	str	r0, [sp, #24]
 80052c8:	9107      	str	r1, [sp, #28]
 80052ca:	f7fb f8cf 	bl	800046c <__aeabi_dcmplt>
 80052ce:	2800      	cmp	r0, #0
 80052d0:	d165      	bne.n	800539e <_dtoa_r+0x622>
 80052d2:	9a06      	ldr	r2, [sp, #24]
 80052d4:	9b07      	ldr	r3, [sp, #28]
 80052d6:	2000      	movs	r0, #0
 80052d8:	495c      	ldr	r1, [pc, #368]	; (800544c <_dtoa_r+0x6d0>)
 80052da:	f7fc fb93 	bl	8001a04 <__aeabi_dsub>
 80052de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80052e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052e2:	f7fb f8c3 	bl	800046c <__aeabi_dcmplt>
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d000      	beq.n	80052ec <_dtoa_r+0x570>
 80052ea:	e0be      	b.n	800546a <_dtoa_r+0x6ee>
 80052ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80052ee:	429d      	cmp	r5, r3
 80052f0:	d100      	bne.n	80052f4 <_dtoa_r+0x578>
 80052f2:	e77a      	b.n	80051ea <_dtoa_r+0x46e>
 80052f4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80052f6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80052f8:	2200      	movs	r2, #0
 80052fa:	4b55      	ldr	r3, [pc, #340]	; (8005450 <_dtoa_r+0x6d4>)
 80052fc:	f7fc f902 	bl	8001504 <__aeabi_dmul>
 8005300:	2200      	movs	r2, #0
 8005302:	9010      	str	r0, [sp, #64]	; 0x40
 8005304:	9111      	str	r1, [sp, #68]	; 0x44
 8005306:	9806      	ldr	r0, [sp, #24]
 8005308:	9907      	ldr	r1, [sp, #28]
 800530a:	4b51      	ldr	r3, [pc, #324]	; (8005450 <_dtoa_r+0x6d4>)
 800530c:	f7fc f8fa 	bl	8001504 <__aeabi_dmul>
 8005310:	9512      	str	r5, [sp, #72]	; 0x48
 8005312:	9006      	str	r0, [sp, #24]
 8005314:	9107      	str	r1, [sp, #28]
 8005316:	e7c3      	b.n	80052a0 <_dtoa_r+0x524>
 8005318:	1859      	adds	r1, r3, r1
 800531a:	6808      	ldr	r0, [r1, #0]
 800531c:	6849      	ldr	r1, [r1, #4]
 800531e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005322:	f7fc f8ef 	bl	8001504 <__aeabi_dmul>
 8005326:	9010      	str	r0, [sp, #64]	; 0x40
 8005328:	9111      	str	r1, [sp, #68]	; 0x44
 800532a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800532c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800532e:	9806      	ldr	r0, [sp, #24]
 8005330:	9907      	ldr	r1, [sp, #28]
 8005332:	f7fc fe9d 	bl	8002070 <__aeabi_d2iz>
 8005336:	9012      	str	r0, [sp, #72]	; 0x48
 8005338:	f7fc fece 	bl	80020d8 <__aeabi_i2d>
 800533c:	0002      	movs	r2, r0
 800533e:	000b      	movs	r3, r1
 8005340:	9806      	ldr	r0, [sp, #24]
 8005342:	9907      	ldr	r1, [sp, #28]
 8005344:	f7fc fb5e 	bl	8001a04 <__aeabi_dsub>
 8005348:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800534a:	9006      	str	r0, [sp, #24]
 800534c:	9107      	str	r1, [sp, #28]
 800534e:	3330      	adds	r3, #48	; 0x30
 8005350:	7023      	strb	r3, [r4, #0]
 8005352:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005354:	3401      	adds	r4, #1
 8005356:	2200      	movs	r2, #0
 8005358:	42a3      	cmp	r3, r4
 800535a:	d124      	bne.n	80053a6 <_dtoa_r+0x62a>
 800535c:	4b41      	ldr	r3, [pc, #260]	; (8005464 <_dtoa_r+0x6e8>)
 800535e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005360:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005362:	f7fb f98b 	bl	800067c <__aeabi_dadd>
 8005366:	0002      	movs	r2, r0
 8005368:	000b      	movs	r3, r1
 800536a:	9806      	ldr	r0, [sp, #24]
 800536c:	9907      	ldr	r1, [sp, #28]
 800536e:	f7fb f891 	bl	8000494 <__aeabi_dcmpgt>
 8005372:	2800      	cmp	r0, #0
 8005374:	d000      	beq.n	8005378 <_dtoa_r+0x5fc>
 8005376:	e078      	b.n	800546a <_dtoa_r+0x6ee>
 8005378:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800537a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800537c:	2000      	movs	r0, #0
 800537e:	4939      	ldr	r1, [pc, #228]	; (8005464 <_dtoa_r+0x6e8>)
 8005380:	f7fc fb40 	bl	8001a04 <__aeabi_dsub>
 8005384:	0002      	movs	r2, r0
 8005386:	000b      	movs	r3, r1
 8005388:	9806      	ldr	r0, [sp, #24]
 800538a:	9907      	ldr	r1, [sp, #28]
 800538c:	f7fb f86e 	bl	800046c <__aeabi_dcmplt>
 8005390:	2800      	cmp	r0, #0
 8005392:	d100      	bne.n	8005396 <_dtoa_r+0x61a>
 8005394:	e729      	b.n	80051ea <_dtoa_r+0x46e>
 8005396:	1e6b      	subs	r3, r5, #1
 8005398:	781a      	ldrb	r2, [r3, #0]
 800539a:	2a30      	cmp	r2, #48	; 0x30
 800539c:	d001      	beq.n	80053a2 <_dtoa_r+0x626>
 800539e:	9603      	str	r6, [sp, #12]
 80053a0:	e03f      	b.n	8005422 <_dtoa_r+0x6a6>
 80053a2:	001d      	movs	r5, r3
 80053a4:	e7f7      	b.n	8005396 <_dtoa_r+0x61a>
 80053a6:	9806      	ldr	r0, [sp, #24]
 80053a8:	9907      	ldr	r1, [sp, #28]
 80053aa:	4b29      	ldr	r3, [pc, #164]	; (8005450 <_dtoa_r+0x6d4>)
 80053ac:	f7fc f8aa 	bl	8001504 <__aeabi_dmul>
 80053b0:	9006      	str	r0, [sp, #24]
 80053b2:	9107      	str	r1, [sp, #28]
 80053b4:	e7bb      	b.n	800532e <_dtoa_r+0x5b2>
 80053b6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80053b8:	9a08      	ldr	r2, [sp, #32]
 80053ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053bc:	9806      	ldr	r0, [sp, #24]
 80053be:	9907      	ldr	r1, [sp, #28]
 80053c0:	f7fb fc6c 	bl	8000c9c <__aeabi_ddiv>
 80053c4:	f7fc fe54 	bl	8002070 <__aeabi_d2iz>
 80053c8:	0004      	movs	r4, r0
 80053ca:	f7fc fe85 	bl	80020d8 <__aeabi_i2d>
 80053ce:	9a08      	ldr	r2, [sp, #32]
 80053d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053d2:	f7fc f897 	bl	8001504 <__aeabi_dmul>
 80053d6:	000b      	movs	r3, r1
 80053d8:	0002      	movs	r2, r0
 80053da:	9806      	ldr	r0, [sp, #24]
 80053dc:	9907      	ldr	r1, [sp, #28]
 80053de:	f7fc fb11 	bl	8001a04 <__aeabi_dsub>
 80053e2:	0023      	movs	r3, r4
 80053e4:	3330      	adds	r3, #48	; 0x30
 80053e6:	7033      	strb	r3, [r6, #0]
 80053e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053ea:	1c75      	adds	r5, r6, #1
 80053ec:	1aeb      	subs	r3, r5, r3
 80053ee:	429f      	cmp	r7, r3
 80053f0:	d14c      	bne.n	800548c <_dtoa_r+0x710>
 80053f2:	0002      	movs	r2, r0
 80053f4:	000b      	movs	r3, r1
 80053f6:	f7fb f941 	bl	800067c <__aeabi_dadd>
 80053fa:	0006      	movs	r6, r0
 80053fc:	000f      	movs	r7, r1
 80053fe:	0002      	movs	r2, r0
 8005400:	000b      	movs	r3, r1
 8005402:	9808      	ldr	r0, [sp, #32]
 8005404:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005406:	f7fb f831 	bl	800046c <__aeabi_dcmplt>
 800540a:	2800      	cmp	r0, #0
 800540c:	d12c      	bne.n	8005468 <_dtoa_r+0x6ec>
 800540e:	9808      	ldr	r0, [sp, #32]
 8005410:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005412:	0032      	movs	r2, r6
 8005414:	003b      	movs	r3, r7
 8005416:	f7fb f823 	bl	8000460 <__aeabi_dcmpeq>
 800541a:	2800      	cmp	r0, #0
 800541c:	d001      	beq.n	8005422 <_dtoa_r+0x6a6>
 800541e:	07e3      	lsls	r3, r4, #31
 8005420:	d422      	bmi.n	8005468 <_dtoa_r+0x6ec>
 8005422:	9905      	ldr	r1, [sp, #20]
 8005424:	9804      	ldr	r0, [sp, #16]
 8005426:	f000 fcff 	bl	8005e28 <_Bfree>
 800542a:	2300      	movs	r3, #0
 800542c:	702b      	strb	r3, [r5, #0]
 800542e:	9b03      	ldr	r3, [sp, #12]
 8005430:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005432:	3301      	adds	r3, #1
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005438:	2b00      	cmp	r3, #0
 800543a:	d100      	bne.n	800543e <_dtoa_r+0x6c2>
 800543c:	e275      	b.n	800592a <_dtoa_r+0xbae>
 800543e:	601d      	str	r5, [r3, #0]
 8005440:	e273      	b.n	800592a <_dtoa_r+0xbae>
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	08006c70 	.word	0x08006c70
 8005448:	08006c48 	.word	0x08006c48
 800544c:	3ff00000 	.word	0x3ff00000
 8005450:	40240000 	.word	0x40240000
 8005454:	401c0000 	.word	0x401c0000
 8005458:	fcc00000 	.word	0xfcc00000
 800545c:	40140000 	.word	0x40140000
 8005460:	7cc00000 	.word	0x7cc00000
 8005464:	3fe00000 	.word	0x3fe00000
 8005468:	9e03      	ldr	r6, [sp, #12]
 800546a:	1e6b      	subs	r3, r5, #1
 800546c:	781a      	ldrb	r2, [r3, #0]
 800546e:	2a39      	cmp	r2, #57	; 0x39
 8005470:	d106      	bne.n	8005480 <_dtoa_r+0x704>
 8005472:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005474:	429a      	cmp	r2, r3
 8005476:	d107      	bne.n	8005488 <_dtoa_r+0x70c>
 8005478:	2330      	movs	r3, #48	; 0x30
 800547a:	7013      	strb	r3, [r2, #0]
 800547c:	0013      	movs	r3, r2
 800547e:	3601      	adds	r6, #1
 8005480:	781a      	ldrb	r2, [r3, #0]
 8005482:	3201      	adds	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
 8005486:	e78a      	b.n	800539e <_dtoa_r+0x622>
 8005488:	001d      	movs	r5, r3
 800548a:	e7ee      	b.n	800546a <_dtoa_r+0x6ee>
 800548c:	2200      	movs	r2, #0
 800548e:	4bcf      	ldr	r3, [pc, #828]	; (80057cc <_dtoa_r+0xa50>)
 8005490:	f7fc f838 	bl	8001504 <__aeabi_dmul>
 8005494:	2200      	movs	r2, #0
 8005496:	2300      	movs	r3, #0
 8005498:	9006      	str	r0, [sp, #24]
 800549a:	9107      	str	r1, [sp, #28]
 800549c:	002e      	movs	r6, r5
 800549e:	f7fa ffdf 	bl	8000460 <__aeabi_dcmpeq>
 80054a2:	2800      	cmp	r0, #0
 80054a4:	d100      	bne.n	80054a8 <_dtoa_r+0x72c>
 80054a6:	e787      	b.n	80053b8 <_dtoa_r+0x63c>
 80054a8:	e7bb      	b.n	8005422 <_dtoa_r+0x6a6>
 80054aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054ac:	2a00      	cmp	r2, #0
 80054ae:	d100      	bne.n	80054b2 <_dtoa_r+0x736>
 80054b0:	e087      	b.n	80055c2 <_dtoa_r+0x846>
 80054b2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80054b4:	2a01      	cmp	r2, #1
 80054b6:	dc6e      	bgt.n	8005596 <_dtoa_r+0x81a>
 80054b8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80054ba:	2a00      	cmp	r2, #0
 80054bc:	d067      	beq.n	800558e <_dtoa_r+0x812>
 80054be:	4ac4      	ldr	r2, [pc, #784]	; (80057d0 <_dtoa_r+0xa54>)
 80054c0:	189b      	adds	r3, r3, r2
 80054c2:	9d08      	ldr	r5, [sp, #32]
 80054c4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80054c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054c8:	2101      	movs	r1, #1
 80054ca:	18d2      	adds	r2, r2, r3
 80054cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80054ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054d0:	9804      	ldr	r0, [sp, #16]
 80054d2:	18d3      	adds	r3, r2, r3
 80054d4:	930c      	str	r3, [sp, #48]	; 0x30
 80054d6:	f000 fd45 	bl	8005f64 <__i2b>
 80054da:	0006      	movs	r6, r0
 80054dc:	2c00      	cmp	r4, #0
 80054de:	dd0e      	ble.n	80054fe <_dtoa_r+0x782>
 80054e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	dd0b      	ble.n	80054fe <_dtoa_r+0x782>
 80054e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054e8:	0023      	movs	r3, r4
 80054ea:	4294      	cmp	r4, r2
 80054ec:	dd00      	ble.n	80054f0 <_dtoa_r+0x774>
 80054ee:	0013      	movs	r3, r2
 80054f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054f2:	1ae4      	subs	r4, r4, r3
 80054f4:	1ad2      	subs	r2, r2, r3
 80054f6:	920b      	str	r2, [sp, #44]	; 0x2c
 80054f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	930c      	str	r3, [sp, #48]	; 0x30
 80054fe:	9b08      	ldr	r3, [sp, #32]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d01e      	beq.n	8005542 <_dtoa_r+0x7c6>
 8005504:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005506:	2b00      	cmp	r3, #0
 8005508:	d05f      	beq.n	80055ca <_dtoa_r+0x84e>
 800550a:	2d00      	cmp	r5, #0
 800550c:	dd11      	ble.n	8005532 <_dtoa_r+0x7b6>
 800550e:	0031      	movs	r1, r6
 8005510:	002a      	movs	r2, r5
 8005512:	9804      	ldr	r0, [sp, #16]
 8005514:	f000 fdbe 	bl	8006094 <__pow5mult>
 8005518:	9a05      	ldr	r2, [sp, #20]
 800551a:	0001      	movs	r1, r0
 800551c:	0006      	movs	r6, r0
 800551e:	9804      	ldr	r0, [sp, #16]
 8005520:	f000 fd29 	bl	8005f76 <__multiply>
 8005524:	9905      	ldr	r1, [sp, #20]
 8005526:	9010      	str	r0, [sp, #64]	; 0x40
 8005528:	9804      	ldr	r0, [sp, #16]
 800552a:	f000 fc7d 	bl	8005e28 <_Bfree>
 800552e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005530:	9305      	str	r3, [sp, #20]
 8005532:	9b08      	ldr	r3, [sp, #32]
 8005534:	1b5a      	subs	r2, r3, r5
 8005536:	d004      	beq.n	8005542 <_dtoa_r+0x7c6>
 8005538:	9905      	ldr	r1, [sp, #20]
 800553a:	9804      	ldr	r0, [sp, #16]
 800553c:	f000 fdaa 	bl	8006094 <__pow5mult>
 8005540:	9005      	str	r0, [sp, #20]
 8005542:	2101      	movs	r1, #1
 8005544:	9804      	ldr	r0, [sp, #16]
 8005546:	f000 fd0d 	bl	8005f64 <__i2b>
 800554a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800554c:	9008      	str	r0, [sp, #32]
 800554e:	2b00      	cmp	r3, #0
 8005550:	dd3d      	ble.n	80055ce <_dtoa_r+0x852>
 8005552:	001a      	movs	r2, r3
 8005554:	0001      	movs	r1, r0
 8005556:	9804      	ldr	r0, [sp, #16]
 8005558:	f000 fd9c 	bl	8006094 <__pow5mult>
 800555c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800555e:	9008      	str	r0, [sp, #32]
 8005560:	2500      	movs	r5, #0
 8005562:	2b01      	cmp	r3, #1
 8005564:	dc3b      	bgt.n	80055de <_dtoa_r+0x862>
 8005566:	2500      	movs	r5, #0
 8005568:	9b06      	ldr	r3, [sp, #24]
 800556a:	42ab      	cmp	r3, r5
 800556c:	d133      	bne.n	80055d6 <_dtoa_r+0x85a>
 800556e:	9b07      	ldr	r3, [sp, #28]
 8005570:	031b      	lsls	r3, r3, #12
 8005572:	42ab      	cmp	r3, r5
 8005574:	d12f      	bne.n	80055d6 <_dtoa_r+0x85a>
 8005576:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005578:	9a07      	ldr	r2, [sp, #28]
 800557a:	4213      	tst	r3, r2
 800557c:	d02b      	beq.n	80055d6 <_dtoa_r+0x85a>
 800557e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005580:	3501      	adds	r5, #1
 8005582:	3301      	adds	r3, #1
 8005584:	930b      	str	r3, [sp, #44]	; 0x2c
 8005586:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005588:	3301      	adds	r3, #1
 800558a:	930c      	str	r3, [sp, #48]	; 0x30
 800558c:	e023      	b.n	80055d6 <_dtoa_r+0x85a>
 800558e:	2336      	movs	r3, #54	; 0x36
 8005590:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005592:	1a9b      	subs	r3, r3, r2
 8005594:	e795      	b.n	80054c2 <_dtoa_r+0x746>
 8005596:	9b08      	ldr	r3, [sp, #32]
 8005598:	1e7d      	subs	r5, r7, #1
 800559a:	42ab      	cmp	r3, r5
 800559c:	db06      	blt.n	80055ac <_dtoa_r+0x830>
 800559e:	1b5d      	subs	r5, r3, r5
 80055a0:	2f00      	cmp	r7, #0
 80055a2:	da0b      	bge.n	80055bc <_dtoa_r+0x840>
 80055a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055a6:	1bdc      	subs	r4, r3, r7
 80055a8:	2300      	movs	r3, #0
 80055aa:	e78c      	b.n	80054c6 <_dtoa_r+0x74a>
 80055ac:	9b08      	ldr	r3, [sp, #32]
 80055ae:	9508      	str	r5, [sp, #32]
 80055b0:	1aea      	subs	r2, r5, r3
 80055b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055b4:	2500      	movs	r5, #0
 80055b6:	189b      	adds	r3, r3, r2
 80055b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80055ba:	e7f1      	b.n	80055a0 <_dtoa_r+0x824>
 80055bc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80055be:	003b      	movs	r3, r7
 80055c0:	e781      	b.n	80054c6 <_dtoa_r+0x74a>
 80055c2:	9d08      	ldr	r5, [sp, #32]
 80055c4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80055c6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80055c8:	e788      	b.n	80054dc <_dtoa_r+0x760>
 80055ca:	9a08      	ldr	r2, [sp, #32]
 80055cc:	e7b4      	b.n	8005538 <_dtoa_r+0x7bc>
 80055ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055d0:	2500      	movs	r5, #0
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	ddc7      	ble.n	8005566 <_dtoa_r+0x7ea>
 80055d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055d8:	2001      	movs	r0, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00b      	beq.n	80055f6 <_dtoa_r+0x87a>
 80055de:	9b08      	ldr	r3, [sp, #32]
 80055e0:	9a08      	ldr	r2, [sp, #32]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80055e6:	3303      	adds	r3, #3
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	18d3      	adds	r3, r2, r3
 80055ec:	6858      	ldr	r0, [r3, #4]
 80055ee:	f000 fc70 	bl	8005ed2 <__hi0bits>
 80055f2:	2320      	movs	r3, #32
 80055f4:	1a18      	subs	r0, r3, r0
 80055f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055f8:	18c0      	adds	r0, r0, r3
 80055fa:	231f      	movs	r3, #31
 80055fc:	4018      	ands	r0, r3
 80055fe:	d100      	bne.n	8005602 <_dtoa_r+0x886>
 8005600:	e0ab      	b.n	800575a <_dtoa_r+0x9de>
 8005602:	3301      	adds	r3, #1
 8005604:	1a1b      	subs	r3, r3, r0
 8005606:	2b04      	cmp	r3, #4
 8005608:	dc00      	bgt.n	800560c <_dtoa_r+0x890>
 800560a:	e09b      	b.n	8005744 <_dtoa_r+0x9c8>
 800560c:	231c      	movs	r3, #28
 800560e:	1a18      	subs	r0, r3, r0
 8005610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005612:	1824      	adds	r4, r4, r0
 8005614:	181b      	adds	r3, r3, r0
 8005616:	930b      	str	r3, [sp, #44]	; 0x2c
 8005618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800561a:	181b      	adds	r3, r3, r0
 800561c:	930c      	str	r3, [sp, #48]	; 0x30
 800561e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005620:	2b00      	cmp	r3, #0
 8005622:	dd05      	ble.n	8005630 <_dtoa_r+0x8b4>
 8005624:	001a      	movs	r2, r3
 8005626:	9905      	ldr	r1, [sp, #20]
 8005628:	9804      	ldr	r0, [sp, #16]
 800562a:	f000 fd85 	bl	8006138 <__lshift>
 800562e:	9005      	str	r0, [sp, #20]
 8005630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005632:	2b00      	cmp	r3, #0
 8005634:	dd05      	ble.n	8005642 <_dtoa_r+0x8c6>
 8005636:	001a      	movs	r2, r3
 8005638:	9908      	ldr	r1, [sp, #32]
 800563a:	9804      	ldr	r0, [sp, #16]
 800563c:	f000 fd7c 	bl	8006138 <__lshift>
 8005640:	9008      	str	r0, [sp, #32]
 8005642:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005644:	2b00      	cmp	r3, #0
 8005646:	d100      	bne.n	800564a <_dtoa_r+0x8ce>
 8005648:	e089      	b.n	800575e <_dtoa_r+0x9e2>
 800564a:	9908      	ldr	r1, [sp, #32]
 800564c:	9805      	ldr	r0, [sp, #20]
 800564e:	f000 fdc4 	bl	80061da <__mcmp>
 8005652:	2800      	cmp	r0, #0
 8005654:	db00      	blt.n	8005658 <_dtoa_r+0x8dc>
 8005656:	e082      	b.n	800575e <_dtoa_r+0x9e2>
 8005658:	9b03      	ldr	r3, [sp, #12]
 800565a:	220a      	movs	r2, #10
 800565c:	3b01      	subs	r3, #1
 800565e:	9303      	str	r3, [sp, #12]
 8005660:	9905      	ldr	r1, [sp, #20]
 8005662:	2300      	movs	r3, #0
 8005664:	9804      	ldr	r0, [sp, #16]
 8005666:	f000 fbf8 	bl	8005e5a <__multadd>
 800566a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800566c:	9005      	str	r0, [sp, #20]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d100      	bne.n	8005674 <_dtoa_r+0x8f8>
 8005672:	e15d      	b.n	8005930 <_dtoa_r+0xbb4>
 8005674:	2300      	movs	r3, #0
 8005676:	0031      	movs	r1, r6
 8005678:	220a      	movs	r2, #10
 800567a:	9804      	ldr	r0, [sp, #16]
 800567c:	f000 fbed 	bl	8005e5a <__multadd>
 8005680:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005682:	0006      	movs	r6, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	dc02      	bgt.n	800568e <_dtoa_r+0x912>
 8005688:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800568a:	2b02      	cmp	r3, #2
 800568c:	dc6d      	bgt.n	800576a <_dtoa_r+0x9ee>
 800568e:	2c00      	cmp	r4, #0
 8005690:	dd05      	ble.n	800569e <_dtoa_r+0x922>
 8005692:	0031      	movs	r1, r6
 8005694:	0022      	movs	r2, r4
 8005696:	9804      	ldr	r0, [sp, #16]
 8005698:	f000 fd4e 	bl	8006138 <__lshift>
 800569c:	0006      	movs	r6, r0
 800569e:	0030      	movs	r0, r6
 80056a0:	2d00      	cmp	r5, #0
 80056a2:	d011      	beq.n	80056c8 <_dtoa_r+0x94c>
 80056a4:	6871      	ldr	r1, [r6, #4]
 80056a6:	9804      	ldr	r0, [sp, #16]
 80056a8:	f000 fb86 	bl	8005db8 <_Balloc>
 80056ac:	0031      	movs	r1, r6
 80056ae:	0004      	movs	r4, r0
 80056b0:	6933      	ldr	r3, [r6, #16]
 80056b2:	310c      	adds	r1, #12
 80056b4:	1c9a      	adds	r2, r3, #2
 80056b6:	0092      	lsls	r2, r2, #2
 80056b8:	300c      	adds	r0, #12
 80056ba:	f7fe fa31 	bl	8003b20 <memcpy>
 80056be:	2201      	movs	r2, #1
 80056c0:	0021      	movs	r1, r4
 80056c2:	9804      	ldr	r0, [sp, #16]
 80056c4:	f000 fd38 	bl	8006138 <__lshift>
 80056c8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80056ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056cc:	3f01      	subs	r7, #1
 80056ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80056d0:	19db      	adds	r3, r3, r7
 80056d2:	0037      	movs	r7, r6
 80056d4:	0006      	movs	r6, r0
 80056d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80056d8:	9908      	ldr	r1, [sp, #32]
 80056da:	9805      	ldr	r0, [sp, #20]
 80056dc:	f7ff faca 	bl	8004c74 <quorem>
 80056e0:	0039      	movs	r1, r7
 80056e2:	900d      	str	r0, [sp, #52]	; 0x34
 80056e4:	0004      	movs	r4, r0
 80056e6:	9805      	ldr	r0, [sp, #20]
 80056e8:	f000 fd77 	bl	80061da <__mcmp>
 80056ec:	0032      	movs	r2, r6
 80056ee:	900e      	str	r0, [sp, #56]	; 0x38
 80056f0:	9908      	ldr	r1, [sp, #32]
 80056f2:	9804      	ldr	r0, [sp, #16]
 80056f4:	f000 fd8a 	bl	800620c <__mdiff>
 80056f8:	2301      	movs	r3, #1
 80056fa:	930c      	str	r3, [sp, #48]	; 0x30
 80056fc:	68c3      	ldr	r3, [r0, #12]
 80056fe:	3430      	adds	r4, #48	; 0x30
 8005700:	0005      	movs	r5, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d104      	bne.n	8005710 <_dtoa_r+0x994>
 8005706:	0001      	movs	r1, r0
 8005708:	9805      	ldr	r0, [sp, #20]
 800570a:	f000 fd66 	bl	80061da <__mcmp>
 800570e:	900c      	str	r0, [sp, #48]	; 0x30
 8005710:	0029      	movs	r1, r5
 8005712:	9804      	ldr	r0, [sp, #16]
 8005714:	f000 fb88 	bl	8005e28 <_Bfree>
 8005718:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800571a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800571c:	4313      	orrs	r3, r2
 800571e:	d000      	beq.n	8005722 <_dtoa_r+0x9a6>
 8005720:	e089      	b.n	8005836 <_dtoa_r+0xaba>
 8005722:	9a06      	ldr	r2, [sp, #24]
 8005724:	3301      	adds	r3, #1
 8005726:	4213      	tst	r3, r2
 8005728:	d000      	beq.n	800572c <_dtoa_r+0x9b0>
 800572a:	e084      	b.n	8005836 <_dtoa_r+0xaba>
 800572c:	2c39      	cmp	r4, #57	; 0x39
 800572e:	d100      	bne.n	8005732 <_dtoa_r+0x9b6>
 8005730:	e0a3      	b.n	800587a <_dtoa_r+0xafe>
 8005732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005734:	2b00      	cmp	r3, #0
 8005736:	dd01      	ble.n	800573c <_dtoa_r+0x9c0>
 8005738:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800573a:	3431      	adds	r4, #49	; 0x31
 800573c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800573e:	1c5d      	adds	r5, r3, #1
 8005740:	701c      	strb	r4, [r3, #0]
 8005742:	e027      	b.n	8005794 <_dtoa_r+0xa18>
 8005744:	2b04      	cmp	r3, #4
 8005746:	d100      	bne.n	800574a <_dtoa_r+0x9ce>
 8005748:	e769      	b.n	800561e <_dtoa_r+0x8a2>
 800574a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800574c:	331c      	adds	r3, #28
 800574e:	18d2      	adds	r2, r2, r3
 8005750:	920b      	str	r2, [sp, #44]	; 0x2c
 8005752:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005754:	18e4      	adds	r4, r4, r3
 8005756:	18d3      	adds	r3, r2, r3
 8005758:	e760      	b.n	800561c <_dtoa_r+0x8a0>
 800575a:	0003      	movs	r3, r0
 800575c:	e7f5      	b.n	800574a <_dtoa_r+0x9ce>
 800575e:	2f00      	cmp	r7, #0
 8005760:	dc3c      	bgt.n	80057dc <_dtoa_r+0xa60>
 8005762:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005764:	2b02      	cmp	r3, #2
 8005766:	dd39      	ble.n	80057dc <_dtoa_r+0xa60>
 8005768:	970d      	str	r7, [sp, #52]	; 0x34
 800576a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10c      	bne.n	800578a <_dtoa_r+0xa0e>
 8005770:	9908      	ldr	r1, [sp, #32]
 8005772:	2205      	movs	r2, #5
 8005774:	9804      	ldr	r0, [sp, #16]
 8005776:	f000 fb70 	bl	8005e5a <__multadd>
 800577a:	9008      	str	r0, [sp, #32]
 800577c:	0001      	movs	r1, r0
 800577e:	9805      	ldr	r0, [sp, #20]
 8005780:	f000 fd2b 	bl	80061da <__mcmp>
 8005784:	2800      	cmp	r0, #0
 8005786:	dd00      	ble.n	800578a <_dtoa_r+0xa0e>
 8005788:	e55a      	b.n	8005240 <_dtoa_r+0x4c4>
 800578a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800578c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800578e:	43db      	mvns	r3, r3
 8005790:	9303      	str	r3, [sp, #12]
 8005792:	2700      	movs	r7, #0
 8005794:	9908      	ldr	r1, [sp, #32]
 8005796:	9804      	ldr	r0, [sp, #16]
 8005798:	f000 fb46 	bl	8005e28 <_Bfree>
 800579c:	2e00      	cmp	r6, #0
 800579e:	d100      	bne.n	80057a2 <_dtoa_r+0xa26>
 80057a0:	e63f      	b.n	8005422 <_dtoa_r+0x6a6>
 80057a2:	2f00      	cmp	r7, #0
 80057a4:	d005      	beq.n	80057b2 <_dtoa_r+0xa36>
 80057a6:	42b7      	cmp	r7, r6
 80057a8:	d003      	beq.n	80057b2 <_dtoa_r+0xa36>
 80057aa:	0039      	movs	r1, r7
 80057ac:	9804      	ldr	r0, [sp, #16]
 80057ae:	f000 fb3b 	bl	8005e28 <_Bfree>
 80057b2:	0031      	movs	r1, r6
 80057b4:	9804      	ldr	r0, [sp, #16]
 80057b6:	f000 fb37 	bl	8005e28 <_Bfree>
 80057ba:	e632      	b.n	8005422 <_dtoa_r+0x6a6>
 80057bc:	9508      	str	r5, [sp, #32]
 80057be:	002e      	movs	r6, r5
 80057c0:	e7e3      	b.n	800578a <_dtoa_r+0xa0e>
 80057c2:	2300      	movs	r3, #0
 80057c4:	9308      	str	r3, [sp, #32]
 80057c6:	001e      	movs	r6, r3
 80057c8:	e7df      	b.n	800578a <_dtoa_r+0xa0e>
 80057ca:	46c0      	nop			; (mov r8, r8)
 80057cc:	40240000 	.word	0x40240000
 80057d0:	00000433 	.word	0x00000433
 80057d4:	9603      	str	r6, [sp, #12]
 80057d6:	9508      	str	r5, [sp, #32]
 80057d8:	002e      	movs	r6, r5
 80057da:	e531      	b.n	8005240 <_dtoa_r+0x4c4>
 80057dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057de:	970d      	str	r7, [sp, #52]	; 0x34
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d000      	beq.n	80057e6 <_dtoa_r+0xa6a>
 80057e4:	e753      	b.n	800568e <_dtoa_r+0x912>
 80057e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80057e8:	9908      	ldr	r1, [sp, #32]
 80057ea:	9805      	ldr	r0, [sp, #20]
 80057ec:	f7ff fa42 	bl	8004c74 <quorem>
 80057f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057f2:	3030      	adds	r0, #48	; 0x30
 80057f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80057f6:	7028      	strb	r0, [r5, #0]
 80057f8:	3501      	adds	r5, #1
 80057fa:	0004      	movs	r4, r0
 80057fc:	1aeb      	subs	r3, r5, r3
 80057fe:	429a      	cmp	r2, r3
 8005800:	dc78      	bgt.n	80058f4 <_dtoa_r+0xb78>
 8005802:	1e15      	subs	r5, r2, #0
 8005804:	dc00      	bgt.n	8005808 <_dtoa_r+0xa8c>
 8005806:	2501      	movs	r5, #1
 8005808:	2700      	movs	r7, #0
 800580a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800580c:	195d      	adds	r5, r3, r5
 800580e:	9905      	ldr	r1, [sp, #20]
 8005810:	2201      	movs	r2, #1
 8005812:	9804      	ldr	r0, [sp, #16]
 8005814:	f000 fc90 	bl	8006138 <__lshift>
 8005818:	9908      	ldr	r1, [sp, #32]
 800581a:	9005      	str	r0, [sp, #20]
 800581c:	f000 fcdd 	bl	80061da <__mcmp>
 8005820:	2800      	cmp	r0, #0
 8005822:	dc2f      	bgt.n	8005884 <_dtoa_r+0xb08>
 8005824:	d101      	bne.n	800582a <_dtoa_r+0xaae>
 8005826:	07e3      	lsls	r3, r4, #31
 8005828:	d42c      	bmi.n	8005884 <_dtoa_r+0xb08>
 800582a:	1e6b      	subs	r3, r5, #1
 800582c:	781a      	ldrb	r2, [r3, #0]
 800582e:	2a30      	cmp	r2, #48	; 0x30
 8005830:	d1b0      	bne.n	8005794 <_dtoa_r+0xa18>
 8005832:	001d      	movs	r5, r3
 8005834:	e7f9      	b.n	800582a <_dtoa_r+0xaae>
 8005836:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005838:	2b00      	cmp	r3, #0
 800583a:	db07      	blt.n	800584c <_dtoa_r+0xad0>
 800583c:	001d      	movs	r5, r3
 800583e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005840:	431d      	orrs	r5, r3
 8005842:	d126      	bne.n	8005892 <_dtoa_r+0xb16>
 8005844:	2301      	movs	r3, #1
 8005846:	9a06      	ldr	r2, [sp, #24]
 8005848:	4213      	tst	r3, r2
 800584a:	d122      	bne.n	8005892 <_dtoa_r+0xb16>
 800584c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800584e:	2b00      	cmp	r3, #0
 8005850:	dc00      	bgt.n	8005854 <_dtoa_r+0xad8>
 8005852:	e773      	b.n	800573c <_dtoa_r+0x9c0>
 8005854:	9905      	ldr	r1, [sp, #20]
 8005856:	2201      	movs	r2, #1
 8005858:	9804      	ldr	r0, [sp, #16]
 800585a:	f000 fc6d 	bl	8006138 <__lshift>
 800585e:	9908      	ldr	r1, [sp, #32]
 8005860:	9005      	str	r0, [sp, #20]
 8005862:	f000 fcba 	bl	80061da <__mcmp>
 8005866:	2800      	cmp	r0, #0
 8005868:	dc04      	bgt.n	8005874 <_dtoa_r+0xaf8>
 800586a:	d000      	beq.n	800586e <_dtoa_r+0xaf2>
 800586c:	e766      	b.n	800573c <_dtoa_r+0x9c0>
 800586e:	07e3      	lsls	r3, r4, #31
 8005870:	d400      	bmi.n	8005874 <_dtoa_r+0xaf8>
 8005872:	e763      	b.n	800573c <_dtoa_r+0x9c0>
 8005874:	2c39      	cmp	r4, #57	; 0x39
 8005876:	d000      	beq.n	800587a <_dtoa_r+0xafe>
 8005878:	e75e      	b.n	8005738 <_dtoa_r+0x9bc>
 800587a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800587c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800587e:	1c5d      	adds	r5, r3, #1
 8005880:	2339      	movs	r3, #57	; 0x39
 8005882:	7013      	strb	r3, [r2, #0]
 8005884:	1e6b      	subs	r3, r5, #1
 8005886:	781a      	ldrb	r2, [r3, #0]
 8005888:	2a39      	cmp	r2, #57	; 0x39
 800588a:	d03b      	beq.n	8005904 <_dtoa_r+0xb88>
 800588c:	3201      	adds	r2, #1
 800588e:	701a      	strb	r2, [r3, #0]
 8005890:	e780      	b.n	8005794 <_dtoa_r+0xa18>
 8005892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005894:	3301      	adds	r3, #1
 8005896:	930d      	str	r3, [sp, #52]	; 0x34
 8005898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800589a:	2b00      	cmp	r3, #0
 800589c:	dd05      	ble.n	80058aa <_dtoa_r+0xb2e>
 800589e:	2c39      	cmp	r4, #57	; 0x39
 80058a0:	d0eb      	beq.n	800587a <_dtoa_r+0xafe>
 80058a2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80058a4:	3401      	adds	r4, #1
 80058a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058a8:	e74a      	b.n	8005740 <_dtoa_r+0x9c4>
 80058aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80058ae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80058b0:	701c      	strb	r4, [r3, #0]
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d0ab      	beq.n	800580e <_dtoa_r+0xa92>
 80058b6:	2300      	movs	r3, #0
 80058b8:	220a      	movs	r2, #10
 80058ba:	9905      	ldr	r1, [sp, #20]
 80058bc:	9804      	ldr	r0, [sp, #16]
 80058be:	f000 facc 	bl	8005e5a <__multadd>
 80058c2:	2300      	movs	r3, #0
 80058c4:	9005      	str	r0, [sp, #20]
 80058c6:	220a      	movs	r2, #10
 80058c8:	0039      	movs	r1, r7
 80058ca:	9804      	ldr	r0, [sp, #16]
 80058cc:	42b7      	cmp	r7, r6
 80058ce:	d106      	bne.n	80058de <_dtoa_r+0xb62>
 80058d0:	f000 fac3 	bl	8005e5a <__multadd>
 80058d4:	0007      	movs	r7, r0
 80058d6:	0006      	movs	r6, r0
 80058d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058da:	930b      	str	r3, [sp, #44]	; 0x2c
 80058dc:	e6fc      	b.n	80056d8 <_dtoa_r+0x95c>
 80058de:	f000 fabc 	bl	8005e5a <__multadd>
 80058e2:	0031      	movs	r1, r6
 80058e4:	0007      	movs	r7, r0
 80058e6:	2300      	movs	r3, #0
 80058e8:	220a      	movs	r2, #10
 80058ea:	9804      	ldr	r0, [sp, #16]
 80058ec:	f000 fab5 	bl	8005e5a <__multadd>
 80058f0:	0006      	movs	r6, r0
 80058f2:	e7f1      	b.n	80058d8 <_dtoa_r+0xb5c>
 80058f4:	2300      	movs	r3, #0
 80058f6:	220a      	movs	r2, #10
 80058f8:	9905      	ldr	r1, [sp, #20]
 80058fa:	9804      	ldr	r0, [sp, #16]
 80058fc:	f000 faad 	bl	8005e5a <__multadd>
 8005900:	9005      	str	r0, [sp, #20]
 8005902:	e771      	b.n	80057e8 <_dtoa_r+0xa6c>
 8005904:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005906:	429a      	cmp	r2, r3
 8005908:	d105      	bne.n	8005916 <_dtoa_r+0xb9a>
 800590a:	9b03      	ldr	r3, [sp, #12]
 800590c:	3301      	adds	r3, #1
 800590e:	9303      	str	r3, [sp, #12]
 8005910:	2331      	movs	r3, #49	; 0x31
 8005912:	7013      	strb	r3, [r2, #0]
 8005914:	e73e      	b.n	8005794 <_dtoa_r+0xa18>
 8005916:	001d      	movs	r5, r3
 8005918:	e7b4      	b.n	8005884 <_dtoa_r+0xb08>
 800591a:	4b0a      	ldr	r3, [pc, #40]	; (8005944 <_dtoa_r+0xbc8>)
 800591c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800591e:	930a      	str	r3, [sp, #40]	; 0x28
 8005920:	4b09      	ldr	r3, [pc, #36]	; (8005948 <_dtoa_r+0xbcc>)
 8005922:	2a00      	cmp	r2, #0
 8005924:	d001      	beq.n	800592a <_dtoa_r+0xbae>
 8005926:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800592c:	b01d      	add	sp, #116	; 0x74
 800592e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005932:	2b00      	cmp	r3, #0
 8005934:	dd00      	ble.n	8005938 <_dtoa_r+0xbbc>
 8005936:	e756      	b.n	80057e6 <_dtoa_r+0xa6a>
 8005938:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800593a:	2b02      	cmp	r3, #2
 800593c:	dc00      	bgt.n	8005940 <_dtoa_r+0xbc4>
 800593e:	e752      	b.n	80057e6 <_dtoa_r+0xa6a>
 8005940:	e713      	b.n	800576a <_dtoa_r+0x9ee>
 8005942:	46c0      	nop			; (mov r8, r8)
 8005944:	08006c34 	.word	0x08006c34
 8005948:	08006c3c 	.word	0x08006c3c

0800594c <_localeconv_r>:
 800594c:	4b03      	ldr	r3, [pc, #12]	; (800595c <_localeconv_r+0x10>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6a18      	ldr	r0, [r3, #32]
 8005952:	2800      	cmp	r0, #0
 8005954:	d100      	bne.n	8005958 <_localeconv_r+0xc>
 8005956:	4802      	ldr	r0, [pc, #8]	; (8005960 <_localeconv_r+0x14>)
 8005958:	30f0      	adds	r0, #240	; 0xf0
 800595a:	4770      	bx	lr
 800595c:	20000004 	.word	0x20000004
 8005960:	20000508 	.word	0x20000508

08005964 <malloc>:
 8005964:	b510      	push	{r4, lr}
 8005966:	4b03      	ldr	r3, [pc, #12]	; (8005974 <malloc+0x10>)
 8005968:	0001      	movs	r1, r0
 800596a:	6818      	ldr	r0, [r3, #0]
 800596c:	f000 f804 	bl	8005978 <_malloc_r>
 8005970:	bd10      	pop	{r4, pc}
 8005972:	46c0      	nop			; (mov r8, r8)
 8005974:	20000004 	.word	0x20000004

08005978 <_malloc_r>:
 8005978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800597a:	000d      	movs	r5, r1
 800597c:	b085      	sub	sp, #20
 800597e:	350b      	adds	r5, #11
 8005980:	9001      	str	r0, [sp, #4]
 8005982:	2d16      	cmp	r5, #22
 8005984:	d908      	bls.n	8005998 <_malloc_r+0x20>
 8005986:	2307      	movs	r3, #7
 8005988:	439d      	bics	r5, r3
 800598a:	d506      	bpl.n	800599a <_malloc_r+0x22>
 800598c:	230c      	movs	r3, #12
 800598e:	9a01      	ldr	r2, [sp, #4]
 8005990:	6013      	str	r3, [r2, #0]
 8005992:	2000      	movs	r0, #0
 8005994:	b005      	add	sp, #20
 8005996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005998:	2510      	movs	r5, #16
 800599a:	428d      	cmp	r5, r1
 800599c:	d3f6      	bcc.n	800598c <_malloc_r+0x14>
 800599e:	9801      	ldr	r0, [sp, #4]
 80059a0:	f000 f9fa 	bl	8005d98 <__malloc_lock>
 80059a4:	23f8      	movs	r3, #248	; 0xf8
 80059a6:	33ff      	adds	r3, #255	; 0xff
 80059a8:	48ba      	ldr	r0, [pc, #744]	; (8005c94 <_malloc_r+0x31c>)
 80059aa:	429d      	cmp	r5, r3
 80059ac:	d81f      	bhi.n	80059ee <_malloc_r+0x76>
 80059ae:	002a      	movs	r2, r5
 80059b0:	3208      	adds	r2, #8
 80059b2:	1882      	adds	r2, r0, r2
 80059b4:	0011      	movs	r1, r2
 80059b6:	6854      	ldr	r4, [r2, #4]
 80059b8:	3908      	subs	r1, #8
 80059ba:	08eb      	lsrs	r3, r5, #3
 80059bc:	428c      	cmp	r4, r1
 80059be:	d103      	bne.n	80059c8 <_malloc_r+0x50>
 80059c0:	68d4      	ldr	r4, [r2, #12]
 80059c2:	3302      	adds	r3, #2
 80059c4:	42a2      	cmp	r2, r4
 80059c6:	d029      	beq.n	8005a1c <_malloc_r+0xa4>
 80059c8:	2303      	movs	r3, #3
 80059ca:	6862      	ldr	r2, [r4, #4]
 80059cc:	68a1      	ldr	r1, [r4, #8]
 80059ce:	439a      	bics	r2, r3
 80059d0:	0013      	movs	r3, r2
 80059d2:	68e2      	ldr	r2, [r4, #12]
 80059d4:	18e3      	adds	r3, r4, r3
 80059d6:	60ca      	str	r2, [r1, #12]
 80059d8:	6091      	str	r1, [r2, #8]
 80059da:	2201      	movs	r2, #1
 80059dc:	6859      	ldr	r1, [r3, #4]
 80059de:	430a      	orrs	r2, r1
 80059e0:	605a      	str	r2, [r3, #4]
 80059e2:	9801      	ldr	r0, [sp, #4]
 80059e4:	f000 f9e0 	bl	8005da8 <__malloc_unlock>
 80059e8:	0020      	movs	r0, r4
 80059ea:	3008      	adds	r0, #8
 80059ec:	e7d2      	b.n	8005994 <_malloc_r+0x1c>
 80059ee:	0a6a      	lsrs	r2, r5, #9
 80059f0:	233f      	movs	r3, #63	; 0x3f
 80059f2:	2a00      	cmp	r2, #0
 80059f4:	d003      	beq.n	80059fe <_malloc_r+0x86>
 80059f6:	2a04      	cmp	r2, #4
 80059f8:	d828      	bhi.n	8005a4c <_malloc_r+0xd4>
 80059fa:	09ab      	lsrs	r3, r5, #6
 80059fc:	3338      	adds	r3, #56	; 0x38
 80059fe:	2203      	movs	r2, #3
 8005a00:	4694      	mov	ip, r2
 8005a02:	00d9      	lsls	r1, r3, #3
 8005a04:	1809      	adds	r1, r1, r0
 8005a06:	68cc      	ldr	r4, [r1, #12]
 8005a08:	428c      	cmp	r4, r1
 8005a0a:	d006      	beq.n	8005a1a <_malloc_r+0xa2>
 8005a0c:	4666      	mov	r6, ip
 8005a0e:	6862      	ldr	r2, [r4, #4]
 8005a10:	43b2      	bics	r2, r6
 8005a12:	1b57      	subs	r7, r2, r5
 8005a14:	2f0f      	cmp	r7, #15
 8005a16:	dd31      	ble.n	8005a7c <_malloc_r+0x104>
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	0001      	movs	r1, r0
 8005a1e:	6904      	ldr	r4, [r0, #16]
 8005a20:	3108      	adds	r1, #8
 8005a22:	428c      	cmp	r4, r1
 8005a24:	d04e      	beq.n	8005ac4 <_malloc_r+0x14c>
 8005a26:	2203      	movs	r2, #3
 8005a28:	6866      	ldr	r6, [r4, #4]
 8005a2a:	4396      	bics	r6, r2
 8005a2c:	0032      	movs	r2, r6
 8005a2e:	1b76      	subs	r6, r6, r5
 8005a30:	2e0f      	cmp	r6, #15
 8005a32:	dd31      	ble.n	8005a98 <_malloc_r+0x120>
 8005a34:	2701      	movs	r7, #1
 8005a36:	1963      	adds	r3, r4, r5
 8005a38:	433d      	orrs	r5, r7
 8005a3a:	4337      	orrs	r7, r6
 8005a3c:	6065      	str	r5, [r4, #4]
 8005a3e:	6143      	str	r3, [r0, #20]
 8005a40:	6103      	str	r3, [r0, #16]
 8005a42:	60d9      	str	r1, [r3, #12]
 8005a44:	6099      	str	r1, [r3, #8]
 8005a46:	605f      	str	r7, [r3, #4]
 8005a48:	50a6      	str	r6, [r4, r2]
 8005a4a:	e7ca      	b.n	80059e2 <_malloc_r+0x6a>
 8005a4c:	2a14      	cmp	r2, #20
 8005a4e:	d802      	bhi.n	8005a56 <_malloc_r+0xde>
 8005a50:	0013      	movs	r3, r2
 8005a52:	335b      	adds	r3, #91	; 0x5b
 8005a54:	e7d3      	b.n	80059fe <_malloc_r+0x86>
 8005a56:	2a54      	cmp	r2, #84	; 0x54
 8005a58:	d802      	bhi.n	8005a60 <_malloc_r+0xe8>
 8005a5a:	0b2b      	lsrs	r3, r5, #12
 8005a5c:	336e      	adds	r3, #110	; 0x6e
 8005a5e:	e7ce      	b.n	80059fe <_malloc_r+0x86>
 8005a60:	23aa      	movs	r3, #170	; 0xaa
 8005a62:	005b      	lsls	r3, r3, #1
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d802      	bhi.n	8005a6e <_malloc_r+0xf6>
 8005a68:	0beb      	lsrs	r3, r5, #15
 8005a6a:	3377      	adds	r3, #119	; 0x77
 8005a6c:	e7c7      	b.n	80059fe <_malloc_r+0x86>
 8005a6e:	498a      	ldr	r1, [pc, #552]	; (8005c98 <_malloc_r+0x320>)
 8005a70:	237e      	movs	r3, #126	; 0x7e
 8005a72:	428a      	cmp	r2, r1
 8005a74:	d8c3      	bhi.n	80059fe <_malloc_r+0x86>
 8005a76:	0cab      	lsrs	r3, r5, #18
 8005a78:	337c      	adds	r3, #124	; 0x7c
 8005a7a:	e7c0      	b.n	80059fe <_malloc_r+0x86>
 8005a7c:	68e6      	ldr	r6, [r4, #12]
 8005a7e:	2f00      	cmp	r7, #0
 8005a80:	db08      	blt.n	8005a94 <_malloc_r+0x11c>
 8005a82:	68a3      	ldr	r3, [r4, #8]
 8005a84:	60de      	str	r6, [r3, #12]
 8005a86:	60b3      	str	r3, [r6, #8]
 8005a88:	2301      	movs	r3, #1
 8005a8a:	18a2      	adds	r2, r4, r2
 8005a8c:	6851      	ldr	r1, [r2, #4]
 8005a8e:	430b      	orrs	r3, r1
 8005a90:	6053      	str	r3, [r2, #4]
 8005a92:	e7a6      	b.n	80059e2 <_malloc_r+0x6a>
 8005a94:	0034      	movs	r4, r6
 8005a96:	e7b7      	b.n	8005a08 <_malloc_r+0x90>
 8005a98:	6141      	str	r1, [r0, #20]
 8005a9a:	6101      	str	r1, [r0, #16]
 8005a9c:	2e00      	cmp	r6, #0
 8005a9e:	daf3      	bge.n	8005a88 <_malloc_r+0x110>
 8005aa0:	497e      	ldr	r1, [pc, #504]	; (8005c9c <_malloc_r+0x324>)
 8005aa2:	428a      	cmp	r2, r1
 8005aa4:	d842      	bhi.n	8005b2c <_malloc_r+0x1b4>
 8005aa6:	08d2      	lsrs	r2, r2, #3
 8005aa8:	39ff      	subs	r1, #255	; 0xff
 8005aaa:	1096      	asrs	r6, r2, #2
 8005aac:	39ff      	subs	r1, #255	; 0xff
 8005aae:	40b1      	lsls	r1, r6
 8005ab0:	6846      	ldr	r6, [r0, #4]
 8005ab2:	00d2      	lsls	r2, r2, #3
 8005ab4:	4331      	orrs	r1, r6
 8005ab6:	6041      	str	r1, [r0, #4]
 8005ab8:	1810      	adds	r0, r2, r0
 8005aba:	6882      	ldr	r2, [r0, #8]
 8005abc:	60e0      	str	r0, [r4, #12]
 8005abe:	60a2      	str	r2, [r4, #8]
 8005ac0:	6084      	str	r4, [r0, #8]
 8005ac2:	60d4      	str	r4, [r2, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	1099      	asrs	r1, r3, #2
 8005ac8:	408a      	lsls	r2, r1
 8005aca:	4972      	ldr	r1, [pc, #456]	; (8005c94 <_malloc_r+0x31c>)
 8005acc:	6848      	ldr	r0, [r1, #4]
 8005ace:	4282      	cmp	r2, r0
 8005ad0:	d900      	bls.n	8005ad4 <_malloc_r+0x15c>
 8005ad2:	e097      	b.n	8005c04 <_malloc_r+0x28c>
 8005ad4:	4210      	tst	r0, r2
 8005ad6:	d105      	bne.n	8005ae4 <_malloc_r+0x16c>
 8005ad8:	2403      	movs	r4, #3
 8005ada:	43a3      	bics	r3, r4
 8005adc:	0052      	lsls	r2, r2, #1
 8005ade:	3304      	adds	r3, #4
 8005ae0:	4210      	tst	r0, r2
 8005ae2:	d0fb      	beq.n	8005adc <_malloc_r+0x164>
 8005ae4:	469c      	mov	ip, r3
 8005ae6:	00d8      	lsls	r0, r3, #3
 8005ae8:	1808      	adds	r0, r1, r0
 8005aea:	9002      	str	r0, [sp, #8]
 8005aec:	9c02      	ldr	r4, [sp, #8]
 8005aee:	68e4      	ldr	r4, [r4, #12]
 8005af0:	9e02      	ldr	r6, [sp, #8]
 8005af2:	42b4      	cmp	r4, r6
 8005af4:	d158      	bne.n	8005ba8 <_malloc_r+0x230>
 8005af6:	0034      	movs	r4, r6
 8005af8:	3408      	adds	r4, #8
 8005afa:	9402      	str	r4, [sp, #8]
 8005afc:	2401      	movs	r4, #1
 8005afe:	44a4      	add	ip, r4
 8005b00:	4664      	mov	r4, ip
 8005b02:	2603      	movs	r6, #3
 8005b04:	4234      	tst	r4, r6
 8005b06:	d1f1      	bne.n	8005aec <_malloc_r+0x174>
 8005b08:	2403      	movs	r4, #3
 8005b0a:	4223      	tst	r3, r4
 8005b0c:	d174      	bne.n	8005bf8 <_malloc_r+0x280>
 8005b0e:	684b      	ldr	r3, [r1, #4]
 8005b10:	4393      	bics	r3, r2
 8005b12:	604b      	str	r3, [r1, #4]
 8005b14:	6848      	ldr	r0, [r1, #4]
 8005b16:	0052      	lsls	r2, r2, #1
 8005b18:	4282      	cmp	r2, r0
 8005b1a:	d873      	bhi.n	8005c04 <_malloc_r+0x28c>
 8005b1c:	2a00      	cmp	r2, #0
 8005b1e:	d071      	beq.n	8005c04 <_malloc_r+0x28c>
 8005b20:	4663      	mov	r3, ip
 8005b22:	4210      	tst	r0, r2
 8005b24:	d1de      	bne.n	8005ae4 <_malloc_r+0x16c>
 8005b26:	3304      	adds	r3, #4
 8005b28:	0052      	lsls	r2, r2, #1
 8005b2a:	e7fa      	b.n	8005b22 <_malloc_r+0x1aa>
 8005b2c:	0a56      	lsrs	r6, r2, #9
 8005b2e:	2e04      	cmp	r6, #4
 8005b30:	d816      	bhi.n	8005b60 <_malloc_r+0x1e8>
 8005b32:	0991      	lsrs	r1, r2, #6
 8005b34:	3138      	adds	r1, #56	; 0x38
 8005b36:	00cf      	lsls	r7, r1, #3
 8005b38:	183e      	adds	r6, r7, r0
 8005b3a:	2703      	movs	r7, #3
 8005b3c:	9602      	str	r6, [sp, #8]
 8005b3e:	46bc      	mov	ip, r7
 8005b40:	68b6      	ldr	r6, [r6, #8]
 8005b42:	9f02      	ldr	r7, [sp, #8]
 8005b44:	42b7      	cmp	r7, r6
 8005b46:	d127      	bne.n	8005b98 <_malloc_r+0x220>
 8005b48:	2201      	movs	r2, #1
 8005b4a:	1089      	asrs	r1, r1, #2
 8005b4c:	408a      	lsls	r2, r1
 8005b4e:	6841      	ldr	r1, [r0, #4]
 8005b50:	430a      	orrs	r2, r1
 8005b52:	6042      	str	r2, [r0, #4]
 8005b54:	9a02      	ldr	r2, [sp, #8]
 8005b56:	60a6      	str	r6, [r4, #8]
 8005b58:	60e2      	str	r2, [r4, #12]
 8005b5a:	6094      	str	r4, [r2, #8]
 8005b5c:	60f4      	str	r4, [r6, #12]
 8005b5e:	e7b1      	b.n	8005ac4 <_malloc_r+0x14c>
 8005b60:	2e14      	cmp	r6, #20
 8005b62:	d802      	bhi.n	8005b6a <_malloc_r+0x1f2>
 8005b64:	0031      	movs	r1, r6
 8005b66:	315b      	adds	r1, #91	; 0x5b
 8005b68:	e7e5      	b.n	8005b36 <_malloc_r+0x1be>
 8005b6a:	2e54      	cmp	r6, #84	; 0x54
 8005b6c:	d802      	bhi.n	8005b74 <_malloc_r+0x1fc>
 8005b6e:	0b11      	lsrs	r1, r2, #12
 8005b70:	316e      	adds	r1, #110	; 0x6e
 8005b72:	e7e0      	b.n	8005b36 <_malloc_r+0x1be>
 8005b74:	21aa      	movs	r1, #170	; 0xaa
 8005b76:	0049      	lsls	r1, r1, #1
 8005b78:	428e      	cmp	r6, r1
 8005b7a:	d802      	bhi.n	8005b82 <_malloc_r+0x20a>
 8005b7c:	0bd1      	lsrs	r1, r2, #15
 8005b7e:	3177      	adds	r1, #119	; 0x77
 8005b80:	e7d9      	b.n	8005b36 <_malloc_r+0x1be>
 8005b82:	4f45      	ldr	r7, [pc, #276]	; (8005c98 <_malloc_r+0x320>)
 8005b84:	217e      	movs	r1, #126	; 0x7e
 8005b86:	42be      	cmp	r6, r7
 8005b88:	d8d5      	bhi.n	8005b36 <_malloc_r+0x1be>
 8005b8a:	0c91      	lsrs	r1, r2, #18
 8005b8c:	317c      	adds	r1, #124	; 0x7c
 8005b8e:	e7d2      	b.n	8005b36 <_malloc_r+0x1be>
 8005b90:	68b6      	ldr	r6, [r6, #8]
 8005b92:	9902      	ldr	r1, [sp, #8]
 8005b94:	42b1      	cmp	r1, r6
 8005b96:	d004      	beq.n	8005ba2 <_malloc_r+0x22a>
 8005b98:	4660      	mov	r0, ip
 8005b9a:	6871      	ldr	r1, [r6, #4]
 8005b9c:	4381      	bics	r1, r0
 8005b9e:	428a      	cmp	r2, r1
 8005ba0:	d3f6      	bcc.n	8005b90 <_malloc_r+0x218>
 8005ba2:	68f2      	ldr	r2, [r6, #12]
 8005ba4:	9202      	str	r2, [sp, #8]
 8005ba6:	e7d5      	b.n	8005b54 <_malloc_r+0x1dc>
 8005ba8:	2603      	movs	r6, #3
 8005baa:	6867      	ldr	r7, [r4, #4]
 8005bac:	43b7      	bics	r7, r6
 8005bae:	9703      	str	r7, [sp, #12]
 8005bb0:	1b7e      	subs	r6, r7, r5
 8005bb2:	2e0f      	cmp	r6, #15
 8005bb4:	dd11      	ble.n	8005bda <_malloc_r+0x262>
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	1963      	adds	r3, r4, r5
 8005bba:	4315      	orrs	r5, r2
 8005bbc:	6065      	str	r5, [r4, #4]
 8005bbe:	68e0      	ldr	r0, [r4, #12]
 8005bc0:	68a5      	ldr	r5, [r4, #8]
 8005bc2:	3108      	adds	r1, #8
 8005bc4:	60e8      	str	r0, [r5, #12]
 8005bc6:	4332      	orrs	r2, r6
 8005bc8:	6085      	str	r5, [r0, #8]
 8005bca:	60cb      	str	r3, [r1, #12]
 8005bcc:	608b      	str	r3, [r1, #8]
 8005bce:	60d9      	str	r1, [r3, #12]
 8005bd0:	6099      	str	r1, [r3, #8]
 8005bd2:	605a      	str	r2, [r3, #4]
 8005bd4:	003b      	movs	r3, r7
 8005bd6:	50e6      	str	r6, [r4, r3]
 8005bd8:	e703      	b.n	80059e2 <_malloc_r+0x6a>
 8005bda:	68e7      	ldr	r7, [r4, #12]
 8005bdc:	2e00      	cmp	r6, #0
 8005bde:	db09      	blt.n	8005bf4 <_malloc_r+0x27c>
 8005be0:	2201      	movs	r2, #1
 8005be2:	9b03      	ldr	r3, [sp, #12]
 8005be4:	18e3      	adds	r3, r4, r3
 8005be6:	6859      	ldr	r1, [r3, #4]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]
 8005bec:	68a3      	ldr	r3, [r4, #8]
 8005bee:	60df      	str	r7, [r3, #12]
 8005bf0:	60bb      	str	r3, [r7, #8]
 8005bf2:	e6f6      	b.n	80059e2 <_malloc_r+0x6a>
 8005bf4:	003c      	movs	r4, r7
 8005bf6:	e77b      	b.n	8005af0 <_malloc_r+0x178>
 8005bf8:	3808      	subs	r0, #8
 8005bfa:	6884      	ldr	r4, [r0, #8]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	42a0      	cmp	r0, r4
 8005c00:	d082      	beq.n	8005b08 <_malloc_r+0x190>
 8005c02:	e787      	b.n	8005b14 <_malloc_r+0x19c>
 8005c04:	2303      	movs	r3, #3
 8005c06:	688f      	ldr	r7, [r1, #8]
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	439a      	bics	r2, r3
 8005c0c:	9202      	str	r2, [sp, #8]
 8005c0e:	4295      	cmp	r5, r2
 8005c10:	d803      	bhi.n	8005c1a <_malloc_r+0x2a2>
 8005c12:	1b52      	subs	r2, r2, r5
 8005c14:	2a0f      	cmp	r2, #15
 8005c16:	dd00      	ble.n	8005c1a <_malloc_r+0x2a2>
 8005c18:	e09f      	b.n	8005d5a <_malloc_r+0x3e2>
 8005c1a:	9b02      	ldr	r3, [sp, #8]
 8005c1c:	18fb      	adds	r3, r7, r3
 8005c1e:	9303      	str	r3, [sp, #12]
 8005c20:	4b1f      	ldr	r3, [pc, #124]	; (8005ca0 <_malloc_r+0x328>)
 8005c22:	681e      	ldr	r6, [r3, #0]
 8005c24:	4b1f      	ldr	r3, [pc, #124]	; (8005ca4 <_malloc_r+0x32c>)
 8005c26:	3610      	adds	r6, #16
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	1976      	adds	r6, r6, r5
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	d005      	beq.n	8005c3c <_malloc_r+0x2c4>
 8005c30:	4b1d      	ldr	r3, [pc, #116]	; (8005ca8 <_malloc_r+0x330>)
 8005c32:	3b01      	subs	r3, #1
 8005c34:	199e      	adds	r6, r3, r6
 8005c36:	4b1c      	ldr	r3, [pc, #112]	; (8005ca8 <_malloc_r+0x330>)
 8005c38:	425b      	negs	r3, r3
 8005c3a:	401e      	ands	r6, r3
 8005c3c:	0031      	movs	r1, r6
 8005c3e:	9801      	ldr	r0, [sp, #4]
 8005c40:	f000 fb9c 	bl	800637c <_sbrk_r>
 8005c44:	0004      	movs	r4, r0
 8005c46:	1c43      	adds	r3, r0, #1
 8005c48:	d05f      	beq.n	8005d0a <_malloc_r+0x392>
 8005c4a:	9b03      	ldr	r3, [sp, #12]
 8005c4c:	4283      	cmp	r3, r0
 8005c4e:	d902      	bls.n	8005c56 <_malloc_r+0x2de>
 8005c50:	4b10      	ldr	r3, [pc, #64]	; (8005c94 <_malloc_r+0x31c>)
 8005c52:	429f      	cmp	r7, r3
 8005c54:	d159      	bne.n	8005d0a <_malloc_r+0x392>
 8005c56:	4b15      	ldr	r3, [pc, #84]	; (8005cac <_malloc_r+0x334>)
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	18b1      	adds	r1, r6, r2
 8005c5c:	6019      	str	r1, [r3, #0]
 8005c5e:	4b12      	ldr	r3, [pc, #72]	; (8005ca8 <_malloc_r+0x330>)
 8005c60:	1e5a      	subs	r2, r3, #1
 8005c62:	9b03      	ldr	r3, [sp, #12]
 8005c64:	42a3      	cmp	r3, r4
 8005c66:	d127      	bne.n	8005cb8 <_malloc_r+0x340>
 8005c68:	4213      	tst	r3, r2
 8005c6a:	d125      	bne.n	8005cb8 <_malloc_r+0x340>
 8005c6c:	9a02      	ldr	r2, [sp, #8]
 8005c6e:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <_malloc_r+0x31c>)
 8005c70:	1992      	adds	r2, r2, r6
 8005c72:	2601      	movs	r6, #1
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	4316      	orrs	r6, r2
 8005c78:	605e      	str	r6, [r3, #4]
 8005c7a:	4b0c      	ldr	r3, [pc, #48]	; (8005cac <_malloc_r+0x334>)
 8005c7c:	4a0c      	ldr	r2, [pc, #48]	; (8005cb0 <_malloc_r+0x338>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6811      	ldr	r1, [r2, #0]
 8005c82:	428b      	cmp	r3, r1
 8005c84:	d900      	bls.n	8005c88 <_malloc_r+0x310>
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	4a0a      	ldr	r2, [pc, #40]	; (8005cb4 <_malloc_r+0x33c>)
 8005c8a:	6811      	ldr	r1, [r2, #0]
 8005c8c:	428b      	cmp	r3, r1
 8005c8e:	d93c      	bls.n	8005d0a <_malloc_r+0x392>
 8005c90:	6013      	str	r3, [r2, #0]
 8005c92:	e03a      	b.n	8005d0a <_malloc_r+0x392>
 8005c94:	200000f8 	.word	0x200000f8
 8005c98:	00000554 	.word	0x00000554
 8005c9c:	000001ff 	.word	0x000001ff
 8005ca0:	20000708 	.word	0x20000708
 8005ca4:	20000500 	.word	0x20000500
 8005ca8:	00000080 	.word	0x00000080
 8005cac:	200006d8 	.word	0x200006d8
 8005cb0:	20000700 	.word	0x20000700
 8005cb4:	20000704 	.word	0x20000704
 8005cb8:	4b2d      	ldr	r3, [pc, #180]	; (8005d70 <_malloc_r+0x3f8>)
 8005cba:	6818      	ldr	r0, [r3, #0]
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d132      	bne.n	8005d26 <_malloc_r+0x3ae>
 8005cc0:	601c      	str	r4, [r3, #0]
 8005cc2:	2007      	movs	r0, #7
 8005cc4:	4020      	ands	r0, r4
 8005cc6:	d002      	beq.n	8005cce <_malloc_r+0x356>
 8005cc8:	2308      	movs	r3, #8
 8005cca:	1a18      	subs	r0, r3, r0
 8005ccc:	1824      	adds	r4, r4, r0
 8005cce:	4b29      	ldr	r3, [pc, #164]	; (8005d74 <_malloc_r+0x3fc>)
 8005cd0:	19a6      	adds	r6, r4, r6
 8005cd2:	1818      	adds	r0, r3, r0
 8005cd4:	4016      	ands	r6, r2
 8005cd6:	1b86      	subs	r6, r0, r6
 8005cd8:	0031      	movs	r1, r6
 8005cda:	9801      	ldr	r0, [sp, #4]
 8005cdc:	f000 fb4e 	bl	800637c <_sbrk_r>
 8005ce0:	1c43      	adds	r3, r0, #1
 8005ce2:	d101      	bne.n	8005ce8 <_malloc_r+0x370>
 8005ce4:	0020      	movs	r0, r4
 8005ce6:	2600      	movs	r6, #0
 8005ce8:	4a23      	ldr	r2, [pc, #140]	; (8005d78 <_malloc_r+0x400>)
 8005cea:	1b00      	subs	r0, r0, r4
 8005cec:	6813      	ldr	r3, [r2, #0]
 8005cee:	199b      	adds	r3, r3, r6
 8005cf0:	6013      	str	r3, [r2, #0]
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	4a21      	ldr	r2, [pc, #132]	; (8005d7c <_malloc_r+0x404>)
 8005cf6:	1986      	adds	r6, r0, r6
 8005cf8:	431e      	orrs	r6, r3
 8005cfa:	6094      	str	r4, [r2, #8]
 8005cfc:	6066      	str	r6, [r4, #4]
 8005cfe:	4297      	cmp	r7, r2
 8005d00:	d0bb      	beq.n	8005c7a <_malloc_r+0x302>
 8005d02:	9a02      	ldr	r2, [sp, #8]
 8005d04:	2a0f      	cmp	r2, #15
 8005d06:	d814      	bhi.n	8005d32 <_malloc_r+0x3ba>
 8005d08:	6063      	str	r3, [r4, #4]
 8005d0a:	2203      	movs	r2, #3
 8005d0c:	4b1b      	ldr	r3, [pc, #108]	; (8005d7c <_malloc_r+0x404>)
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	4393      	bics	r3, r2
 8005d14:	1b5a      	subs	r2, r3, r5
 8005d16:	429d      	cmp	r5, r3
 8005d18:	d801      	bhi.n	8005d1e <_malloc_r+0x3a6>
 8005d1a:	2a0f      	cmp	r2, #15
 8005d1c:	dc1d      	bgt.n	8005d5a <_malloc_r+0x3e2>
 8005d1e:	9801      	ldr	r0, [sp, #4]
 8005d20:	f000 f842 	bl	8005da8 <__malloc_unlock>
 8005d24:	e635      	b.n	8005992 <_malloc_r+0x1a>
 8005d26:	9b03      	ldr	r3, [sp, #12]
 8005d28:	1ae3      	subs	r3, r4, r3
 8005d2a:	185b      	adds	r3, r3, r1
 8005d2c:	4912      	ldr	r1, [pc, #72]	; (8005d78 <_malloc_r+0x400>)
 8005d2e:	600b      	str	r3, [r1, #0]
 8005d30:	e7c7      	b.n	8005cc2 <_malloc_r+0x34a>
 8005d32:	2207      	movs	r2, #7
 8005d34:	9e02      	ldr	r6, [sp, #8]
 8005d36:	3e0c      	subs	r6, #12
 8005d38:	4396      	bics	r6, r2
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	2205      	movs	r2, #5
 8005d40:	4333      	orrs	r3, r6
 8005d42:	607b      	str	r3, [r7, #4]
 8005d44:	19bb      	adds	r3, r7, r6
 8005d46:	605a      	str	r2, [r3, #4]
 8005d48:	609a      	str	r2, [r3, #8]
 8005d4a:	2e0f      	cmp	r6, #15
 8005d4c:	d995      	bls.n	8005c7a <_malloc_r+0x302>
 8005d4e:	0039      	movs	r1, r7
 8005d50:	9801      	ldr	r0, [sp, #4]
 8005d52:	3108      	adds	r1, #8
 8005d54:	f000 fc22 	bl	800659c <_free_r>
 8005d58:	e78f      	b.n	8005c7a <_malloc_r+0x302>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	0018      	movs	r0, r3
 8005d5e:	4907      	ldr	r1, [pc, #28]	; (8005d7c <_malloc_r+0x404>)
 8005d60:	4328      	orrs	r0, r5
 8005d62:	688c      	ldr	r4, [r1, #8]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	1965      	adds	r5, r4, r5
 8005d68:	6060      	str	r0, [r4, #4]
 8005d6a:	608d      	str	r5, [r1, #8]
 8005d6c:	606b      	str	r3, [r5, #4]
 8005d6e:	e638      	b.n	80059e2 <_malloc_r+0x6a>
 8005d70:	20000500 	.word	0x20000500
 8005d74:	00000080 	.word	0x00000080
 8005d78:	200006d8 	.word	0x200006d8
 8005d7c:	200000f8 	.word	0x200000f8

08005d80 <memchr>:
 8005d80:	b2c9      	uxtb	r1, r1
 8005d82:	1882      	adds	r2, r0, r2
 8005d84:	4290      	cmp	r0, r2
 8005d86:	d101      	bne.n	8005d8c <memchr+0xc>
 8005d88:	2000      	movs	r0, #0
 8005d8a:	4770      	bx	lr
 8005d8c:	7803      	ldrb	r3, [r0, #0]
 8005d8e:	428b      	cmp	r3, r1
 8005d90:	d0fb      	beq.n	8005d8a <memchr+0xa>
 8005d92:	3001      	adds	r0, #1
 8005d94:	e7f6      	b.n	8005d84 <memchr+0x4>
	...

08005d98 <__malloc_lock>:
 8005d98:	b510      	push	{r4, lr}
 8005d9a:	4802      	ldr	r0, [pc, #8]	; (8005da4 <__malloc_lock+0xc>)
 8005d9c:	f000 fcb2 	bl	8006704 <__retarget_lock_acquire_recursive>
 8005da0:	bd10      	pop	{r4, pc}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	20000921 	.word	0x20000921

08005da8 <__malloc_unlock>:
 8005da8:	b510      	push	{r4, lr}
 8005daa:	4802      	ldr	r0, [pc, #8]	; (8005db4 <__malloc_unlock+0xc>)
 8005dac:	f000 fcab 	bl	8006706 <__retarget_lock_release_recursive>
 8005db0:	bd10      	pop	{r4, pc}
 8005db2:	46c0      	nop			; (mov r8, r8)
 8005db4:	20000921 	.word	0x20000921

08005db8 <_Balloc>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005dbc:	0004      	movs	r4, r0
 8005dbe:	000d      	movs	r5, r1
 8005dc0:	2e00      	cmp	r6, #0
 8005dc2:	d107      	bne.n	8005dd4 <_Balloc+0x1c>
 8005dc4:	2010      	movs	r0, #16
 8005dc6:	f7ff fdcd 	bl	8005964 <malloc>
 8005dca:	6260      	str	r0, [r4, #36]	; 0x24
 8005dcc:	6046      	str	r6, [r0, #4]
 8005dce:	6086      	str	r6, [r0, #8]
 8005dd0:	6006      	str	r6, [r0, #0]
 8005dd2:	60c6      	str	r6, [r0, #12]
 8005dd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005dd6:	68f3      	ldr	r3, [r6, #12]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d013      	beq.n	8005e04 <_Balloc+0x4c>
 8005ddc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dde:	00aa      	lsls	r2, r5, #2
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	189b      	adds	r3, r3, r2
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d118      	bne.n	8005e1c <_Balloc+0x64>
 8005dea:	2101      	movs	r1, #1
 8005dec:	000e      	movs	r6, r1
 8005dee:	40ae      	lsls	r6, r5
 8005df0:	1d72      	adds	r2, r6, #5
 8005df2:	0092      	lsls	r2, r2, #2
 8005df4:	0020      	movs	r0, r4
 8005df6:	f000 fb51 	bl	800649c <_calloc_r>
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	d00c      	beq.n	8005e18 <_Balloc+0x60>
 8005dfe:	6045      	str	r5, [r0, #4]
 8005e00:	6086      	str	r6, [r0, #8]
 8005e02:	e00d      	b.n	8005e20 <_Balloc+0x68>
 8005e04:	2221      	movs	r2, #33	; 0x21
 8005e06:	2104      	movs	r1, #4
 8005e08:	0020      	movs	r0, r4
 8005e0a:	f000 fb47 	bl	800649c <_calloc_r>
 8005e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e10:	60f0      	str	r0, [r6, #12]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1e1      	bne.n	8005ddc <_Balloc+0x24>
 8005e18:	2000      	movs	r0, #0
 8005e1a:	bd70      	pop	{r4, r5, r6, pc}
 8005e1c:	6802      	ldr	r2, [r0, #0]
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	2300      	movs	r3, #0
 8005e22:	6103      	str	r3, [r0, #16]
 8005e24:	60c3      	str	r3, [r0, #12]
 8005e26:	e7f8      	b.n	8005e1a <_Balloc+0x62>

08005e28 <_Bfree>:
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005e2c:	0006      	movs	r6, r0
 8005e2e:	000d      	movs	r5, r1
 8005e30:	2c00      	cmp	r4, #0
 8005e32:	d107      	bne.n	8005e44 <_Bfree+0x1c>
 8005e34:	2010      	movs	r0, #16
 8005e36:	f7ff fd95 	bl	8005964 <malloc>
 8005e3a:	6270      	str	r0, [r6, #36]	; 0x24
 8005e3c:	6044      	str	r4, [r0, #4]
 8005e3e:	6084      	str	r4, [r0, #8]
 8005e40:	6004      	str	r4, [r0, #0]
 8005e42:	60c4      	str	r4, [r0, #12]
 8005e44:	2d00      	cmp	r5, #0
 8005e46:	d007      	beq.n	8005e58 <_Bfree+0x30>
 8005e48:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005e4a:	686a      	ldr	r2, [r5, #4]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	0092      	lsls	r2, r2, #2
 8005e50:	189b      	adds	r3, r3, r2
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	602a      	str	r2, [r5, #0]
 8005e56:	601d      	str	r5, [r3, #0]
 8005e58:	bd70      	pop	{r4, r5, r6, pc}

08005e5a <__multadd>:
 8005e5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e5c:	001e      	movs	r6, r3
 8005e5e:	2314      	movs	r3, #20
 8005e60:	469c      	mov	ip, r3
 8005e62:	0007      	movs	r7, r0
 8005e64:	000c      	movs	r4, r1
 8005e66:	2000      	movs	r0, #0
 8005e68:	690d      	ldr	r5, [r1, #16]
 8005e6a:	448c      	add	ip, r1
 8005e6c:	4663      	mov	r3, ip
 8005e6e:	8819      	ldrh	r1, [r3, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4351      	muls	r1, r2
 8005e74:	0c1b      	lsrs	r3, r3, #16
 8005e76:	4353      	muls	r3, r2
 8005e78:	1989      	adds	r1, r1, r6
 8005e7a:	0c0e      	lsrs	r6, r1, #16
 8005e7c:	199b      	adds	r3, r3, r6
 8005e7e:	b289      	uxth	r1, r1
 8005e80:	0c1e      	lsrs	r6, r3, #16
 8005e82:	041b      	lsls	r3, r3, #16
 8005e84:	185b      	adds	r3, r3, r1
 8005e86:	4661      	mov	r1, ip
 8005e88:	3001      	adds	r0, #1
 8005e8a:	c108      	stmia	r1!, {r3}
 8005e8c:	468c      	mov	ip, r1
 8005e8e:	4285      	cmp	r5, r0
 8005e90:	dcec      	bgt.n	8005e6c <__multadd+0x12>
 8005e92:	2e00      	cmp	r6, #0
 8005e94:	d01b      	beq.n	8005ece <__multadd+0x74>
 8005e96:	68a3      	ldr	r3, [r4, #8]
 8005e98:	429d      	cmp	r5, r3
 8005e9a:	db12      	blt.n	8005ec2 <__multadd+0x68>
 8005e9c:	6863      	ldr	r3, [r4, #4]
 8005e9e:	0038      	movs	r0, r7
 8005ea0:	1c59      	adds	r1, r3, #1
 8005ea2:	f7ff ff89 	bl	8005db8 <_Balloc>
 8005ea6:	0021      	movs	r1, r4
 8005ea8:	6923      	ldr	r3, [r4, #16]
 8005eaa:	9001      	str	r0, [sp, #4]
 8005eac:	1c9a      	adds	r2, r3, #2
 8005eae:	0092      	lsls	r2, r2, #2
 8005eb0:	310c      	adds	r1, #12
 8005eb2:	300c      	adds	r0, #12
 8005eb4:	f7fd fe34 	bl	8003b20 <memcpy>
 8005eb8:	0021      	movs	r1, r4
 8005eba:	0038      	movs	r0, r7
 8005ebc:	f7ff ffb4 	bl	8005e28 <_Bfree>
 8005ec0:	9c01      	ldr	r4, [sp, #4]
 8005ec2:	1d2b      	adds	r3, r5, #4
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	18e3      	adds	r3, r4, r3
 8005ec8:	3501      	adds	r5, #1
 8005eca:	605e      	str	r6, [r3, #4]
 8005ecc:	6125      	str	r5, [r4, #16]
 8005ece:	0020      	movs	r0, r4
 8005ed0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08005ed2 <__hi0bits>:
 8005ed2:	0003      	movs	r3, r0
 8005ed4:	0c02      	lsrs	r2, r0, #16
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	4282      	cmp	r2, r0
 8005eda:	d101      	bne.n	8005ee0 <__hi0bits+0xe>
 8005edc:	041b      	lsls	r3, r3, #16
 8005ede:	3010      	adds	r0, #16
 8005ee0:	0e1a      	lsrs	r2, r3, #24
 8005ee2:	d101      	bne.n	8005ee8 <__hi0bits+0x16>
 8005ee4:	3008      	adds	r0, #8
 8005ee6:	021b      	lsls	r3, r3, #8
 8005ee8:	0f1a      	lsrs	r2, r3, #28
 8005eea:	d101      	bne.n	8005ef0 <__hi0bits+0x1e>
 8005eec:	3004      	adds	r0, #4
 8005eee:	011b      	lsls	r3, r3, #4
 8005ef0:	0f9a      	lsrs	r2, r3, #30
 8005ef2:	d101      	bne.n	8005ef8 <__hi0bits+0x26>
 8005ef4:	3002      	adds	r0, #2
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	db03      	blt.n	8005f04 <__hi0bits+0x32>
 8005efc:	3001      	adds	r0, #1
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	d400      	bmi.n	8005f04 <__hi0bits+0x32>
 8005f02:	2020      	movs	r0, #32
 8005f04:	4770      	bx	lr

08005f06 <__lo0bits>:
 8005f06:	2207      	movs	r2, #7
 8005f08:	6803      	ldr	r3, [r0, #0]
 8005f0a:	b510      	push	{r4, lr}
 8005f0c:	0001      	movs	r1, r0
 8005f0e:	401a      	ands	r2, r3
 8005f10:	d00d      	beq.n	8005f2e <__lo0bits+0x28>
 8005f12:	2401      	movs	r4, #1
 8005f14:	2000      	movs	r0, #0
 8005f16:	4223      	tst	r3, r4
 8005f18:	d105      	bne.n	8005f26 <__lo0bits+0x20>
 8005f1a:	3002      	adds	r0, #2
 8005f1c:	4203      	tst	r3, r0
 8005f1e:	d003      	beq.n	8005f28 <__lo0bits+0x22>
 8005f20:	40e3      	lsrs	r3, r4
 8005f22:	0020      	movs	r0, r4
 8005f24:	600b      	str	r3, [r1, #0]
 8005f26:	bd10      	pop	{r4, pc}
 8005f28:	089b      	lsrs	r3, r3, #2
 8005f2a:	600b      	str	r3, [r1, #0]
 8005f2c:	e7fb      	b.n	8005f26 <__lo0bits+0x20>
 8005f2e:	b29c      	uxth	r4, r3
 8005f30:	0010      	movs	r0, r2
 8005f32:	2c00      	cmp	r4, #0
 8005f34:	d101      	bne.n	8005f3a <__lo0bits+0x34>
 8005f36:	2010      	movs	r0, #16
 8005f38:	0c1b      	lsrs	r3, r3, #16
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	2a00      	cmp	r2, #0
 8005f3e:	d101      	bne.n	8005f44 <__lo0bits+0x3e>
 8005f40:	3008      	adds	r0, #8
 8005f42:	0a1b      	lsrs	r3, r3, #8
 8005f44:	071a      	lsls	r2, r3, #28
 8005f46:	d101      	bne.n	8005f4c <__lo0bits+0x46>
 8005f48:	3004      	adds	r0, #4
 8005f4a:	091b      	lsrs	r3, r3, #4
 8005f4c:	079a      	lsls	r2, r3, #30
 8005f4e:	d101      	bne.n	8005f54 <__lo0bits+0x4e>
 8005f50:	3002      	adds	r0, #2
 8005f52:	089b      	lsrs	r3, r3, #2
 8005f54:	07da      	lsls	r2, r3, #31
 8005f56:	d4e8      	bmi.n	8005f2a <__lo0bits+0x24>
 8005f58:	085b      	lsrs	r3, r3, #1
 8005f5a:	d001      	beq.n	8005f60 <__lo0bits+0x5a>
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	e7e4      	b.n	8005f2a <__lo0bits+0x24>
 8005f60:	2020      	movs	r0, #32
 8005f62:	e7e0      	b.n	8005f26 <__lo0bits+0x20>

08005f64 <__i2b>:
 8005f64:	b510      	push	{r4, lr}
 8005f66:	000c      	movs	r4, r1
 8005f68:	2101      	movs	r1, #1
 8005f6a:	f7ff ff25 	bl	8005db8 <_Balloc>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	6144      	str	r4, [r0, #20]
 8005f72:	6103      	str	r3, [r0, #16]
 8005f74:	bd10      	pop	{r4, pc}

08005f76 <__multiply>:
 8005f76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f78:	690b      	ldr	r3, [r1, #16]
 8005f7a:	0015      	movs	r5, r2
 8005f7c:	6912      	ldr	r2, [r2, #16]
 8005f7e:	b089      	sub	sp, #36	; 0x24
 8005f80:	000c      	movs	r4, r1
 8005f82:	4293      	cmp	r3, r2
 8005f84:	da01      	bge.n	8005f8a <__multiply+0x14>
 8005f86:	002c      	movs	r4, r5
 8005f88:	000d      	movs	r5, r1
 8005f8a:	6927      	ldr	r7, [r4, #16]
 8005f8c:	692e      	ldr	r6, [r5, #16]
 8005f8e:	68a2      	ldr	r2, [r4, #8]
 8005f90:	19bb      	adds	r3, r7, r6
 8005f92:	6861      	ldr	r1, [r4, #4]
 8005f94:	9301      	str	r3, [sp, #4]
 8005f96:	4293      	cmp	r3, r2
 8005f98:	dd00      	ble.n	8005f9c <__multiply+0x26>
 8005f9a:	3101      	adds	r1, #1
 8005f9c:	f7ff ff0c 	bl	8005db8 <_Balloc>
 8005fa0:	0003      	movs	r3, r0
 8005fa2:	3314      	adds	r3, #20
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	9a00      	ldr	r2, [sp, #0]
 8005fa8:	19bb      	adds	r3, r7, r6
 8005faa:	4694      	mov	ip, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	449c      	add	ip, r3
 8005fb0:	0013      	movs	r3, r2
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	9004      	str	r0, [sp, #16]
 8005fb6:	4563      	cmp	r3, ip
 8005fb8:	d31c      	bcc.n	8005ff4 <__multiply+0x7e>
 8005fba:	002a      	movs	r2, r5
 8005fbc:	3414      	adds	r4, #20
 8005fbe:	00bf      	lsls	r7, r7, #2
 8005fc0:	19e3      	adds	r3, r4, r7
 8005fc2:	3214      	adds	r2, #20
 8005fc4:	00b6      	lsls	r6, r6, #2
 8005fc6:	9305      	str	r3, [sp, #20]
 8005fc8:	1993      	adds	r3, r2, r6
 8005fca:	9402      	str	r4, [sp, #8]
 8005fcc:	9306      	str	r3, [sp, #24]
 8005fce:	9b06      	ldr	r3, [sp, #24]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d311      	bcc.n	8005ff8 <__multiply+0x82>
 8005fd4:	9b01      	ldr	r3, [sp, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	dd06      	ble.n	8005fe8 <__multiply+0x72>
 8005fda:	2304      	movs	r3, #4
 8005fdc:	425b      	negs	r3, r3
 8005fde:	449c      	add	ip, r3
 8005fe0:	4663      	mov	r3, ip
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d051      	beq.n	800608c <__multiply+0x116>
 8005fe8:	9b04      	ldr	r3, [sp, #16]
 8005fea:	9a01      	ldr	r2, [sp, #4]
 8005fec:	0018      	movs	r0, r3
 8005fee:	611a      	str	r2, [r3, #16]
 8005ff0:	b009      	add	sp, #36	; 0x24
 8005ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ff4:	c304      	stmia	r3!, {r2}
 8005ff6:	e7de      	b.n	8005fb6 <__multiply+0x40>
 8005ff8:	8814      	ldrh	r4, [r2, #0]
 8005ffa:	2c00      	cmp	r4, #0
 8005ffc:	d01e      	beq.n	800603c <__multiply+0xc6>
 8005ffe:	2600      	movs	r6, #0
 8006000:	9d00      	ldr	r5, [sp, #0]
 8006002:	9f02      	ldr	r7, [sp, #8]
 8006004:	cf01      	ldmia	r7!, {r0}
 8006006:	9507      	str	r5, [sp, #28]
 8006008:	cd08      	ldmia	r5!, {r3}
 800600a:	9303      	str	r3, [sp, #12]
 800600c:	b283      	uxth	r3, r0
 800600e:	4363      	muls	r3, r4
 8006010:	0019      	movs	r1, r3
 8006012:	466b      	mov	r3, sp
 8006014:	0c00      	lsrs	r0, r0, #16
 8006016:	899b      	ldrh	r3, [r3, #12]
 8006018:	4360      	muls	r0, r4
 800601a:	18cb      	adds	r3, r1, r3
 800601c:	9903      	ldr	r1, [sp, #12]
 800601e:	199b      	adds	r3, r3, r6
 8006020:	0c09      	lsrs	r1, r1, #16
 8006022:	1841      	adds	r1, r0, r1
 8006024:	0c18      	lsrs	r0, r3, #16
 8006026:	1809      	adds	r1, r1, r0
 8006028:	0c0e      	lsrs	r6, r1, #16
 800602a:	b29b      	uxth	r3, r3
 800602c:	0409      	lsls	r1, r1, #16
 800602e:	430b      	orrs	r3, r1
 8006030:	9907      	ldr	r1, [sp, #28]
 8006032:	600b      	str	r3, [r1, #0]
 8006034:	9b05      	ldr	r3, [sp, #20]
 8006036:	42bb      	cmp	r3, r7
 8006038:	d8e4      	bhi.n	8006004 <__multiply+0x8e>
 800603a:	602e      	str	r6, [r5, #0]
 800603c:	6813      	ldr	r3, [r2, #0]
 800603e:	0c1b      	lsrs	r3, r3, #16
 8006040:	9303      	str	r3, [sp, #12]
 8006042:	d01e      	beq.n	8006082 <__multiply+0x10c>
 8006044:	2600      	movs	r6, #0
 8006046:	9b00      	ldr	r3, [sp, #0]
 8006048:	9c02      	ldr	r4, [sp, #8]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	9800      	ldr	r0, [sp, #0]
 800604e:	0007      	movs	r7, r0
 8006050:	8821      	ldrh	r1, [r4, #0]
 8006052:	9d03      	ldr	r5, [sp, #12]
 8006054:	b29b      	uxth	r3, r3
 8006056:	4369      	muls	r1, r5
 8006058:	c820      	ldmia	r0!, {r5}
 800605a:	0c2d      	lsrs	r5, r5, #16
 800605c:	1949      	adds	r1, r1, r5
 800605e:	198e      	adds	r6, r1, r6
 8006060:	0431      	lsls	r1, r6, #16
 8006062:	430b      	orrs	r3, r1
 8006064:	603b      	str	r3, [r7, #0]
 8006066:	cc08      	ldmia	r4!, {r3}
 8006068:	9903      	ldr	r1, [sp, #12]
 800606a:	0c1b      	lsrs	r3, r3, #16
 800606c:	434b      	muls	r3, r1
 800606e:	6879      	ldr	r1, [r7, #4]
 8006070:	0c36      	lsrs	r6, r6, #16
 8006072:	b289      	uxth	r1, r1
 8006074:	185b      	adds	r3, r3, r1
 8006076:	9905      	ldr	r1, [sp, #20]
 8006078:	199b      	adds	r3, r3, r6
 800607a:	0c1e      	lsrs	r6, r3, #16
 800607c:	42a1      	cmp	r1, r4
 800607e:	d8e6      	bhi.n	800604e <__multiply+0xd8>
 8006080:	6003      	str	r3, [r0, #0]
 8006082:	9b00      	ldr	r3, [sp, #0]
 8006084:	3204      	adds	r2, #4
 8006086:	3304      	adds	r3, #4
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	e7a0      	b.n	8005fce <__multiply+0x58>
 800608c:	9b01      	ldr	r3, [sp, #4]
 800608e:	3b01      	subs	r3, #1
 8006090:	9301      	str	r3, [sp, #4]
 8006092:	e79f      	b.n	8005fd4 <__multiply+0x5e>

08006094 <__pow5mult>:
 8006094:	2303      	movs	r3, #3
 8006096:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006098:	4013      	ands	r3, r2
 800609a:	0005      	movs	r5, r0
 800609c:	000e      	movs	r6, r1
 800609e:	0014      	movs	r4, r2
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d008      	beq.n	80060b6 <__pow5mult+0x22>
 80060a4:	4922      	ldr	r1, [pc, #136]	; (8006130 <__pow5mult+0x9c>)
 80060a6:	3b01      	subs	r3, #1
 80060a8:	009a      	lsls	r2, r3, #2
 80060aa:	5852      	ldr	r2, [r2, r1]
 80060ac:	2300      	movs	r3, #0
 80060ae:	0031      	movs	r1, r6
 80060b0:	f7ff fed3 	bl	8005e5a <__multadd>
 80060b4:	0006      	movs	r6, r0
 80060b6:	10a3      	asrs	r3, r4, #2
 80060b8:	9301      	str	r3, [sp, #4]
 80060ba:	d036      	beq.n	800612a <__pow5mult+0x96>
 80060bc:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 80060be:	2c00      	cmp	r4, #0
 80060c0:	d107      	bne.n	80060d2 <__pow5mult+0x3e>
 80060c2:	2010      	movs	r0, #16
 80060c4:	f7ff fc4e 	bl	8005964 <malloc>
 80060c8:	6268      	str	r0, [r5, #36]	; 0x24
 80060ca:	6044      	str	r4, [r0, #4]
 80060cc:	6084      	str	r4, [r0, #8]
 80060ce:	6004      	str	r4, [r0, #0]
 80060d0:	60c4      	str	r4, [r0, #12]
 80060d2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80060d4:	68bc      	ldr	r4, [r7, #8]
 80060d6:	2c00      	cmp	r4, #0
 80060d8:	d107      	bne.n	80060ea <__pow5mult+0x56>
 80060da:	4916      	ldr	r1, [pc, #88]	; (8006134 <__pow5mult+0xa0>)
 80060dc:	0028      	movs	r0, r5
 80060de:	f7ff ff41 	bl	8005f64 <__i2b>
 80060e2:	2300      	movs	r3, #0
 80060e4:	0004      	movs	r4, r0
 80060e6:	60b8      	str	r0, [r7, #8]
 80060e8:	6003      	str	r3, [r0, #0]
 80060ea:	2201      	movs	r2, #1
 80060ec:	9b01      	ldr	r3, [sp, #4]
 80060ee:	4213      	tst	r3, r2
 80060f0:	d00a      	beq.n	8006108 <__pow5mult+0x74>
 80060f2:	0031      	movs	r1, r6
 80060f4:	0022      	movs	r2, r4
 80060f6:	0028      	movs	r0, r5
 80060f8:	f7ff ff3d 	bl	8005f76 <__multiply>
 80060fc:	0007      	movs	r7, r0
 80060fe:	0031      	movs	r1, r6
 8006100:	0028      	movs	r0, r5
 8006102:	f7ff fe91 	bl	8005e28 <_Bfree>
 8006106:	003e      	movs	r6, r7
 8006108:	9b01      	ldr	r3, [sp, #4]
 800610a:	105b      	asrs	r3, r3, #1
 800610c:	9301      	str	r3, [sp, #4]
 800610e:	d00c      	beq.n	800612a <__pow5mult+0x96>
 8006110:	6820      	ldr	r0, [r4, #0]
 8006112:	2800      	cmp	r0, #0
 8006114:	d107      	bne.n	8006126 <__pow5mult+0x92>
 8006116:	0022      	movs	r2, r4
 8006118:	0021      	movs	r1, r4
 800611a:	0028      	movs	r0, r5
 800611c:	f7ff ff2b 	bl	8005f76 <__multiply>
 8006120:	2300      	movs	r3, #0
 8006122:	6020      	str	r0, [r4, #0]
 8006124:	6003      	str	r3, [r0, #0]
 8006126:	0004      	movs	r4, r0
 8006128:	e7df      	b.n	80060ea <__pow5mult+0x56>
 800612a:	0030      	movs	r0, r6
 800612c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800612e:	46c0      	nop			; (mov r8, r8)
 8006130:	08006d38 	.word	0x08006d38
 8006134:	00000271 	.word	0x00000271

08006138 <__lshift>:
 8006138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800613a:	000d      	movs	r5, r1
 800613c:	0017      	movs	r7, r2
 800613e:	692b      	ldr	r3, [r5, #16]
 8006140:	1154      	asrs	r4, r2, #5
 8006142:	b085      	sub	sp, #20
 8006144:	18e3      	adds	r3, r4, r3
 8006146:	9302      	str	r3, [sp, #8]
 8006148:	3301      	adds	r3, #1
 800614a:	9301      	str	r3, [sp, #4]
 800614c:	6849      	ldr	r1, [r1, #4]
 800614e:	68ab      	ldr	r3, [r5, #8]
 8006150:	9003      	str	r0, [sp, #12]
 8006152:	9a01      	ldr	r2, [sp, #4]
 8006154:	4293      	cmp	r3, r2
 8006156:	db34      	blt.n	80061c2 <__lshift+0x8a>
 8006158:	9803      	ldr	r0, [sp, #12]
 800615a:	f7ff fe2d 	bl	8005db8 <_Balloc>
 800615e:	2300      	movs	r3, #0
 8006160:	0002      	movs	r2, r0
 8006162:	0006      	movs	r6, r0
 8006164:	0019      	movs	r1, r3
 8006166:	3214      	adds	r2, #20
 8006168:	42a3      	cmp	r3, r4
 800616a:	db2d      	blt.n	80061c8 <__lshift+0x90>
 800616c:	43e3      	mvns	r3, r4
 800616e:	17db      	asrs	r3, r3, #31
 8006170:	401c      	ands	r4, r3
 8006172:	002b      	movs	r3, r5
 8006174:	211f      	movs	r1, #31
 8006176:	00a4      	lsls	r4, r4, #2
 8006178:	1914      	adds	r4, r2, r4
 800617a:	692a      	ldr	r2, [r5, #16]
 800617c:	3314      	adds	r3, #20
 800617e:	0092      	lsls	r2, r2, #2
 8006180:	189a      	adds	r2, r3, r2
 8006182:	400f      	ands	r7, r1
 8006184:	d024      	beq.n	80061d0 <__lshift+0x98>
 8006186:	3101      	adds	r1, #1
 8006188:	1bc9      	subs	r1, r1, r7
 800618a:	468c      	mov	ip, r1
 800618c:	2100      	movs	r1, #0
 800618e:	6818      	ldr	r0, [r3, #0]
 8006190:	40b8      	lsls	r0, r7
 8006192:	4301      	orrs	r1, r0
 8006194:	4660      	mov	r0, ip
 8006196:	6021      	str	r1, [r4, #0]
 8006198:	cb02      	ldmia	r3!, {r1}
 800619a:	3404      	adds	r4, #4
 800619c:	40c1      	lsrs	r1, r0
 800619e:	429a      	cmp	r2, r3
 80061a0:	d8f5      	bhi.n	800618e <__lshift+0x56>
 80061a2:	6021      	str	r1, [r4, #0]
 80061a4:	2900      	cmp	r1, #0
 80061a6:	d002      	beq.n	80061ae <__lshift+0x76>
 80061a8:	9b02      	ldr	r3, [sp, #8]
 80061aa:	3302      	adds	r3, #2
 80061ac:	9301      	str	r3, [sp, #4]
 80061ae:	9b01      	ldr	r3, [sp, #4]
 80061b0:	9803      	ldr	r0, [sp, #12]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	6133      	str	r3, [r6, #16]
 80061b6:	0029      	movs	r1, r5
 80061b8:	f7ff fe36 	bl	8005e28 <_Bfree>
 80061bc:	0030      	movs	r0, r6
 80061be:	b005      	add	sp, #20
 80061c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061c2:	3101      	adds	r1, #1
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	e7c4      	b.n	8006152 <__lshift+0x1a>
 80061c8:	0098      	lsls	r0, r3, #2
 80061ca:	5011      	str	r1, [r2, r0]
 80061cc:	3301      	adds	r3, #1
 80061ce:	e7cb      	b.n	8006168 <__lshift+0x30>
 80061d0:	cb02      	ldmia	r3!, {r1}
 80061d2:	c402      	stmia	r4!, {r1}
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d8fb      	bhi.n	80061d0 <__lshift+0x98>
 80061d8:	e7e9      	b.n	80061ae <__lshift+0x76>

080061da <__mcmp>:
 80061da:	690a      	ldr	r2, [r1, #16]
 80061dc:	6903      	ldr	r3, [r0, #16]
 80061de:	b530      	push	{r4, r5, lr}
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	d10e      	bne.n	8006202 <__mcmp+0x28>
 80061e4:	0092      	lsls	r2, r2, #2
 80061e6:	3014      	adds	r0, #20
 80061e8:	3114      	adds	r1, #20
 80061ea:	1884      	adds	r4, r0, r2
 80061ec:	1889      	adds	r1, r1, r2
 80061ee:	3c04      	subs	r4, #4
 80061f0:	3904      	subs	r1, #4
 80061f2:	6822      	ldr	r2, [r4, #0]
 80061f4:	680d      	ldr	r5, [r1, #0]
 80061f6:	42aa      	cmp	r2, r5
 80061f8:	d005      	beq.n	8006206 <__mcmp+0x2c>
 80061fa:	42aa      	cmp	r2, r5
 80061fc:	4192      	sbcs	r2, r2
 80061fe:	2301      	movs	r3, #1
 8006200:	4313      	orrs	r3, r2
 8006202:	0018      	movs	r0, r3
 8006204:	bd30      	pop	{r4, r5, pc}
 8006206:	42a0      	cmp	r0, r4
 8006208:	d3f1      	bcc.n	80061ee <__mcmp+0x14>
 800620a:	e7fa      	b.n	8006202 <__mcmp+0x28>

0800620c <__mdiff>:
 800620c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800620e:	000d      	movs	r5, r1
 8006210:	b085      	sub	sp, #20
 8006212:	0007      	movs	r7, r0
 8006214:	0011      	movs	r1, r2
 8006216:	0028      	movs	r0, r5
 8006218:	0014      	movs	r4, r2
 800621a:	f7ff ffde 	bl	80061da <__mcmp>
 800621e:	1e06      	subs	r6, r0, #0
 8006220:	d108      	bne.n	8006234 <__mdiff+0x28>
 8006222:	0001      	movs	r1, r0
 8006224:	0038      	movs	r0, r7
 8006226:	f7ff fdc7 	bl	8005db8 <_Balloc>
 800622a:	2301      	movs	r3, #1
 800622c:	6146      	str	r6, [r0, #20]
 800622e:	6103      	str	r3, [r0, #16]
 8006230:	b005      	add	sp, #20
 8006232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006234:	2301      	movs	r3, #1
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	2800      	cmp	r0, #0
 800623a:	db04      	blt.n	8006246 <__mdiff+0x3a>
 800623c:	0023      	movs	r3, r4
 800623e:	002c      	movs	r4, r5
 8006240:	001d      	movs	r5, r3
 8006242:	2300      	movs	r3, #0
 8006244:	9301      	str	r3, [sp, #4]
 8006246:	6861      	ldr	r1, [r4, #4]
 8006248:	0038      	movs	r0, r7
 800624a:	f7ff fdb5 	bl	8005db8 <_Balloc>
 800624e:	002f      	movs	r7, r5
 8006250:	2200      	movs	r2, #0
 8006252:	9b01      	ldr	r3, [sp, #4]
 8006254:	6926      	ldr	r6, [r4, #16]
 8006256:	60c3      	str	r3, [r0, #12]
 8006258:	3414      	adds	r4, #20
 800625a:	00b3      	lsls	r3, r6, #2
 800625c:	18e3      	adds	r3, r4, r3
 800625e:	9302      	str	r3, [sp, #8]
 8006260:	692b      	ldr	r3, [r5, #16]
 8006262:	3714      	adds	r7, #20
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	18fb      	adds	r3, r7, r3
 8006268:	9303      	str	r3, [sp, #12]
 800626a:	0003      	movs	r3, r0
 800626c:	4694      	mov	ip, r2
 800626e:	3314      	adds	r3, #20
 8006270:	cc20      	ldmia	r4!, {r5}
 8006272:	cf04      	ldmia	r7!, {r2}
 8006274:	9201      	str	r2, [sp, #4]
 8006276:	b2aa      	uxth	r2, r5
 8006278:	4494      	add	ip, r2
 800627a:	466a      	mov	r2, sp
 800627c:	4661      	mov	r1, ip
 800627e:	8892      	ldrh	r2, [r2, #4]
 8006280:	0c2d      	lsrs	r5, r5, #16
 8006282:	1a8a      	subs	r2, r1, r2
 8006284:	9901      	ldr	r1, [sp, #4]
 8006286:	0c09      	lsrs	r1, r1, #16
 8006288:	1a69      	subs	r1, r5, r1
 800628a:	1415      	asrs	r5, r2, #16
 800628c:	1949      	adds	r1, r1, r5
 800628e:	140d      	asrs	r5, r1, #16
 8006290:	b292      	uxth	r2, r2
 8006292:	0409      	lsls	r1, r1, #16
 8006294:	430a      	orrs	r2, r1
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	9a03      	ldr	r2, [sp, #12]
 800629a:	46ac      	mov	ip, r5
 800629c:	3304      	adds	r3, #4
 800629e:	42ba      	cmp	r2, r7
 80062a0:	d8e6      	bhi.n	8006270 <__mdiff+0x64>
 80062a2:	9902      	ldr	r1, [sp, #8]
 80062a4:	001a      	movs	r2, r3
 80062a6:	428c      	cmp	r4, r1
 80062a8:	d305      	bcc.n	80062b6 <__mdiff+0xaa>
 80062aa:	3a04      	subs	r2, #4
 80062ac:	6813      	ldr	r3, [r2, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00e      	beq.n	80062d0 <__mdiff+0xc4>
 80062b2:	6106      	str	r6, [r0, #16]
 80062b4:	e7bc      	b.n	8006230 <__mdiff+0x24>
 80062b6:	cc04      	ldmia	r4!, {r2}
 80062b8:	b291      	uxth	r1, r2
 80062ba:	4461      	add	r1, ip
 80062bc:	140d      	asrs	r5, r1, #16
 80062be:	0c12      	lsrs	r2, r2, #16
 80062c0:	1952      	adds	r2, r2, r5
 80062c2:	1415      	asrs	r5, r2, #16
 80062c4:	b289      	uxth	r1, r1
 80062c6:	0412      	lsls	r2, r2, #16
 80062c8:	430a      	orrs	r2, r1
 80062ca:	46ac      	mov	ip, r5
 80062cc:	c304      	stmia	r3!, {r2}
 80062ce:	e7e8      	b.n	80062a2 <__mdiff+0x96>
 80062d0:	3e01      	subs	r6, #1
 80062d2:	e7ea      	b.n	80062aa <__mdiff+0x9e>

080062d4 <__d2b>:
 80062d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062d6:	001d      	movs	r5, r3
 80062d8:	2101      	movs	r1, #1
 80062da:	9f08      	ldr	r7, [sp, #32]
 80062dc:	0014      	movs	r4, r2
 80062de:	f7ff fd6b 	bl	8005db8 <_Balloc>
 80062e2:	032b      	lsls	r3, r5, #12
 80062e4:	006d      	lsls	r5, r5, #1
 80062e6:	0006      	movs	r6, r0
 80062e8:	0b1b      	lsrs	r3, r3, #12
 80062ea:	0d6d      	lsrs	r5, r5, #21
 80062ec:	d124      	bne.n	8006338 <__d2b+0x64>
 80062ee:	9301      	str	r3, [sp, #4]
 80062f0:	2c00      	cmp	r4, #0
 80062f2:	d027      	beq.n	8006344 <__d2b+0x70>
 80062f4:	4668      	mov	r0, sp
 80062f6:	9400      	str	r4, [sp, #0]
 80062f8:	f7ff fe05 	bl	8005f06 <__lo0bits>
 80062fc:	9c00      	ldr	r4, [sp, #0]
 80062fe:	2800      	cmp	r0, #0
 8006300:	d01e      	beq.n	8006340 <__d2b+0x6c>
 8006302:	9b01      	ldr	r3, [sp, #4]
 8006304:	2120      	movs	r1, #32
 8006306:	001a      	movs	r2, r3
 8006308:	1a09      	subs	r1, r1, r0
 800630a:	408a      	lsls	r2, r1
 800630c:	40c3      	lsrs	r3, r0
 800630e:	4322      	orrs	r2, r4
 8006310:	6172      	str	r2, [r6, #20]
 8006312:	9301      	str	r3, [sp, #4]
 8006314:	9c01      	ldr	r4, [sp, #4]
 8006316:	61b4      	str	r4, [r6, #24]
 8006318:	1e63      	subs	r3, r4, #1
 800631a:	419c      	sbcs	r4, r3
 800631c:	3401      	adds	r4, #1
 800631e:	6134      	str	r4, [r6, #16]
 8006320:	2d00      	cmp	r5, #0
 8006322:	d018      	beq.n	8006356 <__d2b+0x82>
 8006324:	4b12      	ldr	r3, [pc, #72]	; (8006370 <__d2b+0x9c>)
 8006326:	18ed      	adds	r5, r5, r3
 8006328:	2335      	movs	r3, #53	; 0x35
 800632a:	182d      	adds	r5, r5, r0
 800632c:	603d      	str	r5, [r7, #0]
 800632e:	1a18      	subs	r0, r3, r0
 8006330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006332:	6018      	str	r0, [r3, #0]
 8006334:	0030      	movs	r0, r6
 8006336:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006338:	2280      	movs	r2, #128	; 0x80
 800633a:	0352      	lsls	r2, r2, #13
 800633c:	4313      	orrs	r3, r2
 800633e:	e7d6      	b.n	80062ee <__d2b+0x1a>
 8006340:	6174      	str	r4, [r6, #20]
 8006342:	e7e7      	b.n	8006314 <__d2b+0x40>
 8006344:	a801      	add	r0, sp, #4
 8006346:	f7ff fdde 	bl	8005f06 <__lo0bits>
 800634a:	2401      	movs	r4, #1
 800634c:	9b01      	ldr	r3, [sp, #4]
 800634e:	6134      	str	r4, [r6, #16]
 8006350:	6173      	str	r3, [r6, #20]
 8006352:	3020      	adds	r0, #32
 8006354:	e7e4      	b.n	8006320 <__d2b+0x4c>
 8006356:	4b07      	ldr	r3, [pc, #28]	; (8006374 <__d2b+0xa0>)
 8006358:	18c0      	adds	r0, r0, r3
 800635a:	4b07      	ldr	r3, [pc, #28]	; (8006378 <__d2b+0xa4>)
 800635c:	6038      	str	r0, [r7, #0]
 800635e:	18e3      	adds	r3, r4, r3
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	18f3      	adds	r3, r6, r3
 8006364:	6958      	ldr	r0, [r3, #20]
 8006366:	f7ff fdb4 	bl	8005ed2 <__hi0bits>
 800636a:	0164      	lsls	r4, r4, #5
 800636c:	1a20      	subs	r0, r4, r0
 800636e:	e7df      	b.n	8006330 <__d2b+0x5c>
 8006370:	fffffbcd 	.word	0xfffffbcd
 8006374:	fffffbce 	.word	0xfffffbce
 8006378:	3fffffff 	.word	0x3fffffff

0800637c <_sbrk_r>:
 800637c:	2300      	movs	r3, #0
 800637e:	b570      	push	{r4, r5, r6, lr}
 8006380:	4c06      	ldr	r4, [pc, #24]	; (800639c <_sbrk_r+0x20>)
 8006382:	0005      	movs	r5, r0
 8006384:	0008      	movs	r0, r1
 8006386:	6023      	str	r3, [r4, #0]
 8006388:	f7fd fb2c 	bl	80039e4 <_sbrk>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d103      	bne.n	8006398 <_sbrk_r+0x1c>
 8006390:	6823      	ldr	r3, [r4, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d000      	beq.n	8006398 <_sbrk_r+0x1c>
 8006396:	602b      	str	r3, [r5, #0]
 8006398:	bd70      	pop	{r4, r5, r6, pc}
 800639a:	46c0      	nop			; (mov r8, r8)
 800639c:	20000928 	.word	0x20000928

080063a0 <__ssprint_r>:
 80063a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063a2:	6893      	ldr	r3, [r2, #8]
 80063a4:	b087      	sub	sp, #28
 80063a6:	9002      	str	r0, [sp, #8]
 80063a8:	000c      	movs	r4, r1
 80063aa:	0016      	movs	r6, r2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d063      	beq.n	8006478 <__ssprint_r+0xd8>
 80063b0:	6813      	ldr	r3, [r2, #0]
 80063b2:	9303      	str	r3, [sp, #12]
 80063b4:	2300      	movs	r3, #0
 80063b6:	001f      	movs	r7, r3
 80063b8:	9305      	str	r3, [sp, #20]
 80063ba:	2f00      	cmp	r7, #0
 80063bc:	d02e      	beq.n	800641c <__ssprint_r+0x7c>
 80063be:	68a5      	ldr	r5, [r4, #8]
 80063c0:	42af      	cmp	r7, r5
 80063c2:	d349      	bcc.n	8006458 <__ssprint_r+0xb8>
 80063c4:	2390      	movs	r3, #144	; 0x90
 80063c6:	89a2      	ldrh	r2, [r4, #12]
 80063c8:	00db      	lsls	r3, r3, #3
 80063ca:	421a      	tst	r2, r3
 80063cc:	d042      	beq.n	8006454 <__ssprint_r+0xb4>
 80063ce:	2003      	movs	r0, #3
 80063d0:	6921      	ldr	r1, [r4, #16]
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	1a5b      	subs	r3, r3, r1
 80063d6:	9304      	str	r3, [sp, #16]
 80063d8:	6963      	ldr	r3, [r4, #20]
 80063da:	4343      	muls	r3, r0
 80063dc:	0fd8      	lsrs	r0, r3, #31
 80063de:	18c3      	adds	r3, r0, r3
 80063e0:	105b      	asrs	r3, r3, #1
 80063e2:	9301      	str	r3, [sp, #4]
 80063e4:	9b04      	ldr	r3, [sp, #16]
 80063e6:	9801      	ldr	r0, [sp, #4]
 80063e8:	3301      	adds	r3, #1
 80063ea:	19db      	adds	r3, r3, r7
 80063ec:	4283      	cmp	r3, r0
 80063ee:	d900      	bls.n	80063f2 <__ssprint_r+0x52>
 80063f0:	9301      	str	r3, [sp, #4]
 80063f2:	0553      	lsls	r3, r2, #21
 80063f4:	d544      	bpl.n	8006480 <__ssprint_r+0xe0>
 80063f6:	9901      	ldr	r1, [sp, #4]
 80063f8:	9802      	ldr	r0, [sp, #8]
 80063fa:	f7ff fabd 	bl	8005978 <_malloc_r>
 80063fe:	1e05      	subs	r5, r0, #0
 8006400:	d114      	bne.n	800642c <__ssprint_r+0x8c>
 8006402:	230c      	movs	r3, #12
 8006404:	9a02      	ldr	r2, [sp, #8]
 8006406:	2001      	movs	r0, #1
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	2340      	movs	r3, #64	; 0x40
 800640c:	89a2      	ldrh	r2, [r4, #12]
 800640e:	4240      	negs	r0, r0
 8006410:	4313      	orrs	r3, r2
 8006412:	81a3      	strh	r3, [r4, #12]
 8006414:	2300      	movs	r3, #0
 8006416:	60b3      	str	r3, [r6, #8]
 8006418:	6073      	str	r3, [r6, #4]
 800641a:	e02f      	b.n	800647c <__ssprint_r+0xdc>
 800641c:	9b03      	ldr	r3, [sp, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	9305      	str	r3, [sp, #20]
 8006422:	9b03      	ldr	r3, [sp, #12]
 8006424:	685f      	ldr	r7, [r3, #4]
 8006426:	3308      	adds	r3, #8
 8006428:	9303      	str	r3, [sp, #12]
 800642a:	e7c6      	b.n	80063ba <__ssprint_r+0x1a>
 800642c:	9a04      	ldr	r2, [sp, #16]
 800642e:	6921      	ldr	r1, [r4, #16]
 8006430:	f7fd fb76 	bl	8003b20 <memcpy>
 8006434:	89a3      	ldrh	r3, [r4, #12]
 8006436:	4a18      	ldr	r2, [pc, #96]	; (8006498 <__ssprint_r+0xf8>)
 8006438:	401a      	ands	r2, r3
 800643a:	2380      	movs	r3, #128	; 0x80
 800643c:	4313      	orrs	r3, r2
 800643e:	81a3      	strh	r3, [r4, #12]
 8006440:	9b04      	ldr	r3, [sp, #16]
 8006442:	6125      	str	r5, [r4, #16]
 8006444:	18ed      	adds	r5, r5, r3
 8006446:	6025      	str	r5, [r4, #0]
 8006448:	003d      	movs	r5, r7
 800644a:	9b01      	ldr	r3, [sp, #4]
 800644c:	9a04      	ldr	r2, [sp, #16]
 800644e:	6163      	str	r3, [r4, #20]
 8006450:	1a9b      	subs	r3, r3, r2
 8006452:	60a3      	str	r3, [r4, #8]
 8006454:	42af      	cmp	r7, r5
 8006456:	d200      	bcs.n	800645a <__ssprint_r+0xba>
 8006458:	003d      	movs	r5, r7
 800645a:	002a      	movs	r2, r5
 800645c:	9905      	ldr	r1, [sp, #20]
 800645e:	6820      	ldr	r0, [r4, #0]
 8006460:	f000 f964 	bl	800672c <memmove>
 8006464:	68a3      	ldr	r3, [r4, #8]
 8006466:	1b5b      	subs	r3, r3, r5
 8006468:	60a3      	str	r3, [r4, #8]
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	195d      	adds	r5, r3, r5
 800646e:	68b3      	ldr	r3, [r6, #8]
 8006470:	6025      	str	r5, [r4, #0]
 8006472:	1bdb      	subs	r3, r3, r7
 8006474:	60b3      	str	r3, [r6, #8]
 8006476:	d1d1      	bne.n	800641c <__ssprint_r+0x7c>
 8006478:	2000      	movs	r0, #0
 800647a:	6070      	str	r0, [r6, #4]
 800647c:	b007      	add	sp, #28
 800647e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006480:	9a01      	ldr	r2, [sp, #4]
 8006482:	9802      	ldr	r0, [sp, #8]
 8006484:	f000 f964 	bl	8006750 <_realloc_r>
 8006488:	1e05      	subs	r5, r0, #0
 800648a:	d1d9      	bne.n	8006440 <__ssprint_r+0xa0>
 800648c:	6921      	ldr	r1, [r4, #16]
 800648e:	9802      	ldr	r0, [sp, #8]
 8006490:	f000 f884 	bl	800659c <_free_r>
 8006494:	e7b5      	b.n	8006402 <__ssprint_r+0x62>
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	fffffb7f 	.word	0xfffffb7f

0800649c <_calloc_r>:
 800649c:	b510      	push	{r4, lr}
 800649e:	4351      	muls	r1, r2
 80064a0:	f7ff fa6a 	bl	8005978 <_malloc_r>
 80064a4:	1e04      	subs	r4, r0, #0
 80064a6:	d01a      	beq.n	80064de <_calloc_r+0x42>
 80064a8:	0003      	movs	r3, r0
 80064aa:	3b08      	subs	r3, #8
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	2303      	movs	r3, #3
 80064b0:	439a      	bics	r2, r3
 80064b2:	3a04      	subs	r2, #4
 80064b4:	2a24      	cmp	r2, #36	; 0x24
 80064b6:	d819      	bhi.n	80064ec <_calloc_r+0x50>
 80064b8:	0003      	movs	r3, r0
 80064ba:	2a13      	cmp	r2, #19
 80064bc:	d90b      	bls.n	80064d6 <_calloc_r+0x3a>
 80064be:	2100      	movs	r1, #0
 80064c0:	3308      	adds	r3, #8
 80064c2:	6001      	str	r1, [r0, #0]
 80064c4:	6041      	str	r1, [r0, #4]
 80064c6:	2a1b      	cmp	r2, #27
 80064c8:	d905      	bls.n	80064d6 <_calloc_r+0x3a>
 80064ca:	6081      	str	r1, [r0, #8]
 80064cc:	60c1      	str	r1, [r0, #12]
 80064ce:	2a24      	cmp	r2, #36	; 0x24
 80064d0:	d007      	beq.n	80064e2 <_calloc_r+0x46>
 80064d2:	0003      	movs	r3, r0
 80064d4:	3310      	adds	r3, #16
 80064d6:	2200      	movs	r2, #0
 80064d8:	601a      	str	r2, [r3, #0]
 80064da:	605a      	str	r2, [r3, #4]
 80064dc:	609a      	str	r2, [r3, #8]
 80064de:	0020      	movs	r0, r4
 80064e0:	bd10      	pop	{r4, pc}
 80064e2:	0003      	movs	r3, r0
 80064e4:	6101      	str	r1, [r0, #16]
 80064e6:	3318      	adds	r3, #24
 80064e8:	6141      	str	r1, [r0, #20]
 80064ea:	e7f4      	b.n	80064d6 <_calloc_r+0x3a>
 80064ec:	2100      	movs	r1, #0
 80064ee:	f7fd fb20 	bl	8003b32 <memset>
 80064f2:	e7f4      	b.n	80064de <_calloc_r+0x42>

080064f4 <_malloc_trim_r>:
 80064f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064f6:	4f25      	ldr	r7, [pc, #148]	; (800658c <_malloc_trim_r+0x98>)
 80064f8:	000c      	movs	r4, r1
 80064fa:	0005      	movs	r5, r0
 80064fc:	f7ff fc4c 	bl	8005d98 <__malloc_lock>
 8006500:	0038      	movs	r0, r7
 8006502:	2203      	movs	r2, #3
 8006504:	4e22      	ldr	r6, [pc, #136]	; (8006590 <_malloc_trim_r+0x9c>)
 8006506:	3811      	subs	r0, #17
 8006508:	68b3      	ldr	r3, [r6, #8]
 800650a:	1b00      	subs	r0, r0, r4
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	0039      	movs	r1, r7
 8006510:	4393      	bics	r3, r2
 8006512:	18c0      	adds	r0, r0, r3
 8006514:	9301      	str	r3, [sp, #4]
 8006516:	f7f9 fe1d 	bl	8000154 <__udivsi3>
 800651a:	1e44      	subs	r4, r0, #1
 800651c:	437c      	muls	r4, r7
 800651e:	42bc      	cmp	r4, r7
 8006520:	da04      	bge.n	800652c <_malloc_trim_r+0x38>
 8006522:	0028      	movs	r0, r5
 8006524:	f7ff fc40 	bl	8005da8 <__malloc_unlock>
 8006528:	2000      	movs	r0, #0
 800652a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800652c:	2100      	movs	r1, #0
 800652e:	0028      	movs	r0, r5
 8006530:	f7ff ff24 	bl	800637c <_sbrk_r>
 8006534:	68b3      	ldr	r3, [r6, #8]
 8006536:	9a01      	ldr	r2, [sp, #4]
 8006538:	189b      	adds	r3, r3, r2
 800653a:	4298      	cmp	r0, r3
 800653c:	d1f1      	bne.n	8006522 <_malloc_trim_r+0x2e>
 800653e:	4261      	negs	r1, r4
 8006540:	0028      	movs	r0, r5
 8006542:	f7ff ff1b 	bl	800637c <_sbrk_r>
 8006546:	1c43      	adds	r3, r0, #1
 8006548:	d110      	bne.n	800656c <_malloc_trim_r+0x78>
 800654a:	2100      	movs	r1, #0
 800654c:	0028      	movs	r0, r5
 800654e:	f7ff ff15 	bl	800637c <_sbrk_r>
 8006552:	68b2      	ldr	r2, [r6, #8]
 8006554:	1a81      	subs	r1, r0, r2
 8006556:	290f      	cmp	r1, #15
 8006558:	dde3      	ble.n	8006522 <_malloc_trim_r+0x2e>
 800655a:	4b0e      	ldr	r3, [pc, #56]	; (8006594 <_malloc_trim_r+0xa0>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	1ac0      	subs	r0, r0, r3
 8006560:	4b0d      	ldr	r3, [pc, #52]	; (8006598 <_malloc_trim_r+0xa4>)
 8006562:	6018      	str	r0, [r3, #0]
 8006564:	2301      	movs	r3, #1
 8006566:	430b      	orrs	r3, r1
 8006568:	6053      	str	r3, [r2, #4]
 800656a:	e7da      	b.n	8006522 <_malloc_trim_r+0x2e>
 800656c:	68b2      	ldr	r2, [r6, #8]
 800656e:	2601      	movs	r6, #1
 8006570:	9b01      	ldr	r3, [sp, #4]
 8006572:	0028      	movs	r0, r5
 8006574:	1b1b      	subs	r3, r3, r4
 8006576:	4333      	orrs	r3, r6
 8006578:	6053      	str	r3, [r2, #4]
 800657a:	4b07      	ldr	r3, [pc, #28]	; (8006598 <_malloc_trim_r+0xa4>)
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	1b14      	subs	r4, r2, r4
 8006580:	601c      	str	r4, [r3, #0]
 8006582:	f7ff fc11 	bl	8005da8 <__malloc_unlock>
 8006586:	0030      	movs	r0, r6
 8006588:	e7cf      	b.n	800652a <_malloc_trim_r+0x36>
 800658a:	46c0      	nop			; (mov r8, r8)
 800658c:	00000080 	.word	0x00000080
 8006590:	200000f8 	.word	0x200000f8
 8006594:	20000500 	.word	0x20000500
 8006598:	200006d8 	.word	0x200006d8

0800659c <_free_r>:
 800659c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800659e:	1e0d      	subs	r5, r1, #0
 80065a0:	9001      	str	r0, [sp, #4]
 80065a2:	d02d      	beq.n	8006600 <_free_r+0x64>
 80065a4:	f7ff fbf8 	bl	8005d98 <__malloc_lock>
 80065a8:	2301      	movs	r3, #1
 80065aa:	0029      	movs	r1, r5
 80065ac:	469c      	mov	ip, r3
 80065ae:	3908      	subs	r1, #8
 80065b0:	684f      	ldr	r7, [r1, #4]
 80065b2:	4662      	mov	r2, ip
 80065b4:	003b      	movs	r3, r7
 80065b6:	4666      	mov	r6, ip
 80065b8:	4393      	bics	r3, r2
 80065ba:	18c8      	adds	r0, r1, r3
 80065bc:	6845      	ldr	r5, [r0, #4]
 80065be:	3202      	adds	r2, #2
 80065c0:	4395      	bics	r5, r2
 80065c2:	4a4a      	ldr	r2, [pc, #296]	; (80066ec <_free_r+0x150>)
 80065c4:	4037      	ands	r7, r6
 80065c6:	6896      	ldr	r6, [r2, #8]
 80065c8:	42b0      	cmp	r0, r6
 80065ca:	d11a      	bne.n	8006602 <_free_r+0x66>
 80065cc:	195b      	adds	r3, r3, r5
 80065ce:	2f00      	cmp	r7, #0
 80065d0:	d106      	bne.n	80065e0 <_free_r+0x44>
 80065d2:	6808      	ldr	r0, [r1, #0]
 80065d4:	1a09      	subs	r1, r1, r0
 80065d6:	688d      	ldr	r5, [r1, #8]
 80065d8:	181b      	adds	r3, r3, r0
 80065da:	68c8      	ldr	r0, [r1, #12]
 80065dc:	60e8      	str	r0, [r5, #12]
 80065de:	6085      	str	r5, [r0, #8]
 80065e0:	2001      	movs	r0, #1
 80065e2:	4318      	orrs	r0, r3
 80065e4:	6048      	str	r0, [r1, #4]
 80065e6:	6091      	str	r1, [r2, #8]
 80065e8:	4a41      	ldr	r2, [pc, #260]	; (80066f0 <_free_r+0x154>)
 80065ea:	6812      	ldr	r2, [r2, #0]
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d304      	bcc.n	80065fa <_free_r+0x5e>
 80065f0:	4b40      	ldr	r3, [pc, #256]	; (80066f4 <_free_r+0x158>)
 80065f2:	9801      	ldr	r0, [sp, #4]
 80065f4:	6819      	ldr	r1, [r3, #0]
 80065f6:	f7ff ff7d 	bl	80064f4 <_malloc_trim_r>
 80065fa:	9801      	ldr	r0, [sp, #4]
 80065fc:	f7ff fbd4 	bl	8005da8 <__malloc_unlock>
 8006600:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006602:	2600      	movs	r6, #0
 8006604:	6045      	str	r5, [r0, #4]
 8006606:	42b7      	cmp	r7, r6
 8006608:	d109      	bne.n	800661e <_free_r+0x82>
 800660a:	680f      	ldr	r7, [r1, #0]
 800660c:	4c3a      	ldr	r4, [pc, #232]	; (80066f8 <_free_r+0x15c>)
 800660e:	1bc9      	subs	r1, r1, r7
 8006610:	19db      	adds	r3, r3, r7
 8006612:	688f      	ldr	r7, [r1, #8]
 8006614:	42a7      	cmp	r7, r4
 8006616:	d02b      	beq.n	8006670 <_free_r+0xd4>
 8006618:	68cc      	ldr	r4, [r1, #12]
 800661a:	60fc      	str	r4, [r7, #12]
 800661c:	60a7      	str	r7, [r4, #8]
 800661e:	1947      	adds	r7, r0, r5
 8006620:	687c      	ldr	r4, [r7, #4]
 8006622:	2701      	movs	r7, #1
 8006624:	423c      	tst	r4, r7
 8006626:	d10b      	bne.n	8006640 <_free_r+0xa4>
 8006628:	195b      	adds	r3, r3, r5
 800662a:	6885      	ldr	r5, [r0, #8]
 800662c:	2e00      	cmp	r6, #0
 800662e:	d121      	bne.n	8006674 <_free_r+0xd8>
 8006630:	4c31      	ldr	r4, [pc, #196]	; (80066f8 <_free_r+0x15c>)
 8006632:	42a5      	cmp	r5, r4
 8006634:	d11e      	bne.n	8006674 <_free_r+0xd8>
 8006636:	003e      	movs	r6, r7
 8006638:	6151      	str	r1, [r2, #20]
 800663a:	6111      	str	r1, [r2, #16]
 800663c:	60cd      	str	r5, [r1, #12]
 800663e:	608d      	str	r5, [r1, #8]
 8006640:	2001      	movs	r0, #1
 8006642:	0005      	movs	r5, r0
 8006644:	431d      	orrs	r5, r3
 8006646:	604d      	str	r5, [r1, #4]
 8006648:	50cb      	str	r3, [r1, r3]
 800664a:	2e00      	cmp	r6, #0
 800664c:	d1d5      	bne.n	80065fa <_free_r+0x5e>
 800664e:	4d2b      	ldr	r5, [pc, #172]	; (80066fc <_free_r+0x160>)
 8006650:	42ab      	cmp	r3, r5
 8006652:	d813      	bhi.n	800667c <_free_r+0xe0>
 8006654:	08db      	lsrs	r3, r3, #3
 8006656:	109d      	asrs	r5, r3, #2
 8006658:	40a8      	lsls	r0, r5
 800665a:	6854      	ldr	r4, [r2, #4]
 800665c:	00db      	lsls	r3, r3, #3
 800665e:	4320      	orrs	r0, r4
 8006660:	6050      	str	r0, [r2, #4]
 8006662:	189a      	adds	r2, r3, r2
 8006664:	6893      	ldr	r3, [r2, #8]
 8006666:	60ca      	str	r2, [r1, #12]
 8006668:	608b      	str	r3, [r1, #8]
 800666a:	6091      	str	r1, [r2, #8]
 800666c:	60d9      	str	r1, [r3, #12]
 800666e:	e7c4      	b.n	80065fa <_free_r+0x5e>
 8006670:	4666      	mov	r6, ip
 8006672:	e7d4      	b.n	800661e <_free_r+0x82>
 8006674:	68c0      	ldr	r0, [r0, #12]
 8006676:	60e8      	str	r0, [r5, #12]
 8006678:	6085      	str	r5, [r0, #8]
 800667a:	e7e1      	b.n	8006640 <_free_r+0xa4>
 800667c:	0a5d      	lsrs	r5, r3, #9
 800667e:	2d04      	cmp	r5, #4
 8006680:	d812      	bhi.n	80066a8 <_free_r+0x10c>
 8006682:	0998      	lsrs	r0, r3, #6
 8006684:	3038      	adds	r0, #56	; 0x38
 8006686:	00c6      	lsls	r6, r0, #3
 8006688:	18b6      	adds	r6, r6, r2
 800668a:	68b5      	ldr	r5, [r6, #8]
 800668c:	2703      	movs	r7, #3
 800668e:	42ae      	cmp	r6, r5
 8006690:	d125      	bne.n	80066de <_free_r+0x142>
 8006692:	2301      	movs	r3, #1
 8006694:	1080      	asrs	r0, r0, #2
 8006696:	4083      	lsls	r3, r0
 8006698:	6850      	ldr	r0, [r2, #4]
 800669a:	4303      	orrs	r3, r0
 800669c:	6053      	str	r3, [r2, #4]
 800669e:	60ce      	str	r6, [r1, #12]
 80066a0:	608d      	str	r5, [r1, #8]
 80066a2:	60b1      	str	r1, [r6, #8]
 80066a4:	60e9      	str	r1, [r5, #12]
 80066a6:	e7a8      	b.n	80065fa <_free_r+0x5e>
 80066a8:	2d14      	cmp	r5, #20
 80066aa:	d802      	bhi.n	80066b2 <_free_r+0x116>
 80066ac:	0028      	movs	r0, r5
 80066ae:	305b      	adds	r0, #91	; 0x5b
 80066b0:	e7e9      	b.n	8006686 <_free_r+0xea>
 80066b2:	2d54      	cmp	r5, #84	; 0x54
 80066b4:	d802      	bhi.n	80066bc <_free_r+0x120>
 80066b6:	0b18      	lsrs	r0, r3, #12
 80066b8:	306e      	adds	r0, #110	; 0x6e
 80066ba:	e7e4      	b.n	8006686 <_free_r+0xea>
 80066bc:	20aa      	movs	r0, #170	; 0xaa
 80066be:	0040      	lsls	r0, r0, #1
 80066c0:	4285      	cmp	r5, r0
 80066c2:	d802      	bhi.n	80066ca <_free_r+0x12e>
 80066c4:	0bd8      	lsrs	r0, r3, #15
 80066c6:	3077      	adds	r0, #119	; 0x77
 80066c8:	e7dd      	b.n	8006686 <_free_r+0xea>
 80066ca:	4e0d      	ldr	r6, [pc, #52]	; (8006700 <_free_r+0x164>)
 80066cc:	207e      	movs	r0, #126	; 0x7e
 80066ce:	42b5      	cmp	r5, r6
 80066d0:	d8d9      	bhi.n	8006686 <_free_r+0xea>
 80066d2:	0c98      	lsrs	r0, r3, #18
 80066d4:	307c      	adds	r0, #124	; 0x7c
 80066d6:	e7d6      	b.n	8006686 <_free_r+0xea>
 80066d8:	68ad      	ldr	r5, [r5, #8]
 80066da:	42ae      	cmp	r6, r5
 80066dc:	d003      	beq.n	80066e6 <_free_r+0x14a>
 80066de:	686a      	ldr	r2, [r5, #4]
 80066e0:	43ba      	bics	r2, r7
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d3f8      	bcc.n	80066d8 <_free_r+0x13c>
 80066e6:	68ee      	ldr	r6, [r5, #12]
 80066e8:	e7d9      	b.n	800669e <_free_r+0x102>
 80066ea:	46c0      	nop			; (mov r8, r8)
 80066ec:	200000f8 	.word	0x200000f8
 80066f0:	20000504 	.word	0x20000504
 80066f4:	20000708 	.word	0x20000708
 80066f8:	20000100 	.word	0x20000100
 80066fc:	000001ff 	.word	0x000001ff
 8006700:	00000554 	.word	0x00000554

08006704 <__retarget_lock_acquire_recursive>:
 8006704:	4770      	bx	lr

08006706 <__retarget_lock_release_recursive>:
 8006706:	4770      	bx	lr

08006708 <__ascii_mbtowc>:
 8006708:	b082      	sub	sp, #8
 800670a:	2900      	cmp	r1, #0
 800670c:	d100      	bne.n	8006710 <__ascii_mbtowc+0x8>
 800670e:	a901      	add	r1, sp, #4
 8006710:	1e10      	subs	r0, r2, #0
 8006712:	d006      	beq.n	8006722 <__ascii_mbtowc+0x1a>
 8006714:	2b00      	cmp	r3, #0
 8006716:	d006      	beq.n	8006726 <__ascii_mbtowc+0x1e>
 8006718:	7813      	ldrb	r3, [r2, #0]
 800671a:	600b      	str	r3, [r1, #0]
 800671c:	7810      	ldrb	r0, [r2, #0]
 800671e:	1e43      	subs	r3, r0, #1
 8006720:	4198      	sbcs	r0, r3
 8006722:	b002      	add	sp, #8
 8006724:	4770      	bx	lr
 8006726:	2002      	movs	r0, #2
 8006728:	4240      	negs	r0, r0
 800672a:	e7fa      	b.n	8006722 <__ascii_mbtowc+0x1a>

0800672c <memmove>:
 800672c:	b510      	push	{r4, lr}
 800672e:	4288      	cmp	r0, r1
 8006730:	d902      	bls.n	8006738 <memmove+0xc>
 8006732:	188b      	adds	r3, r1, r2
 8006734:	4298      	cmp	r0, r3
 8006736:	d308      	bcc.n	800674a <memmove+0x1e>
 8006738:	2300      	movs	r3, #0
 800673a:	429a      	cmp	r2, r3
 800673c:	d007      	beq.n	800674e <memmove+0x22>
 800673e:	5ccc      	ldrb	r4, [r1, r3]
 8006740:	54c4      	strb	r4, [r0, r3]
 8006742:	3301      	adds	r3, #1
 8006744:	e7f9      	b.n	800673a <memmove+0xe>
 8006746:	5c8b      	ldrb	r3, [r1, r2]
 8006748:	5483      	strb	r3, [r0, r2]
 800674a:	3a01      	subs	r2, #1
 800674c:	d2fb      	bcs.n	8006746 <memmove+0x1a>
 800674e:	bd10      	pop	{r4, pc}

08006750 <_realloc_r>:
 8006750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006752:	b087      	sub	sp, #28
 8006754:	9002      	str	r0, [sp, #8]
 8006756:	1e0c      	subs	r4, r1, #0
 8006758:	9204      	str	r2, [sp, #16]
 800675a:	d106      	bne.n	800676a <_realloc_r+0x1a>
 800675c:	0011      	movs	r1, r2
 800675e:	f7ff f90b 	bl	8005978 <_malloc_r>
 8006762:	0006      	movs	r6, r0
 8006764:	0030      	movs	r0, r6
 8006766:	b007      	add	sp, #28
 8006768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800676a:	0027      	movs	r7, r4
 800676c:	9802      	ldr	r0, [sp, #8]
 800676e:	3f08      	subs	r7, #8
 8006770:	f7ff fb12 	bl	8005d98 <__malloc_lock>
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	2303      	movs	r3, #3
 8006778:	0002      	movs	r2, r0
 800677a:	9e04      	ldr	r6, [sp, #16]
 800677c:	439a      	bics	r2, r3
 800677e:	360b      	adds	r6, #11
 8006780:	9203      	str	r2, [sp, #12]
 8006782:	2e16      	cmp	r6, #22
 8006784:	d908      	bls.n	8006798 <_realloc_r+0x48>
 8006786:	3304      	adds	r3, #4
 8006788:	439e      	bics	r6, r3
 800678a:	9601      	str	r6, [sp, #4]
 800678c:	d506      	bpl.n	800679c <_realloc_r+0x4c>
 800678e:	230c      	movs	r3, #12
 8006790:	9a02      	ldr	r2, [sp, #8]
 8006792:	2600      	movs	r6, #0
 8006794:	6013      	str	r3, [r2, #0]
 8006796:	e7e5      	b.n	8006764 <_realloc_r+0x14>
 8006798:	2310      	movs	r3, #16
 800679a:	9301      	str	r3, [sp, #4]
 800679c:	9b01      	ldr	r3, [sp, #4]
 800679e:	9a04      	ldr	r2, [sp, #16]
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d3f4      	bcc.n	800678e <_realloc_r+0x3e>
 80067a4:	9b01      	ldr	r3, [sp, #4]
 80067a6:	9a03      	ldr	r2, [sp, #12]
 80067a8:	4293      	cmp	r3, r2
 80067aa:	dc00      	bgt.n	80067ae <_realloc_r+0x5e>
 80067ac:	e141      	b.n	8006a32 <_realloc_r+0x2e2>
 80067ae:	18bb      	adds	r3, r7, r2
 80067b0:	4aa4      	ldr	r2, [pc, #656]	; (8006a44 <_realloc_r+0x2f4>)
 80067b2:	6891      	ldr	r1, [r2, #8]
 80067b4:	468c      	mov	ip, r1
 80067b6:	428b      	cmp	r3, r1
 80067b8:	d006      	beq.n	80067c8 <_realloc_r+0x78>
 80067ba:	2501      	movs	r5, #1
 80067bc:	6859      	ldr	r1, [r3, #4]
 80067be:	43a9      	bics	r1, r5
 80067c0:	1859      	adds	r1, r3, r1
 80067c2:	6849      	ldr	r1, [r1, #4]
 80067c4:	4229      	tst	r1, r5
 80067c6:	d142      	bne.n	800684e <_realloc_r+0xfe>
 80067c8:	2103      	movs	r1, #3
 80067ca:	685d      	ldr	r5, [r3, #4]
 80067cc:	438d      	bics	r5, r1
 80067ce:	0029      	movs	r1, r5
 80067d0:	9d03      	ldr	r5, [sp, #12]
 80067d2:	186e      	adds	r6, r5, r1
 80067d4:	4563      	cmp	r3, ip
 80067d6:	d116      	bne.n	8006806 <_realloc_r+0xb6>
 80067d8:	9d01      	ldr	r5, [sp, #4]
 80067da:	3510      	adds	r5, #16
 80067dc:	42ae      	cmp	r6, r5
 80067de:	db38      	blt.n	8006852 <_realloc_r+0x102>
 80067e0:	9b01      	ldr	r3, [sp, #4]
 80067e2:	9802      	ldr	r0, [sp, #8]
 80067e4:	18ff      	adds	r7, r7, r3
 80067e6:	6097      	str	r7, [r2, #8]
 80067e8:	2201      	movs	r2, #1
 80067ea:	1af6      	subs	r6, r6, r3
 80067ec:	0023      	movs	r3, r4
 80067ee:	4316      	orrs	r6, r2
 80067f0:	607e      	str	r6, [r7, #4]
 80067f2:	3b08      	subs	r3, #8
 80067f4:	685e      	ldr	r6, [r3, #4]
 80067f6:	4016      	ands	r6, r2
 80067f8:	9a01      	ldr	r2, [sp, #4]
 80067fa:	4316      	orrs	r6, r2
 80067fc:	605e      	str	r6, [r3, #4]
 80067fe:	f7ff fad3 	bl	8005da8 <__malloc_unlock>
 8006802:	0026      	movs	r6, r4
 8006804:	e7ae      	b.n	8006764 <_realloc_r+0x14>
 8006806:	9a01      	ldr	r2, [sp, #4]
 8006808:	42b2      	cmp	r2, r6
 800680a:	dc22      	bgt.n	8006852 <_realloc_r+0x102>
 800680c:	68da      	ldr	r2, [r3, #12]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	60da      	str	r2, [r3, #12]
 8006812:	6093      	str	r3, [r2, #8]
 8006814:	9b01      	ldr	r3, [sp, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	1af4      	subs	r4, r6, r3
 800681a:	19b8      	adds	r0, r7, r6
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2c0f      	cmp	r4, #15
 8006820:	d800      	bhi.n	8006824 <_realloc_r+0xd4>
 8006822:	e108      	b.n	8006a36 <_realloc_r+0x2e6>
 8006824:	9901      	ldr	r1, [sp, #4]
 8006826:	9d01      	ldr	r5, [sp, #4]
 8006828:	4013      	ands	r3, r2
 800682a:	1879      	adds	r1, r7, r1
 800682c:	432b      	orrs	r3, r5
 800682e:	4314      	orrs	r4, r2
 8006830:	607b      	str	r3, [r7, #4]
 8006832:	604c      	str	r4, [r1, #4]
 8006834:	6843      	ldr	r3, [r0, #4]
 8006836:	3108      	adds	r1, #8
 8006838:	431a      	orrs	r2, r3
 800683a:	6042      	str	r2, [r0, #4]
 800683c:	9802      	ldr	r0, [sp, #8]
 800683e:	f7ff fead 	bl	800659c <_free_r>
 8006842:	003e      	movs	r6, r7
 8006844:	9802      	ldr	r0, [sp, #8]
 8006846:	f7ff faaf 	bl	8005da8 <__malloc_unlock>
 800684a:	3608      	adds	r6, #8
 800684c:	e78a      	b.n	8006764 <_realloc_r+0x14>
 800684e:	2100      	movs	r1, #0
 8006850:	000b      	movs	r3, r1
 8006852:	07c2      	lsls	r2, r0, #31
 8006854:	d500      	bpl.n	8006858 <_realloc_r+0x108>
 8006856:	e088      	b.n	800696a <_realloc_r+0x21a>
 8006858:	0022      	movs	r2, r4
 800685a:	3a08      	subs	r2, #8
 800685c:	6815      	ldr	r5, [r2, #0]
 800685e:	2203      	movs	r2, #3
 8006860:	1b7d      	subs	r5, r7, r5
 8006862:	6868      	ldr	r0, [r5, #4]
 8006864:	4390      	bics	r0, r2
 8006866:	0002      	movs	r2, r0
 8006868:	9803      	ldr	r0, [sp, #12]
 800686a:	1882      	adds	r2, r0, r2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d078      	beq.n	8006962 <_realloc_r+0x212>
 8006870:	4563      	cmp	r3, ip
 8006872:	d150      	bne.n	8006916 <_realloc_r+0x1c6>
 8006874:	1853      	adds	r3, r2, r1
 8006876:	9305      	str	r3, [sp, #20]
 8006878:	9b01      	ldr	r3, [sp, #4]
 800687a:	9905      	ldr	r1, [sp, #20]
 800687c:	3310      	adds	r3, #16
 800687e:	4299      	cmp	r1, r3
 8006880:	db6f      	blt.n	8006962 <_realloc_r+0x212>
 8006882:	68aa      	ldr	r2, [r5, #8]
 8006884:	68eb      	ldr	r3, [r5, #12]
 8006886:	002e      	movs	r6, r5
 8006888:	60d3      	str	r3, [r2, #12]
 800688a:	609a      	str	r2, [r3, #8]
 800688c:	0002      	movs	r2, r0
 800688e:	3a04      	subs	r2, #4
 8006890:	3608      	adds	r6, #8
 8006892:	2a24      	cmp	r2, #36	; 0x24
 8006894:	d83a      	bhi.n	800690c <_realloc_r+0x1bc>
 8006896:	2a13      	cmp	r2, #19
 8006898:	d935      	bls.n	8006906 <_realloc_r+0x1b6>
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	60ab      	str	r3, [r5, #8]
 800689e:	6863      	ldr	r3, [r4, #4]
 80068a0:	60eb      	str	r3, [r5, #12]
 80068a2:	2a1b      	cmp	r2, #27
 80068a4:	d81b      	bhi.n	80068de <_realloc_r+0x18e>
 80068a6:	002b      	movs	r3, r5
 80068a8:	0022      	movs	r2, r4
 80068aa:	3310      	adds	r3, #16
 80068ac:	3208      	adds	r2, #8
 80068ae:	6811      	ldr	r1, [r2, #0]
 80068b0:	6019      	str	r1, [r3, #0]
 80068b2:	6851      	ldr	r1, [r2, #4]
 80068b4:	6059      	str	r1, [r3, #4]
 80068b6:	6892      	ldr	r2, [r2, #8]
 80068b8:	609a      	str	r2, [r3, #8]
 80068ba:	9b01      	ldr	r3, [sp, #4]
 80068bc:	9901      	ldr	r1, [sp, #4]
 80068be:	18ea      	adds	r2, r5, r3
 80068c0:	4b60      	ldr	r3, [pc, #384]	; (8006a44 <_realloc_r+0x2f4>)
 80068c2:	609a      	str	r2, [r3, #8]
 80068c4:	9b05      	ldr	r3, [sp, #20]
 80068c6:	1a5f      	subs	r7, r3, r1
 80068c8:	2301      	movs	r3, #1
 80068ca:	431f      	orrs	r7, r3
 80068cc:	6057      	str	r7, [r2, #4]
 80068ce:	686a      	ldr	r2, [r5, #4]
 80068d0:	4013      	ands	r3, r2
 80068d2:	430b      	orrs	r3, r1
 80068d4:	606b      	str	r3, [r5, #4]
 80068d6:	9802      	ldr	r0, [sp, #8]
 80068d8:	f7ff fa66 	bl	8005da8 <__malloc_unlock>
 80068dc:	e742      	b.n	8006764 <_realloc_r+0x14>
 80068de:	68a3      	ldr	r3, [r4, #8]
 80068e0:	612b      	str	r3, [r5, #16]
 80068e2:	68e3      	ldr	r3, [r4, #12]
 80068e4:	616b      	str	r3, [r5, #20]
 80068e6:	2a24      	cmp	r2, #36	; 0x24
 80068e8:	d004      	beq.n	80068f4 <_realloc_r+0x1a4>
 80068ea:	002b      	movs	r3, r5
 80068ec:	0022      	movs	r2, r4
 80068ee:	3318      	adds	r3, #24
 80068f0:	3210      	adds	r2, #16
 80068f2:	e7dc      	b.n	80068ae <_realloc_r+0x15e>
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	0022      	movs	r2, r4
 80068f8:	61ab      	str	r3, [r5, #24]
 80068fa:	002b      	movs	r3, r5
 80068fc:	6961      	ldr	r1, [r4, #20]
 80068fe:	3320      	adds	r3, #32
 8006900:	3218      	adds	r2, #24
 8006902:	61e9      	str	r1, [r5, #28]
 8006904:	e7d3      	b.n	80068ae <_realloc_r+0x15e>
 8006906:	0033      	movs	r3, r6
 8006908:	0022      	movs	r2, r4
 800690a:	e7d0      	b.n	80068ae <_realloc_r+0x15e>
 800690c:	0021      	movs	r1, r4
 800690e:	0030      	movs	r0, r6
 8006910:	f7ff ff0c 	bl	800672c <memmove>
 8006914:	e7d1      	b.n	80068ba <_realloc_r+0x16a>
 8006916:	1856      	adds	r6, r2, r1
 8006918:	9901      	ldr	r1, [sp, #4]
 800691a:	42b1      	cmp	r1, r6
 800691c:	dc21      	bgt.n	8006962 <_realloc_r+0x212>
 800691e:	68da      	ldr	r2, [r3, #12]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	60da      	str	r2, [r3, #12]
 8006924:	6093      	str	r3, [r2, #8]
 8006926:	0028      	movs	r0, r5
 8006928:	68aa      	ldr	r2, [r5, #8]
 800692a:	68eb      	ldr	r3, [r5, #12]
 800692c:	3008      	adds	r0, #8
 800692e:	60d3      	str	r3, [r2, #12]
 8006930:	609a      	str	r2, [r3, #8]
 8006932:	9a03      	ldr	r2, [sp, #12]
 8006934:	3a04      	subs	r2, #4
 8006936:	2a24      	cmp	r2, #36	; 0x24
 8006938:	d841      	bhi.n	80069be <_realloc_r+0x26e>
 800693a:	0023      	movs	r3, r4
 800693c:	2a13      	cmp	r2, #19
 800693e:	d908      	bls.n	8006952 <_realloc_r+0x202>
 8006940:	6823      	ldr	r3, [r4, #0]
 8006942:	60ab      	str	r3, [r5, #8]
 8006944:	6863      	ldr	r3, [r4, #4]
 8006946:	60eb      	str	r3, [r5, #12]
 8006948:	2a1b      	cmp	r2, #27
 800694a:	d824      	bhi.n	8006996 <_realloc_r+0x246>
 800694c:	0023      	movs	r3, r4
 800694e:	3008      	adds	r0, #8
 8006950:	3308      	adds	r3, #8
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	6002      	str	r2, [r0, #0]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	6042      	str	r2, [r0, #4]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	6083      	str	r3, [r0, #8]
 800695e:	002f      	movs	r7, r5
 8006960:	e758      	b.n	8006814 <_realloc_r+0xc4>
 8006962:	9b01      	ldr	r3, [sp, #4]
 8006964:	0016      	movs	r6, r2
 8006966:	4293      	cmp	r3, r2
 8006968:	dddd      	ble.n	8006926 <_realloc_r+0x1d6>
 800696a:	9904      	ldr	r1, [sp, #16]
 800696c:	9802      	ldr	r0, [sp, #8]
 800696e:	f7ff f803 	bl	8005978 <_malloc_r>
 8006972:	1e06      	subs	r6, r0, #0
 8006974:	d0af      	beq.n	80068d6 <_realloc_r+0x186>
 8006976:	0023      	movs	r3, r4
 8006978:	2101      	movs	r1, #1
 800697a:	0002      	movs	r2, r0
 800697c:	3b08      	subs	r3, #8
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	3a08      	subs	r2, #8
 8006982:	438b      	bics	r3, r1
 8006984:	18fb      	adds	r3, r7, r3
 8006986:	429a      	cmp	r2, r3
 8006988:	d11d      	bne.n	80069c6 <_realloc_r+0x276>
 800698a:	2303      	movs	r3, #3
 800698c:	6856      	ldr	r6, [r2, #4]
 800698e:	439e      	bics	r6, r3
 8006990:	9b03      	ldr	r3, [sp, #12]
 8006992:	18f6      	adds	r6, r6, r3
 8006994:	e73e      	b.n	8006814 <_realloc_r+0xc4>
 8006996:	68a3      	ldr	r3, [r4, #8]
 8006998:	612b      	str	r3, [r5, #16]
 800699a:	68e3      	ldr	r3, [r4, #12]
 800699c:	616b      	str	r3, [r5, #20]
 800699e:	2a24      	cmp	r2, #36	; 0x24
 80069a0:	d004      	beq.n	80069ac <_realloc_r+0x25c>
 80069a2:	0028      	movs	r0, r5
 80069a4:	0023      	movs	r3, r4
 80069a6:	3018      	adds	r0, #24
 80069a8:	3310      	adds	r3, #16
 80069aa:	e7d2      	b.n	8006952 <_realloc_r+0x202>
 80069ac:	6923      	ldr	r3, [r4, #16]
 80069ae:	0028      	movs	r0, r5
 80069b0:	61ab      	str	r3, [r5, #24]
 80069b2:	0023      	movs	r3, r4
 80069b4:	6962      	ldr	r2, [r4, #20]
 80069b6:	3020      	adds	r0, #32
 80069b8:	3318      	adds	r3, #24
 80069ba:	61ea      	str	r2, [r5, #28]
 80069bc:	e7c9      	b.n	8006952 <_realloc_r+0x202>
 80069be:	0021      	movs	r1, r4
 80069c0:	f7ff feb4 	bl	800672c <memmove>
 80069c4:	e7cb      	b.n	800695e <_realloc_r+0x20e>
 80069c6:	9a03      	ldr	r2, [sp, #12]
 80069c8:	3a04      	subs	r2, #4
 80069ca:	2a24      	cmp	r2, #36	; 0x24
 80069cc:	d82d      	bhi.n	8006a2a <_realloc_r+0x2da>
 80069ce:	2a13      	cmp	r2, #19
 80069d0:	d928      	bls.n	8006a24 <_realloc_r+0x2d4>
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	6003      	str	r3, [r0, #0]
 80069d6:	6863      	ldr	r3, [r4, #4]
 80069d8:	6043      	str	r3, [r0, #4]
 80069da:	2a1b      	cmp	r2, #27
 80069dc:	d80e      	bhi.n	80069fc <_realloc_r+0x2ac>
 80069de:	0003      	movs	r3, r0
 80069e0:	0022      	movs	r2, r4
 80069e2:	3308      	adds	r3, #8
 80069e4:	3208      	adds	r2, #8
 80069e6:	6811      	ldr	r1, [r2, #0]
 80069e8:	6019      	str	r1, [r3, #0]
 80069ea:	6851      	ldr	r1, [r2, #4]
 80069ec:	6059      	str	r1, [r3, #4]
 80069ee:	6892      	ldr	r2, [r2, #8]
 80069f0:	609a      	str	r2, [r3, #8]
 80069f2:	0021      	movs	r1, r4
 80069f4:	9802      	ldr	r0, [sp, #8]
 80069f6:	f7ff fdd1 	bl	800659c <_free_r>
 80069fa:	e76c      	b.n	80068d6 <_realloc_r+0x186>
 80069fc:	68a3      	ldr	r3, [r4, #8]
 80069fe:	6083      	str	r3, [r0, #8]
 8006a00:	68e3      	ldr	r3, [r4, #12]
 8006a02:	60c3      	str	r3, [r0, #12]
 8006a04:	2a24      	cmp	r2, #36	; 0x24
 8006a06:	d004      	beq.n	8006a12 <_realloc_r+0x2c2>
 8006a08:	0003      	movs	r3, r0
 8006a0a:	0022      	movs	r2, r4
 8006a0c:	3310      	adds	r3, #16
 8006a0e:	3210      	adds	r2, #16
 8006a10:	e7e9      	b.n	80069e6 <_realloc_r+0x296>
 8006a12:	6923      	ldr	r3, [r4, #16]
 8006a14:	0022      	movs	r2, r4
 8006a16:	6103      	str	r3, [r0, #16]
 8006a18:	0003      	movs	r3, r0
 8006a1a:	6961      	ldr	r1, [r4, #20]
 8006a1c:	3318      	adds	r3, #24
 8006a1e:	3218      	adds	r2, #24
 8006a20:	6141      	str	r1, [r0, #20]
 8006a22:	e7e0      	b.n	80069e6 <_realloc_r+0x296>
 8006a24:	0003      	movs	r3, r0
 8006a26:	0022      	movs	r2, r4
 8006a28:	e7dd      	b.n	80069e6 <_realloc_r+0x296>
 8006a2a:	0021      	movs	r1, r4
 8006a2c:	f7ff fe7e 	bl	800672c <memmove>
 8006a30:	e7df      	b.n	80069f2 <_realloc_r+0x2a2>
 8006a32:	9e03      	ldr	r6, [sp, #12]
 8006a34:	e6ee      	b.n	8006814 <_realloc_r+0xc4>
 8006a36:	4013      	ands	r3, r2
 8006a38:	431e      	orrs	r6, r3
 8006a3a:	607e      	str	r6, [r7, #4]
 8006a3c:	6843      	ldr	r3, [r0, #4]
 8006a3e:	431a      	orrs	r2, r3
 8006a40:	6042      	str	r2, [r0, #4]
 8006a42:	e6fe      	b.n	8006842 <_realloc_r+0xf2>
 8006a44:	200000f8 	.word	0x200000f8

08006a48 <__ascii_wctomb>:
 8006a48:	1e0b      	subs	r3, r1, #0
 8006a4a:	d004      	beq.n	8006a56 <__ascii_wctomb+0xe>
 8006a4c:	2aff      	cmp	r2, #255	; 0xff
 8006a4e:	d904      	bls.n	8006a5a <__ascii_wctomb+0x12>
 8006a50:	238a      	movs	r3, #138	; 0x8a
 8006a52:	6003      	str	r3, [r0, #0]
 8006a54:	3b8b      	subs	r3, #139	; 0x8b
 8006a56:	0018      	movs	r0, r3
 8006a58:	4770      	bx	lr
 8006a5a:	700a      	strb	r2, [r1, #0]
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e7fa      	b.n	8006a56 <__ascii_wctomb+0xe>

08006a60 <_init>:
 8006a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a62:	46c0      	nop			; (mov r8, r8)
 8006a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a66:	bc08      	pop	{r3}
 8006a68:	469e      	mov	lr, r3
 8006a6a:	4770      	bx	lr

08006a6c <_fini>:
 8006a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6e:	46c0      	nop			; (mov r8, r8)
 8006a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a72:	bc08      	pop	{r3}
 8006a74:	469e      	mov	lr, r3
 8006a76:	4770      	bx	lr
