-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_rdc_mont_3_Pipeline_VITIS_LOOP_206_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    indvars_iv : IN STD_LOGIC_VECTOR (2 downto 0);
    v_26 : IN STD_LOGIC_VECTOR (63 downto 0);
    u_23 : IN STD_LOGIC_VECTOR (63 downto 0);
    sub66 : IN STD_LOGIC_VECTOR (31 downto 0);
    R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_Z_ce0 : OUT STD_LOGIC;
    R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    empty : IN STD_LOGIC_VECTOR (2 downto 0);
    v_33_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_33_out_ap_vld : OUT STD_LOGIC;
    u_30_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_30_out_ap_vld : OUT STD_LOGIC;
    t_15_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    t_15_out_ap_vld : OUT STD_LOGIC;
    grp_fu_829_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_829_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_829_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_829_p_ce : OUT STD_LOGIC;
    grp_fu_833_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_833_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_833_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_833_p_ce : OUT STD_LOGIC;
    grp_fu_837_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_837_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_837_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_837_p_ce : OUT STD_LOGIC;
    grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_841_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_rdc_mont_3_Pipeline_VITIS_LOOP_206_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln206_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p503p1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p503p1_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln206_reg_717 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_717_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_721_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_738 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_263_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_753 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_13_fu_287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_fu_297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_782 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_782_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_782_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_782_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_20_fu_311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_20_reg_787 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_22_fu_315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_22_reg_792 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_23_fu_319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_23_reg_797 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_802 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_812_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_817 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_817_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_817_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_reg_822 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_827 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_827_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_827_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_fu_408_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_reg_833 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln105_fu_435_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_reg_838 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_843 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln210_fu_476_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln210_reg_848 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln210_reg_848_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln210_reg_848_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_7_fu_540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_7_reg_854 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_7_reg_854_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_reg_863 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln206_fu_222_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln208_fu_243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_fu_80 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal t_5_fu_662_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal u_fu_84 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal u_5_fu_595_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_5_fu_545_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_3_fu_92 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvars_iv_cast_fu_189_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln206_fu_248_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal R_Z_ce0_local : STD_LOGIC;
    signal p503p1_1_ce0_local : STD_LOGIC;
    signal trunc_ln206_fu_227_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln208_fu_237_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln123_fu_366_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_8_fu_369_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_372_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_9_fu_378_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_363_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_382_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_405_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_9_fu_402_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_8_fu_414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_9_fu_420_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_9_fu_425_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_8_fu_417_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_7_fu_429_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln210_3_fu_456_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln210_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln3_fu_449_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln210_fu_470_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln210_3_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_492_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln125_3_fu_485_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_27_fu_498_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_36_fu_510_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_504_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_37_fu_522_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_14_fu_536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_24_fu_560_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_40_fu_570_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_39_fu_565_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_7_fu_575_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_41_fu_581_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel4_fu_610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_38_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_9_fu_623_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_s_fu_626_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_fu_634_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln211_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_10_fu_656_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p503p1_1_U : component sikep503_kem_enc_hw_rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p503p1_1_address0,
        ce0 => p503p1_1_ce0_local,
        q0 => p503p1_1_q0);

    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_3_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln206_fu_216_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_3_fu_92 <= add_ln206_fu_248_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_3_fu_92 <= indvars_iv_cast_fu_189_p1;
                end if;
            end if; 
        end if;
    end process;

    t_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    t_fu_80 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                    t_fu_80 <= t_5_fu_662_p3;
                end if;
            end if; 
        end if;
    end process;

    u_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    u_fu_84 <= u_23;
                elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                    u_fu_84 <= u_5_fu_595_p3;
                end if;
            end if; 
        end if;
    end process;

    v_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    v_fu_88 <= v_26;
                elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                    v_fu_88 <= v_5_fu_545_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln130_reg_833 <= add_ln130_fu_408_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                icmp_ln206_reg_717_pp0_iter2_reg <= icmp_ln206_reg_717_pp0_iter1_reg;
                icmp_ln206_reg_717_pp0_iter3_reg <= icmp_ln206_reg_717_pp0_iter2_reg;
                icmp_ln206_reg_717_pp0_iter4_reg <= icmp_ln206_reg_717_pp0_iter3_reg;
                icmp_ln206_reg_717_pp0_iter5_reg <= icmp_ln206_reg_717_pp0_iter4_reg;
                icmp_ln206_reg_717_pp0_iter6_reg <= icmp_ln206_reg_717_pp0_iter5_reg;
                icmp_ln206_reg_717_pp0_iter7_reg <= icmp_ln206_reg_717_pp0_iter6_reg;
                icmp_ln207_reg_721_pp0_iter2_reg <= icmp_ln207_reg_721_pp0_iter1_reg;
                icmp_ln207_reg_721_pp0_iter3_reg <= icmp_ln207_reg_721_pp0_iter2_reg;
                icmp_ln207_reg_721_pp0_iter4_reg <= icmp_ln207_reg_721_pp0_iter3_reg;
                icmp_ln207_reg_721_pp0_iter5_reg <= icmp_ln207_reg_721_pp0_iter4_reg;
                icmp_ln207_reg_721_pp0_iter6_reg <= icmp_ln207_reg_721_pp0_iter5_reg;
                icmp_ln207_reg_721_pp0_iter7_reg <= icmp_ln207_reg_721_pp0_iter6_reg;
                icmp_ln207_reg_721_pp0_iter8_reg <= icmp_ln207_reg_721_pp0_iter7_reg;
                tempReg_7_reg_854 <= tempReg_7_fu_540_p2;
                tempReg_7_reg_854_pp0_iter8_reg <= tempReg_7_reg_854;
                tmp_24_reg_822 <= temp_fu_382_p2(33 downto 32);
                tmp_25_reg_807 <= grp_fu_837_p_dout0(63 downto 32);
                tmp_26_reg_817 <= grp_fu_841_p_dout0(63 downto 32);
                tmp_26_reg_817_pp0_iter4_reg <= tmp_26_reg_817;
                tmp_26_reg_817_pp0_iter5_reg <= tmp_26_reg_817_pp0_iter4_reg;
                tmp_27_reg_843 <= temp_7_fu_429_p2(33 downto 32);
                tmp_29_reg_863 <= xor_ln105_41_fu_581_p2(63 downto 63);
                tmp_s_reg_802 <= grp_fu_829_p_dout0(63 downto 32);
                trunc_ln105_reg_838 <= trunc_ln105_fu_435_p1;
                trunc_ln106_20_reg_787 <= trunc_ln106_20_fu_311_p1;
                trunc_ln106_22_reg_792 <= trunc_ln106_22_fu_315_p1;
                trunc_ln106_23_reg_797 <= trunc_ln106_23_fu_319_p1;
                trunc_ln106_reg_782 <= trunc_ln106_fu_307_p1;
                trunc_ln106_reg_782_pp0_iter4_reg <= trunc_ln106_reg_782;
                trunc_ln106_reg_782_pp0_iter5_reg <= trunc_ln106_reg_782_pp0_iter4_reg;
                trunc_ln106_reg_782_pp0_iter6_reg <= trunc_ln106_reg_782_pp0_iter5_reg;
                trunc_ln106_s_reg_812 <= grp_fu_833_p_dout0(63 downto 32);
                trunc_ln106_s_reg_812_pp0_iter4_reg <= trunc_ln106_s_reg_812;
                trunc_ln125_reg_827 <= trunc_ln125_fu_398_p1;
                trunc_ln125_reg_827_pp0_iter5_reg <= trunc_ln125_reg_827;
                trunc_ln125_reg_827_pp0_iter6_reg <= trunc_ln125_reg_827_pp0_iter5_reg;
                xor_ln210_reg_848 <= xor_ln210_fu_476_p2;
                xor_ln210_reg_848_pp0_iter7_reg <= xor_ln210_reg_848;
                xor_ln210_reg_848_pp0_iter8_reg <= xor_ln210_reg_848_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ah_reg_748 <= R_Z_q0(63 downto 32);
                al_reg_738 <= al_fu_259_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bh_reg_753 <= p503p1_1_q0(63 downto 32);
                bl_reg_743 <= bl_fu_263_p1;
                icmp_ln206_reg_717 <= icmp_ln206_fu_216_p2;
                icmp_ln206_reg_717_pp0_iter1_reg <= icmp_ln206_reg_717;
                icmp_ln207_reg_721 <= icmp_ln207_fu_231_p2;
                icmp_ln207_reg_721_pp0_iter1_reg <= icmp_ln207_reg_721;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    R_Z_address0 <= zext_ln206_fu_222_p1(4 - 1 downto 0);
    R_Z_ce0 <= R_Z_ce0_local;

    R_Z_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            R_Z_ce0_local <= ap_const_logic_1;
        else 
            R_Z_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln123_fu_372_p2 <= std_logic_vector(unsigned(zext_ln123_fu_366_p1) + unsigned(zext_ln123_8_fu_369_p1));
    add_ln130_9_fu_420_p2 <= std_logic_vector(unsigned(trunc_ln106_s_reg_812_pp0_iter4_reg) + unsigned(zext_ln106_8_fu_414_p1));
    add_ln130_fu_408_p2 <= std_logic_vector(unsigned(zext_ln130_fu_405_p1) + unsigned(zext_ln106_9_fu_402_p1));
    add_ln206_fu_248_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv4_1));
    add_ln210_fu_470_p2 <= std_logic_vector(unsigned(zext_ln210_fu_463_p1) + unsigned(and_ln3_fu_449_p3));
    al_fu_259_p1 <= R_Z_q0(32 - 1 downto 0);
    and_ln105_fu_634_p2 <= (xor_ln210_reg_848_pp0_iter8_reg and xor_ln105_s_fu_626_p3);
    and_ln210_3_fu_456_p3 <= (tmp_27_reg_843 & ap_const_lv32_0);
    and_ln3_fu_449_p3 <= (tmp_26_reg_817_pp0_iter5_reg & ap_const_lv32_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln206_fu_216_p2)
    begin
        if (((icmp_ln206_fu_216_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter8_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_3_fu_92, indvars_iv_cast_fu_189_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j <= indvars_iv_cast_fu_189_p1;
        else 
            ap_sig_allocacmp_j <= j_3_fu_92;
        end if; 
    end process;

    bit_sel4_fu_610_p3 <= tempReg_7_reg_854_pp0_iter8_reg(63 downto 63);
    bl_fu_263_p1 <= p503p1_1_q0(32 - 1 downto 0);
    carry_13_fu_647_p2 <= (tmp_29_reg_863 or tmp_28_fu_639_p3);
    carry_fu_528_p3 <= xor_ln105_37_fu_522_p2(63 downto 63);
    grp_fu_829_p_ce <= ap_const_logic_1;
    grp_fu_829_p_din0 <= zext_ln105_fu_297_p1(32 - 1 downto 0);
    grp_fu_829_p_din1 <= zext_ln105_13_fu_287_p1(32 - 1 downto 0);
    grp_fu_833_p_ce <= ap_const_logic_1;
    grp_fu_833_p_din0 <= zext_ln112_fu_302_p1(32 - 1 downto 0);
    grp_fu_833_p_din1 <= zext_ln105_13_fu_287_p1(32 - 1 downto 0);
    grp_fu_837_p_ce <= ap_const_logic_1;
    grp_fu_837_p_din0 <= zext_ln105_fu_297_p1(32 - 1 downto 0);
    grp_fu_837_p_din1 <= zext_ln110_fu_292_p1(32 - 1 downto 0);
    grp_fu_841_p_ce <= ap_const_logic_1;
    grp_fu_841_p_din0 <= zext_ln112_fu_302_p1(32 - 1 downto 0);
    grp_fu_841_p_din1 <= zext_ln110_fu_292_p1(32 - 1 downto 0);
    icmp_ln206_fu_216_p2 <= "1" when (ap_sig_allocacmp_j = ap_const_lv4_8) else "0";
    icmp_ln207_fu_231_p2 <= "1" when (unsigned(zext_ln206_fu_222_p1) < unsigned(sub66)) else "0";
    indvars_iv_cast_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv),4));
    or_ln105_7_fu_575_p2 <= (xor_ln105_40_fu_570_p2 or xor_ln105_39_fu_565_p2);
    or_ln105_fu_516_p2 <= (xor_ln105_fu_504_p2 or xor_ln105_36_fu_510_p2);
    p503p1_1_address0 <= zext_ln208_fu_243_p1(3 - 1 downto 0);

    p503p1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p503p1_1_ce0_local <= ap_const_logic_1;
        else 
            p503p1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln125_3_fu_485_p3 <= (trunc_ln125_reg_827_pp0_iter6_reg & ap_const_lv32_0);
    sub_ln208_fu_237_p2 <= std_logic_vector(unsigned(empty) - unsigned(trunc_ln206_fu_227_p1));
    t_10_fu_656_p2 <= std_logic_vector(unsigned(t_fu_80) + unsigned(zext_ln211_fu_652_p1));
    t_15_out <= t_fu_80;

    t_15_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln206_reg_717_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln206_reg_717_pp0_iter7_reg = ap_const_lv1_1))) then 
            t_15_out_ap_vld <= ap_const_logic_1;
        else 
            t_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    t_5_fu_662_p3 <= 
        t_10_fu_656_p2 when (icmp_ln207_reg_721_pp0_iter8_reg(0) = '1') else 
        t_fu_80;
    tempReg_7_fu_540_p2 <= std_logic_vector(unsigned(xor_ln210_reg_848) + unsigned(zext_ln105_14_fu_536_p1));
    tempReg_fu_492_p3 <= (trunc_ln125_reg_827_pp0_iter6_reg & trunc_ln106_reg_782_pp0_iter6_reg);
    temp_7_fu_429_p2 <= std_logic_vector(unsigned(zext_ln130_9_fu_425_p1) + unsigned(zext_ln130_8_fu_417_p1));
    temp_fu_382_p2 <= std_logic_vector(unsigned(zext_ln123_9_fu_378_p1) + unsigned(zext_ln106_fu_363_p1));
    tmp_28_fu_639_p3 <= and_ln105_fu_634_p2(63 downto 63);
    trunc_ln105_9_fu_623_p1 <= tempReg_7_reg_854_pp0_iter8_reg(63 - 1 downto 0);
    trunc_ln105_fu_435_p1 <= temp_7_fu_429_p2(32 - 1 downto 0);
    trunc_ln106_20_fu_311_p1 <= grp_fu_833_p_dout0(32 - 1 downto 0);
    trunc_ln106_22_fu_315_p1 <= grp_fu_837_p_dout0(32 - 1 downto 0);
    trunc_ln106_23_fu_319_p1 <= grp_fu_841_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_307_p1 <= grp_fu_829_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_398_p1 <= temp_fu_382_p2(32 - 1 downto 0);
    trunc_ln206_fu_227_p1 <= ap_sig_allocacmp_j(3 - 1 downto 0);
    u_24_fu_560_p2 <= std_logic_vector(unsigned(tempReg_7_reg_854) + unsigned(u_fu_84));
    u_30_out <= u_fu_84;

    u_30_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln206_reg_717_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln206_reg_717_pp0_iter7_reg = ap_const_lv1_1))) then 
            u_30_out_ap_vld <= ap_const_logic_1;
        else 
            u_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    u_5_fu_595_p3 <= 
        u_24_fu_560_p2 when (icmp_ln207_reg_721_pp0_iter7_reg(0) = '1') else 
        u_fu_84;
    v_27_fu_498_p2 <= std_logic_vector(unsigned(tempReg_fu_492_p3) + unsigned(v_fu_88));
    v_33_out <= v_fu_88;

    v_33_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln206_reg_717_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln206_reg_717_pp0_iter7_reg = ap_const_lv1_1))) then 
            v_33_out_ap_vld <= ap_const_logic_1;
        else 
            v_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    v_5_fu_545_p3 <= 
        v_27_fu_498_p2 when (icmp_ln207_reg_721_pp0_iter6_reg(0) = '1') else 
        v_fu_88;
    xor_ln105_36_fu_510_p2 <= (v_fu_88 xor shl_ln125_3_fu_485_p3);
    xor_ln105_37_fu_522_p2 <= (v_27_fu_498_p2 xor or_ln105_fu_516_p2);
    xor_ln105_38_fu_617_p2 <= (bit_sel4_fu_610_p3 xor ap_const_lv1_1);
    xor_ln105_39_fu_565_p2 <= (u_24_fu_560_p2 xor tempReg_7_reg_854);
    xor_ln105_40_fu_570_p2 <= (u_fu_84 xor tempReg_7_reg_854);
    xor_ln105_41_fu_581_p2 <= (u_24_fu_560_p2 xor or_ln105_7_fu_575_p2);
    xor_ln105_fu_504_p2 <= (v_27_fu_498_p2 xor shl_ln125_3_fu_485_p3);
    xor_ln105_s_fu_626_p3 <= (xor_ln105_38_fu_617_p2 & trunc_ln105_9_fu_623_p1);
    xor_ln210_fu_476_p2 <= (zext_ln210_3_fu_467_p1 xor add_ln210_fu_470_p2);
    zext_ln105_13_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_738),64));
    zext_ln105_14_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_528_p3),64));
    zext_ln105_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_743),64));
    zext_ln106_8_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_822),32));
    zext_ln106_9_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_807),33));
    zext_ln106_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_802),34));
    zext_ln110_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_748),64));
    zext_ln112_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_753),64));
    zext_ln123_8_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_20_reg_787),33));
    zext_ln123_9_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_372_p2),34));
    zext_ln123_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_22_reg_792),33));
    zext_ln130_8_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_reg_833),34));
    zext_ln130_9_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_9_fu_420_p2),34));
    zext_ln130_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_23_reg_797),33));
    zext_ln206_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j),32));
    zext_ln208_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln208_fu_237_p2),32));
    zext_ln210_3_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln105_reg_838),64));
    zext_ln210_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln210_3_fu_456_p3),64));
    zext_ln211_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_13_fu_647_p2),64));
end behav;
