{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645733099396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645733099408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 15:04:58 2022 " "Processing started: Thu Feb 24 15:04:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645733099408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645733099408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrainSim -c TrainSim " "Command: quartus_sta TrainSim -c TrainSim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645733099408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645733099579 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1645733100825 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1645733100825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733100886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733100886 ""}
{ "Info" "ISTA_SDC_FOUND" "TrainSim.sdc " "Reading SDC File: 'TrainSim.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1645733101894 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733101900 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645733101910 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645733101910 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645733101910 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645733101910 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645733101910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733101911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645733101913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645733101913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645733101913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645733101913 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645733101913 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733101920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733101920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733101920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733101920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645733101920 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645733101925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645733101931 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1645733101932 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645733101944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645733101988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645733101988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.296 " "Worst-case setup slack is -16.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733101991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733101991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.296            -251.042 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -16.296            -251.042 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733101991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.362            -414.971 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.362            -414.971 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733101991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758             -30.707 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.758             -30.707 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733101991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.866               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.866               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733101991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733101991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.325               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.363               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.708               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    1.213               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733102006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.383 " "Worst-case recovery slack is -8.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.383              -8.383 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -8.383              -8.383 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.375              -8.375 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -8.375              -8.375 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551             -16.663 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.551             -16.663 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733102011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.867 " "Worst-case removal slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.867               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.957               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    5.957               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.157               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    6.157               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733102026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.916 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.394             -15.916 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.365 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.394              -6.365 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.524 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -0.394              -0.524 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.509 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -0.394              -0.509 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.458               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.458               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.475               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.475               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clk_50  " "    9.670               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733102030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733102030 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645733102062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645733102120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645733104434 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733104547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733104547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733104547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733104547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645733104547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645733104555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645733104580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645733104580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.047 " "Worst-case setup slack is -16.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.047            -246.565 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -16.047            -246.565 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.641            -380.901 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.641            -380.901 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747             -30.685 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.747             -30.685 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.997               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.997               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733104591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.373               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.703               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    1.064               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733104599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.358 " "Worst-case recovery slack is -8.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.358              -8.358 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -8.358              -8.358 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.357              -8.357 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -8.357              -8.357 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479             -15.854 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.479             -15.854 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733104607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.807 " "Worst-case removal slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.807               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.078               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    6.078               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.232               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    6.232               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733104610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.417 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.394             -16.417 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.329 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.394              -6.329 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.518 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -0.394              -0.518 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.512 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -0.394              -0.512 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.444               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.444               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.457               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.457               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clk_50  " "    9.673               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733104615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733104615 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645733104638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645733104885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645733107063 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107203 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107203 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107203 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107203 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645733107203 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645733107214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645733107227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645733107227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.172 " "Worst-case setup slack is -10.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.172            -156.176 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -10.172            -156.176 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.626            -335.677 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.626            -335.677 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462             -13.860 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.462             -13.860 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.125               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.125               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.289               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    0.566               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.649 " "Worst-case recovery slack is -4.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.649              -4.649 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -4.649              -4.649 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631              -4.631 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -4.631              -4.631 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -5.575 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.622              -5.575 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.284 " "Worst-case removal slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.284               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.195               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    3.195               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.291               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    3.291               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.022 " "Worst-case minimum pulse width slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.044 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.022              -0.044 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.055               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    0.134               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    0.147               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.587               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.587               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clk_50  " "    9.336               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645733107317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107594 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645733107594 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645733107594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645733107601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645733107609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645733107609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.384 " "Worst-case setup slack is -9.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.384            -143.571 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -9.384            -143.571 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.228            -275.200 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.228            -275.200 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270             -12.300 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.270             -12.300 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.491               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.491               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.234               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    0.430               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.526 " "Worst-case recovery slack is -4.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.526              -4.526 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -4.526              -4.526 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.491              -4.491 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -4.491              -4.491 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -4.511 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.508              -4.511 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.218 " "Worst-case removal slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.218               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.127               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    3.127               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.213               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    3.213               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.018 " "Worst-case minimum pulse width slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    0.018               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.069               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    0.125               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    0.149               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.579               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.579               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.582               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.582               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clk_50  " "    9.286               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645733107642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645733107642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645733110784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645733110786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5360 " "Peak virtual memory: 5360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645733110946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 15:05:10 2022 " "Processing ended: Thu Feb 24 15:05:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645733110946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645733110946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645733110946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645733110946 ""}
