// Seed: 3503218134
module module_0 (
    output wand id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3
);
  wor id_5, id_6 = 1 == ~id_3;
  module_2(
      id_2,
      id_3,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3
  );
endmodule
module module_1 (
    output tri   id_0,
    output wand  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wor   id_6,
    input  uwire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_5, id_1, id_6
  );
endmodule
module module_2 (
    output uwire id_0
    , id_18,
    input tri0 id_1,
    output tri id_2,
    output wor id_3,
    output uwire id_4,
    output wire id_5,
    output tri id_6,
    input wand id_7,
    output wor id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    input supply1 id_13
    , id_19,
    input wor id_14,
    output wor id_15,
    input supply1 id_16
);
endmodule
