\hypertarget{classPci_1_1PciDevice}{
\section{クラス PciDevice}
\label{classPci_1_1PciDevice}\index{Pci::PciDevice@{Pci::PciDevice}}
}
PciDeviceに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=10cm]{classPci_1_1PciDevice}
\end{center}
\end{figure}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classPci_1_1PciDevice_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classPci_1_1PciDevice}{PciDevice}'
\item 
string \hyperlink{classPci_1_1PciDevice_a58cd55cd4023648e138237cfc0822ae3}{cxx\_\-class} = '\hyperlink{classPci_1_1PciDevice}{PciDevice}'
\item 
string \hyperlink{classPci_1_1PciDevice_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = \char`\"{}dev/pcidev.hh\char`\"{}
\item 
\hyperlink{classPci_1_1PciDevice_a17fa61ac3806b481cafee5593b55e5d0}{abstract} = True
\item 
tuple \hyperlink{classPci_1_1PciDevice_ae6d09ca44893db6cdb66d62deaa1aefd}{platform} = Param.Platform(Parent.any, \char`\"{}Platform this device is part of.\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ad5f91786d7c873886a576621a2c1b0b5}{config} = \hyperlink{classm5_1_1params_1_1SlavePort}{SlavePort}(\char`\"{}PCI configuration space port\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a538a7615188508d868dc8e9fc8f03ced}{pci\_\-bus} = Param.Int(\char`\"{}PCI bus\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ad03b795fdff18a28678e61a28edbc095}{pci\_\-dev} = Param.Int(\char`\"{}PCI device number\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ad3a2a2ca44f057aad936e91b7fb2efe0}{pci\_\-func} = Param.Int(\char`\"{}PCI function code\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ac3f272675842a6662ce8782e10fdba39}{pio\_\-latency} = Param.Latency('30ns', \char`\"{}Programmed IO latency\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a3b4bc49bf2cdc43fdd15ff76aa37a9fe}{config\_\-latency} = Param.Latency('20ns', \char`\"{}Config read or write latency\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a48f611c5f9d4755971b7c867e4529cc6}{VendorID} = Param.UInt16(\char`\"{}Vendor ID\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aa90d1ebfb6ac8c64983451e2196e342f}{DeviceID} = Param.UInt16(\char`\"{}Device ID\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a46090a927141f497918fd0c87f782395}{Command} = Param.UInt16(0, \char`\"{}Command\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aba3540dcad58fc3d3042791b42b96b98}{Status} = Param.UInt16(0, \char`\"{}Status\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a3e8a079e8f2eda26d5e301091db1f5ee}{Revision} = Param.UInt8(0, \char`\"{}Device\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ae1b2d8ef2a839fabf99be35121a8b6e8}{ProgIF} = Param.UInt8(0, \char`\"{}Programming Interface\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aa5dab65525a81097713cebf095217409}{SubClassCode} = Param.UInt8(0, \char`\"{}Sub-\/Class Code\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a9222bb7cddf99c695b0430f560974967}{ClassCode} = Param.UInt8(0, \char`\"{}Class Code\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a5aa1725bb5acbc487d1870539a3d6104}{CacheLineSize} = Param.UInt8(0, \char`\"{}System Cacheline Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_af804bef2794d445f5c23651f77deccc3}{LatencyTimer} = Param.UInt8(0, \char`\"{}PCI \hyperlink{classm5_1_1params_1_1Latency}{Latency} Timer\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a1124c5123a382ae26313212b03453e0f}{HeaderType} = Param.UInt8(0, \char`\"{}PCI Header Type\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a3c577c0e81803b98a8618c482483eeb2}{BIST} = Param.UInt8(0, \char`\"{}Built In Self Test\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a60fb126d4d1fa61ee963a802485a62b3}{BAR0} = Param.UInt32(0x00, \char`\"{}Base Address Register 0\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ac14577636d310ffbce9d3e1c55071930}{BAR1} = Param.UInt32(0x00, \char`\"{}Base Address Register 1\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a50e0986fba3f6efbdbb66dea13ac4813}{BAR2} = Param.UInt32(0x00, \char`\"{}Base Address Register 2\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a8d29325a3868fc855f430913941a20b8}{BAR3} = Param.UInt32(0x00, \char`\"{}Base Address Register 3\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a50a34d2b9855ad231f8b6dab39c0641a}{BAR4} = Param.UInt32(0x00, \char`\"{}Base Address Register 4\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a9bc605ff9fcc9424477afc81fa73422e}{BAR5} = Param.UInt32(0x00, \char`\"{}Base Address Register 5\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a7e828d882d67741a4bb003f243f67930}{BAR0Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 0 Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a17a8d09c6d1486c3ecfd0f013a6d5dc2}{BAR1Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 1 Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a0643ce9d16353fc911871eb320aa2eae}{BAR2Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 2 Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ae04afc140f2d94d97e67855d3ddffe3e}{BAR3Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 3 Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ae076d620ed7c44d0096275df67e922e6}{BAR4Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 4 Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ac4c34d8860543ffbe7a01a270d2b78b5}{BAR5Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 5 Size\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a32603a049ed92aee1ac0903a3290de9a}{BAR0LegacyIO} = Param.Bool(False, \char`\"{}Whether \hyperlink{classPci_1_1PciDevice_a60fb126d4d1fa61ee963a802485a62b3}{BAR0} is hardwired legacy IO\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ad6224e7996cf1129f5001f1c99d88f2d}{BAR1LegacyIO} = Param.Bool(False, \char`\"{}Whether \hyperlink{classPci_1_1PciDevice_ac14577636d310ffbce9d3e1c55071930}{BAR1} is hardwired legacy IO\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a28ad4ed046bf6992ae20784445248de3}{BAR2LegacyIO} = Param.Bool(False, \char`\"{}Whether \hyperlink{classPci_1_1PciDevice_a50e0986fba3f6efbdbb66dea13ac4813}{BAR2} is hardwired legacy IO\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a9b177ee7fb609f562787c06b9c0bef3e}{BAR3LegacyIO} = Param.Bool(False, \char`\"{}Whether \hyperlink{classPci_1_1PciDevice_a8d29325a3868fc855f430913941a20b8}{BAR3} is hardwired legacy IO\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a1889f7678ee01aa35fe7794c3fcc5532}{BAR4LegacyIO} = Param.Bool(False, \char`\"{}Whether \hyperlink{classPci_1_1PciDevice_a50a34d2b9855ad231f8b6dab39c0641a}{BAR4} is hardwired legacy IO\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a1b1ce5b4104691adbdac48022f8c3a85}{BAR5LegacyIO} = Param.Bool(False, \char`\"{}Whether \hyperlink{classPci_1_1PciDevice_a9bc605ff9fcc9424477afc81fa73422e}{BAR5} is hardwired legacy IO\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aaab5b5626899d7883cd5f10928a5361c}{CardbusCIS} = Param.UInt32(0x00, \char`\"{}Cardbus Card Information Structure\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_abb9500d6e2e6ec75e16a1410a70b0d72}{SubsystemID} = Param.UInt16(0x00, \char`\"{}Subsystem ID\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a562a1b4e663fc1c10e0ee4e50270e43b}{SubsystemVendorID} = Param.UInt16(0x00, \char`\"{}Subsystem Vendor ID\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a6fae934678e80bb655627c43e85de188}{ExpansionROM} = Param.UInt32(0x00, \char`\"{}Expansion ROM Base Address\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_abd17d68ce809f43df0fb34c342d84464}{CapabilityPtr} = Param.UInt8(0x00, \char`\"{}Capability List Pointer offset\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_abfcd311da14374993f51eece70622ee4}{InterruptLine} = Param.UInt8(0x00, \char`\"{}Interrupt Line\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a5b633242454258f93682fd8b05d934a1}{InterruptPin} = Param.UInt8(0x00, \char`\"{}Interrupt Pin\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a20752dfff7481059cf2d3887436800d1}{MaximumLatency} = Param.UInt8(0x00, \char`\"{}Maximum Latency\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a00f14447f8246b8b6a86c550185caddc}{MinimumGrant} = Param.UInt8(0x00, \char`\"{}Minimum Grant\char`\"{})
\item 
\hyperlink{classPci_1_1PciDevice_af76928584582737ee33777f4bdb0ddd5}{PMCAPBaseOffset} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a0737f1d13a6ea8423232a0b232b6335c}{PMCAPNextCapability} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a50cb70d7c57b998cb8197e3bdd838ba9}{PMCAPCapId} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a8cd41ed12be15607f8e7662eb8d84ed6}{PMCAPCapabilities} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a92b7f127f47b21d3ecc104d25671cf92}{PMCAPCtrlStatus} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a24a1a0fd62afea203b5edac13b589797}{MSICAPBaseOffset} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a4f1b67a85cdaf32ce2e152793bcae158}{MSICAPNextCapability} = $\backslash$
\item 
tuple \hyperlink{classPci_1_1PciDevice_a473ff2506f8dde521c6814195db00965}{MSICAPCapId} = Param.UInt8(0x00, \char`\"{}Specifies this is the MSI Capability\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a8e794db7345ad700d23b46e9b7b7adcf}{MSICAPMsgCtrl} = Param.UInt16(0x0000, \char`\"{}MSI Message Control\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ab1a9538764c92af9e4b58fa1889c816a}{MSICAPMsgAddr} = Param.UInt32(0x00000000, \char`\"{}MSI Message Address\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aad615796a9eb2e4f0a7b23a6de466f5a}{MSICAPMsgUpperAddr} = Param.UInt32(0x00000000, \char`\"{}MSI Message Upper Address\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aeb2bb99ab6d72270f3767fa2aa4dd4a5}{MSICAPMsgData} = Param.UInt16(0x0000, \char`\"{}MSI Message Data\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ac70a7d07fb7c0b750913e1d74fb9edf8}{MSICAPMaskBits} = Param.UInt32(0x00000000, \char`\"{}MSI Interrupt Mask Bits\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a1e551eca59d7e257c765befbfd09f569}{MSICAPPendingBits} = Param.UInt32(0x00000000, \char`\"{}MSI Pending Bits\char`\"{})
\item 
\hyperlink{classPci_1_1PciDevice_a07a507adc2b79cf78adec9662343f0fe}{MSIXCAPBaseOffset} = $\backslash$
\item 
\hyperlink{classPci_1_1PciDevice_a6a52f9ecc10f528668ebfaf713c55e2a}{MSIXCAPNextCapability} = $\backslash$
\item 
tuple \hyperlink{classPci_1_1PciDevice_ae90ae10699fd4e465796629b41df21bb}{MSIXCAPCapId} = Param.UInt8(0x00, \char`\"{}Specifices this the MSI-\/X Capability\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ad9aad2a746e4f73b81c82107c83b3c28}{MSIXMsgCtrl} = Param.UInt16(0x0000, \char`\"{}MSI-\/X Message Control\char`\"{})
\item 
\hyperlink{classPci_1_1PciDevice_a6415778fada7dfc7f0e386b9112df28e}{MSIXTableOffset} = $\backslash$
\item 
tuple \hyperlink{classPci_1_1PciDevice_a1db7de1e6c775093807199cb4a7b2236}{MSIXPbaOffset} = Param.UInt32(0x00000000, \char`\"{}MSI-\/X PBA Offset and PBA BIR\char`\"{})
\item 
\hyperlink{classPci_1_1PciDevice_ad2caae7371e91cd9f9fe16993eb175f0}{PXCAPBaseOffset} = $\backslash$
\item 
tuple \hyperlink{classPci_1_1PciDevice_a88eb1645e6dce97606bd6f1bf6decfed}{PXCAPNextCapability} = Param.UInt8(0x00, \char`\"{}Pointer to next capability block\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a11b2b5c70013fdbd6ec8579a3c766e8a}{PXCAPCapId} = Param.UInt8(0x00, \char`\"{}Specifies this is the PCIe Capability\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_ad4b26ade9d111a52e61b337b836a79b7}{PXCAPCapabilities} = Param.UInt16(0x0000, \char`\"{}PCIe Capabilities\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a0188e4c357bde5dda179f434da090760}{PXCAPDevCapabilities} = Param.UInt32(0x00000000, \char`\"{}PCIe Device Capabilities\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a8c7342c52e738ee346240619a899d1b9}{PXCAPDevCtrl} = Param.UInt16(0x0000, \char`\"{}PCIe Device Control\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_af7deb8e97cf1e53524d5ef5239e8d099}{PXCAPDevStatus} = Param.UInt16(0x0000, \char`\"{}PCIe Device Status\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a6bbe8e0a13547fa64b787a6c5661703b}{PXCAPLinkCap} = Param.UInt32(0x00000000, \char`\"{}PCIe Link Capabilities\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a98c7ece798cf7c093c09b8437a5d9131}{PXCAPLinkCtrl} = Param.UInt16(0x0000, \char`\"{}PCIe Link Control\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_aa9f82b98ef62d06b866799ae754d891f}{PXCAPLinkStatus} = Param.UInt16(0x0000, \char`\"{}PCIe Link Status\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a159956e2ad80c6b1983c8a24545058bd}{PXCAPDevCap2} = Param.UInt32(0x00000000, \char`\"{}PCIe Device Capabilities 2\char`\"{})
\item 
tuple \hyperlink{classPci_1_1PciDevice_a867be9885742d746cbcbde5df5fb2959}{PXCAPDevCtrl2} = Param.UInt32(0x00000000, \char`\"{}PCIe Device Control 2\char`\"{})
\end{DoxyCompactItemize}


\subsection{変数}
\hypertarget{classPci_1_1PciDevice_a17fa61ac3806b481cafee5593b55e5d0}{
\index{Pci::PciDevice@{Pci::PciDevice}!abstract@{abstract}}
\index{abstract@{abstract}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{abstract}]{\setlength{\rightskip}{0pt plus 5cm}{\bf abstract} = True\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a17fa61ac3806b481cafee5593b55e5d0}


\hyperlink{classEthernet_1_1EtherDevice_a17fa61ac3806b481cafee5593b55e5d0}{EtherDevice}, と \hyperlink{classEthernet_1_1EtherDevBase_a17fa61ac3806b481cafee5593b55e5d0}{EtherDevBase}で再定義されています。\hypertarget{classPci_1_1PciDevice_a60fb126d4d1fa61ee963a802485a62b3}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR0@{BAR0}}
\index{BAR0@{BAR0}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR0}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR0} = Param.UInt32(0x00, \char`\"{}Base Address Register 0\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a60fb126d4d1fa61ee963a802485a62b3}


\hyperlink{classEthernet_1_1IGbE_aa4b1656989a2151c14fc1d464df6531c}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_aa4b1656989a2151c14fc1d464df6531c}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_aa4b1656989a2151c14fc1d464df6531c}{Sinic}, と \hyperlink{classIde_1_1IdeController_aa4b1656989a2151c14fc1d464df6531c}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a32603a049ed92aee1ac0903a3290de9a}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR0LegacyIO@{BAR0LegacyIO}}
\index{BAR0LegacyIO@{BAR0LegacyIO}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR0LegacyIO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR0LegacyIO} = Param.Bool(False, \char`\"{}Whether {\bf BAR0} is hardwired legacy IO\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a32603a049ed92aee1ac0903a3290de9a}
\hypertarget{classPci_1_1PciDevice_a7e828d882d67741a4bb003f243f67930}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR0Size@{BAR0Size}}
\index{BAR0Size@{BAR0Size}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR0Size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR0Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 0 Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a7e828d882d67741a4bb003f243f67930}


\hyperlink{classEthernet_1_1IGbE_aefc407ca01c833e5dac341709110c5e2}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_aefc407ca01c833e5dac341709110c5e2}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_aefc407ca01c833e5dac341709110c5e2}{Sinic}, と \hyperlink{classIde_1_1IdeController_aefc407ca01c833e5dac341709110c5e2}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_ac14577636d310ffbce9d3e1c55071930}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR1@{BAR1}}
\index{BAR1@{BAR1}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR1}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR1} = Param.UInt32(0x00, \char`\"{}Base Address Register 1\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ac14577636d310ffbce9d3e1c55071930}


\hyperlink{classEthernet_1_1IGbE_a0d644194139bee13ebf45d34542c1dfa}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a0d644194139bee13ebf45d34542c1dfa}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a0d644194139bee13ebf45d34542c1dfa}{Sinic}, と \hyperlink{classIde_1_1IdeController_a0d644194139bee13ebf45d34542c1dfa}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_ad6224e7996cf1129f5001f1c99d88f2d}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR1LegacyIO@{BAR1LegacyIO}}
\index{BAR1LegacyIO@{BAR1LegacyIO}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR1LegacyIO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR1LegacyIO} = Param.Bool(False, \char`\"{}Whether {\bf BAR1} is hardwired legacy IO\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad6224e7996cf1129f5001f1c99d88f2d}
\hypertarget{classPci_1_1PciDevice_a17a8d09c6d1486c3ecfd0f013a6d5dc2}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR1Size@{BAR1Size}}
\index{BAR1Size@{BAR1Size}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR1Size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR1Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 1 Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a17a8d09c6d1486c3ecfd0f013a6d5dc2}


\hyperlink{classEthernet_1_1NSGigE_afc69d648d33db96d14379bec42eb512e}{NSGigE}, と \hyperlink{classIde_1_1IdeController_afc69d648d33db96d14379bec42eb512e}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a50e0986fba3f6efbdbb66dea13ac4813}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR2@{BAR2}}
\index{BAR2@{BAR2}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR2}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR2} = Param.UInt32(0x00, \char`\"{}Base Address Register 2\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a50e0986fba3f6efbdbb66dea13ac4813}


\hyperlink{classEthernet_1_1IGbE_a0a6f9c88531fa1221329ec6903976a8b}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a0a6f9c88531fa1221329ec6903976a8b}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a0a6f9c88531fa1221329ec6903976a8b}{Sinic}, と \hyperlink{classIde_1_1IdeController_a0a6f9c88531fa1221329ec6903976a8b}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a28ad4ed046bf6992ae20784445248de3}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR2LegacyIO@{BAR2LegacyIO}}
\index{BAR2LegacyIO@{BAR2LegacyIO}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR2LegacyIO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR2LegacyIO} = Param.Bool(False, \char`\"{}Whether {\bf BAR2} is hardwired legacy IO\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a28ad4ed046bf6992ae20784445248de3}
\hypertarget{classPci_1_1PciDevice_a0643ce9d16353fc911871eb320aa2eae}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR2Size@{BAR2Size}}
\index{BAR2Size@{BAR2Size}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR2Size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR2Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 2 Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a0643ce9d16353fc911871eb320aa2eae}


\hyperlink{classIde_1_1IdeController_a7bf5305f5245e3120d4ed8431b3d9706}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a8d29325a3868fc855f430913941a20b8}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR3@{BAR3}}
\index{BAR3@{BAR3}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR3}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR3} = Param.UInt32(0x00, \char`\"{}Base Address Register 3\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a8d29325a3868fc855f430913941a20b8}


\hyperlink{classEthernet_1_1IGbE_a0b8b6594cd17a42ee6f2bded401213d9}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a0b8b6594cd17a42ee6f2bded401213d9}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a0b8b6594cd17a42ee6f2bded401213d9}{Sinic}, と \hyperlink{classIde_1_1IdeController_a0b8b6594cd17a42ee6f2bded401213d9}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a9b177ee7fb609f562787c06b9c0bef3e}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR3LegacyIO@{BAR3LegacyIO}}
\index{BAR3LegacyIO@{BAR3LegacyIO}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR3LegacyIO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR3LegacyIO} = Param.Bool(False, \char`\"{}Whether {\bf BAR3} is hardwired legacy IO\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a9b177ee7fb609f562787c06b9c0bef3e}
\hypertarget{classPci_1_1PciDevice_ae04afc140f2d94d97e67855d3ddffe3e}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR3Size@{BAR3Size}}
\index{BAR3Size@{BAR3Size}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR3Size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR3Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 3 Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ae04afc140f2d94d97e67855d3ddffe3e}


\hyperlink{classIde_1_1IdeController_ab4d963f74d5c8e1d6915a406f94a094b}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a50a34d2b9855ad231f8b6dab39c0641a}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR4@{BAR4}}
\index{BAR4@{BAR4}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR4}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR4} = Param.UInt32(0x00, \char`\"{}Base Address Register 4\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a50a34d2b9855ad231f8b6dab39c0641a}


\hyperlink{classEthernet_1_1IGbE_a563ca469426838df82cc266c302a0a70}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a563ca469426838df82cc266c302a0a70}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a563ca469426838df82cc266c302a0a70}{Sinic}, と \hyperlink{classIde_1_1IdeController_a563ca469426838df82cc266c302a0a70}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a1889f7678ee01aa35fe7794c3fcc5532}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR4LegacyIO@{BAR4LegacyIO}}
\index{BAR4LegacyIO@{BAR4LegacyIO}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR4LegacyIO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR4LegacyIO} = Param.Bool(False, \char`\"{}Whether {\bf BAR4} is hardwired legacy IO\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a1889f7678ee01aa35fe7794c3fcc5532}
\hypertarget{classPci_1_1PciDevice_ae076d620ed7c44d0096275df67e922e6}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR4Size@{BAR4Size}}
\index{BAR4Size@{BAR4Size}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR4Size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR4Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 4 Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ae076d620ed7c44d0096275df67e922e6}


\hyperlink{classIde_1_1IdeController_a41bfe3a2d21d011756368941585cc33f}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a9bc605ff9fcc9424477afc81fa73422e}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR5@{BAR5}}
\index{BAR5@{BAR5}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR5}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR5} = Param.UInt32(0x00, \char`\"{}Base Address Register 5\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a9bc605ff9fcc9424477afc81fa73422e}


\hyperlink{classEthernet_1_1IGbE_af86e51daee4f9d86104270e5ed9a0890}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_af86e51daee4f9d86104270e5ed9a0890}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_af86e51daee4f9d86104270e5ed9a0890}{Sinic}, と \hyperlink{classIde_1_1IdeController_af86e51daee4f9d86104270e5ed9a0890}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a1b1ce5b4104691adbdac48022f8c3a85}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR5LegacyIO@{BAR5LegacyIO}}
\index{BAR5LegacyIO@{BAR5LegacyIO}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR5LegacyIO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR5LegacyIO} = Param.Bool(False, \char`\"{}Whether {\bf BAR5} is hardwired legacy IO\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a1b1ce5b4104691adbdac48022f8c3a85}
\hypertarget{classPci_1_1PciDevice_ac4c34d8860543ffbe7a01a270d2b78b5}{
\index{Pci::PciDevice@{Pci::PciDevice}!BAR5Size@{BAR5Size}}
\index{BAR5Size@{BAR5Size}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BAR5Size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BAR5Size} = Param.MemorySize32('0B', \char`\"{}Base Address Register 5 Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ac4c34d8860543ffbe7a01a270d2b78b5}
\hypertarget{classPci_1_1PciDevice_a3c577c0e81803b98a8618c482483eeb2}{
\index{Pci::PciDevice@{Pci::PciDevice}!BIST@{BIST}}
\index{BIST@{BIST}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{BIST}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf BIST} = Param.UInt8(0, \char`\"{}Built In Self Test\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a3c577c0e81803b98a8618c482483eeb2}
\hypertarget{classPci_1_1PciDevice_a5aa1725bb5acbc487d1870539a3d6104}{
\index{Pci::PciDevice@{Pci::PciDevice}!CacheLineSize@{CacheLineSize}}
\index{CacheLineSize@{CacheLineSize}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{CacheLineSize}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CacheLineSize} = Param.UInt8(0, \char`\"{}System Cacheline Size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a5aa1725bb5acbc487d1870539a3d6104}
\hypertarget{classPci_1_1PciDevice_abd17d68ce809f43df0fb34c342d84464}{
\index{Pci::PciDevice@{Pci::PciDevice}!CapabilityPtr@{CapabilityPtr}}
\index{CapabilityPtr@{CapabilityPtr}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{CapabilityPtr}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CapabilityPtr} = Param.UInt8(0x00, \char`\"{}Capability List Pointer offset\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_abd17d68ce809f43df0fb34c342d84464}
\hypertarget{classPci_1_1PciDevice_aaab5b5626899d7883cd5f10928a5361c}{
\index{Pci::PciDevice@{Pci::PciDevice}!CardbusCIS@{CardbusCIS}}
\index{CardbusCIS@{CardbusCIS}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{CardbusCIS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CardbusCIS} = Param.UInt32(0x00, \char`\"{}Cardbus Card Information Structure\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aaab5b5626899d7883cd5f10928a5361c}
\hypertarget{classPci_1_1PciDevice_a9222bb7cddf99c695b0430f560974967}{
\index{Pci::PciDevice@{Pci::PciDevice}!ClassCode@{ClassCode}}
\index{ClassCode@{ClassCode}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{ClassCode}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf ClassCode} = Param.UInt8(0, \char`\"{}Class Code\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a9222bb7cddf99c695b0430f560974967}


\hyperlink{classEthernet_1_1IGbE_a7d0125d1930fad943a6a7471da0317ad}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a7d0125d1930fad943a6a7471da0317ad}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a7d0125d1930fad943a6a7471da0317ad}{Sinic}, と \hyperlink{classIde_1_1IdeController_a7d0125d1930fad943a6a7471da0317ad}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a46090a927141f497918fd0c87f782395}{
\index{Pci::PciDevice@{Pci::PciDevice}!Command@{Command}}
\index{Command@{Command}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{Command}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf Command} = Param.UInt16(0, \char`\"{}Command\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a46090a927141f497918fd0c87f782395}


\hyperlink{classIde_1_1IdeController_a36c5506122899541315d168541f135f6}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_ad5f91786d7c873886a576621a2c1b0b5}{
\index{Pci::PciDevice@{Pci::PciDevice}!config@{config}}
\index{config@{config}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{config}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf config} = {\bf SlavePort}(\char`\"{}PCI configuration space port\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad5f91786d7c873886a576621a2c1b0b5}
\hypertarget{classPci_1_1PciDevice_a3b4bc49bf2cdc43fdd15ff76aa37a9fe}{
\index{Pci::PciDevice@{Pci::PciDevice}!config\_\-latency@{config\_\-latency}}
\index{config\_\-latency@{config\_\-latency}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{config\_\-latency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf config\_\-latency} = Param.Latency('20ns', \char`\"{}Config read or write latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a3b4bc49bf2cdc43fdd15ff76aa37a9fe}
\hypertarget{classPci_1_1PciDevice_a58cd55cd4023648e138237cfc0822ae3}{
\index{Pci::PciDevice@{Pci::PciDevice}!cxx\_\-class@{cxx\_\-class}}
\index{cxx\_\-class@{cxx\_\-class}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{cxx\_\-class}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-class} = '{\bf PciDevice}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a58cd55cd4023648e138237cfc0822ae3}


\hyperlink{classEthernet_1_1Sinic_a58cd55cd4023648e138237cfc0822ae3}{Sinic}で再定義されています。\hypertarget{classPci_1_1PciDevice_a17da7064bc5c518791f0c891eff05fda}{
\index{Pci::PciDevice@{Pci::PciDevice}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = \char`\"{}dev/pcidev.hh\char`\"{}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a17da7064bc5c518791f0c891eff05fda}


\hyperlink{classEthernet_1_1EtherDevice_a17da7064bc5c518791f0c891eff05fda}{EtherDevice}, \hyperlink{classEthernet_1_1IGbE_a17da7064bc5c518791f0c891eff05fda}{IGbE}, \hyperlink{classEthernet_1_1EtherDevBase_a17da7064bc5c518791f0c891eff05fda}{EtherDevBase}, \hyperlink{classEthernet_1_1NSGigE_a17da7064bc5c518791f0c891eff05fda}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a17da7064bc5c518791f0c891eff05fda}{Sinic}, と \hyperlink{classIde_1_1IdeController_a17da7064bc5c518791f0c891eff05fda}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_aa90d1ebfb6ac8c64983451e2196e342f}{
\index{Pci::PciDevice@{Pci::PciDevice}!DeviceID@{DeviceID}}
\index{DeviceID@{DeviceID}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{DeviceID}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf DeviceID} = Param.UInt16(\char`\"{}Device ID\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aa90d1ebfb6ac8c64983451e2196e342f}


\hyperlink{classEthernet_1_1IGbE__e1000_a4a8ed9a0233fc6d0ce178569c4de25d0}{IGbE\_\-e1000}, \hyperlink{classEthernet_1_1IGbE__igb_a4a8ed9a0233fc6d0ce178569c4de25d0}{IGbE\_\-igb}, \hyperlink{classEthernet_1_1NSGigE_a4a8ed9a0233fc6d0ce178569c4de25d0}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a4a8ed9a0233fc6d0ce178569c4de25d0}{Sinic}, と \hyperlink{classIde_1_1IdeController_a4a8ed9a0233fc6d0ce178569c4de25d0}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a6fae934678e80bb655627c43e85de188}{
\index{Pci::PciDevice@{Pci::PciDevice}!ExpansionROM@{ExpansionROM}}
\index{ExpansionROM@{ExpansionROM}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{ExpansionROM}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf ExpansionROM} = Param.UInt32(0x00, \char`\"{}Expansion ROM Base Address\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a6fae934678e80bb655627c43e85de188}
\hypertarget{classPci_1_1PciDevice_a1124c5123a382ae26313212b03453e0f}{
\index{Pci::PciDevice@{Pci::PciDevice}!HeaderType@{HeaderType}}
\index{HeaderType@{HeaderType}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{HeaderType}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf HeaderType} = Param.UInt8(0, \char`\"{}PCI Header Type\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a1124c5123a382ae26313212b03453e0f}
\hypertarget{classPci_1_1PciDevice_abfcd311da14374993f51eece70622ee4}{
\index{Pci::PciDevice@{Pci::PciDevice}!InterruptLine@{InterruptLine}}
\index{InterruptLine@{InterruptLine}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{InterruptLine}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf InterruptLine} = Param.UInt8(0x00, \char`\"{}Interrupt Line\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_abfcd311da14374993f51eece70622ee4}


\hyperlink{classEthernet_1_1IGbE_a4c885b3ef4f7d1a88903aabcce7a943e}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a4c885b3ef4f7d1a88903aabcce7a943e}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a4c885b3ef4f7d1a88903aabcce7a943e}{Sinic}, と \hyperlink{classIde_1_1IdeController_a4c885b3ef4f7d1a88903aabcce7a943e}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a5b633242454258f93682fd8b05d934a1}{
\index{Pci::PciDevice@{Pci::PciDevice}!InterruptPin@{InterruptPin}}
\index{InterruptPin@{InterruptPin}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{InterruptPin}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf InterruptPin} = Param.UInt8(0x00, \char`\"{}Interrupt Pin\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a5b633242454258f93682fd8b05d934a1}


\hyperlink{classEthernet_1_1IGbE_a9b18e7e4ee8e0f835496c9106eb519d5}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a9b18e7e4ee8e0f835496c9106eb519d5}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a9b18e7e4ee8e0f835496c9106eb519d5}{Sinic}, と \hyperlink{classIde_1_1IdeController_a9b18e7e4ee8e0f835496c9106eb519d5}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_af804bef2794d445f5c23651f77deccc3}{
\index{Pci::PciDevice@{Pci::PciDevice}!LatencyTimer@{LatencyTimer}}
\index{LatencyTimer@{LatencyTimer}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{LatencyTimer}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf LatencyTimer} = Param.UInt8(0, \char`\"{}PCI {\bf Latency} Timer\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_af804bef2794d445f5c23651f77deccc3}
\hypertarget{classPci_1_1PciDevice_a20752dfff7481059cf2d3887436800d1}{
\index{Pci::PciDevice@{Pci::PciDevice}!MaximumLatency@{MaximumLatency}}
\index{MaximumLatency@{MaximumLatency}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MaximumLatency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MaximumLatency} = Param.UInt8(0x00, \char`\"{}Maximum Latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a20752dfff7481059cf2d3887436800d1}


\hyperlink{classEthernet_1_1IGbE_a10460b79882894b983aca9f848f4ffaf}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a10460b79882894b983aca9f848f4ffaf}{NSGigE}, と \hyperlink{classEthernet_1_1Sinic_a10460b79882894b983aca9f848f4ffaf}{Sinic}で再定義されています。\hypertarget{classPci_1_1PciDevice_a00f14447f8246b8b6a86c550185caddc}{
\index{Pci::PciDevice@{Pci::PciDevice}!MinimumGrant@{MinimumGrant}}
\index{MinimumGrant@{MinimumGrant}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MinimumGrant}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MinimumGrant} = Param.UInt8(0x00, \char`\"{}Minimum Grant\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a00f14447f8246b8b6a86c550185caddc}


\hyperlink{classEthernet_1_1IGbE_a1f3ebd5623021488fb0bfa84f5aa357d}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a1f3ebd5623021488fb0bfa84f5aa357d}{NSGigE}, と \hyperlink{classEthernet_1_1Sinic_a1f3ebd5623021488fb0bfa84f5aa357d}{Sinic}で再定義されています。\hypertarget{classPci_1_1PciDevice_a24a1a0fd62afea203b5edac13b589797}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPBaseOffset@{MSICAPBaseOffset}}
\index{MSICAPBaseOffset@{MSICAPBaseOffset}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPBaseOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MSICAPBaseOffset} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a24a1a0fd62afea203b5edac13b589797}
\hypertarget{classPci_1_1PciDevice_a473ff2506f8dde521c6814195db00965}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPCapId@{MSICAPCapId}}
\index{MSICAPCapId@{MSICAPCapId}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPCapId}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPCapId} = Param.UInt8(0x00, \char`\"{}Specifies this is the MSI Capability\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a473ff2506f8dde521c6814195db00965}
\hypertarget{classPci_1_1PciDevice_ac70a7d07fb7c0b750913e1d74fb9edf8}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPMaskBits@{MSICAPMaskBits}}
\index{MSICAPMaskBits@{MSICAPMaskBits}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPMaskBits}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPMaskBits} = Param.UInt32(0x00000000, \char`\"{}MSI Interrupt Mask Bits\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ac70a7d07fb7c0b750913e1d74fb9edf8}
\hypertarget{classPci_1_1PciDevice_ab1a9538764c92af9e4b58fa1889c816a}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPMsgAddr@{MSICAPMsgAddr}}
\index{MSICAPMsgAddr@{MSICAPMsgAddr}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPMsgAddr}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPMsgAddr} = Param.UInt32(0x00000000, \char`\"{}MSI Message Address\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ab1a9538764c92af9e4b58fa1889c816a}
\hypertarget{classPci_1_1PciDevice_a8e794db7345ad700d23b46e9b7b7adcf}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPMsgCtrl@{MSICAPMsgCtrl}}
\index{MSICAPMsgCtrl@{MSICAPMsgCtrl}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPMsgCtrl}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPMsgCtrl} = Param.UInt16(0x0000, \char`\"{}MSI Message Control\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a8e794db7345ad700d23b46e9b7b7adcf}
\hypertarget{classPci_1_1PciDevice_aeb2bb99ab6d72270f3767fa2aa4dd4a5}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPMsgData@{MSICAPMsgData}}
\index{MSICAPMsgData@{MSICAPMsgData}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPMsgData}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPMsgData} = Param.UInt16(0x0000, \char`\"{}MSI Message Data\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aeb2bb99ab6d72270f3767fa2aa4dd4a5}
\hypertarget{classPci_1_1PciDevice_aad615796a9eb2e4f0a7b23a6de466f5a}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPMsgUpperAddr@{MSICAPMsgUpperAddr}}
\index{MSICAPMsgUpperAddr@{MSICAPMsgUpperAddr}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPMsgUpperAddr}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPMsgUpperAddr} = Param.UInt32(0x00000000, \char`\"{}MSI Message Upper Address\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aad615796a9eb2e4f0a7b23a6de466f5a}
\hypertarget{classPci_1_1PciDevice_a4f1b67a85cdaf32ce2e152793bcae158}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPNextCapability@{MSICAPNextCapability}}
\index{MSICAPNextCapability@{MSICAPNextCapability}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPNextCapability}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MSICAPNextCapability} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a4f1b67a85cdaf32ce2e152793bcae158}
\hypertarget{classPci_1_1PciDevice_a1e551eca59d7e257c765befbfd09f569}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSICAPPendingBits@{MSICAPPendingBits}}
\index{MSICAPPendingBits@{MSICAPPendingBits}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSICAPPendingBits}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSICAPPendingBits} = Param.UInt32(0x00000000, \char`\"{}MSI Pending Bits\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a1e551eca59d7e257c765befbfd09f569}
\hypertarget{classPci_1_1PciDevice_a07a507adc2b79cf78adec9662343f0fe}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSIXCAPBaseOffset@{MSIXCAPBaseOffset}}
\index{MSIXCAPBaseOffset@{MSIXCAPBaseOffset}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSIXCAPBaseOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MSIXCAPBaseOffset} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a07a507adc2b79cf78adec9662343f0fe}
\hypertarget{classPci_1_1PciDevice_ae90ae10699fd4e465796629b41df21bb}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSIXCAPCapId@{MSIXCAPCapId}}
\index{MSIXCAPCapId@{MSIXCAPCapId}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSIXCAPCapId}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSIXCAPCapId} = Param.UInt8(0x00, \char`\"{}Specifices this the MSI-\/X Capability\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ae90ae10699fd4e465796629b41df21bb}
\hypertarget{classPci_1_1PciDevice_a6a52f9ecc10f528668ebfaf713c55e2a}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSIXCAPNextCapability@{MSIXCAPNextCapability}}
\index{MSIXCAPNextCapability@{MSIXCAPNextCapability}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSIXCAPNextCapability}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MSIXCAPNextCapability} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a6a52f9ecc10f528668ebfaf713c55e2a}
\hypertarget{classPci_1_1PciDevice_ad9aad2a746e4f73b81c82107c83b3c28}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSIXMsgCtrl@{MSIXMsgCtrl}}
\index{MSIXMsgCtrl@{MSIXMsgCtrl}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSIXMsgCtrl}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSIXMsgCtrl} = Param.UInt16(0x0000, \char`\"{}MSI-\/X Message Control\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad9aad2a746e4f73b81c82107c83b3c28}
\hypertarget{classPci_1_1PciDevice_a1db7de1e6c775093807199cb4a7b2236}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSIXPbaOffset@{MSIXPbaOffset}}
\index{MSIXPbaOffset@{MSIXPbaOffset}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSIXPbaOffset}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf MSIXPbaOffset} = Param.UInt32(0x00000000, \char`\"{}MSI-\/X PBA Offset and PBA BIR\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a1db7de1e6c775093807199cb4a7b2236}
\hypertarget{classPci_1_1PciDevice_a6415778fada7dfc7f0e386b9112df28e}{
\index{Pci::PciDevice@{Pci::PciDevice}!MSIXTableOffset@{MSIXTableOffset}}
\index{MSIXTableOffset@{MSIXTableOffset}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{MSIXTableOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MSIXTableOffset} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a6415778fada7dfc7f0e386b9112df28e}
\hypertarget{classPci_1_1PciDevice_a538a7615188508d868dc8e9fc8f03ced}{
\index{Pci::PciDevice@{Pci::PciDevice}!pci\_\-bus@{pci\_\-bus}}
\index{pci\_\-bus@{pci\_\-bus}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{pci\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf pci\_\-bus} = Param.Int(\char`\"{}PCI bus\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a538a7615188508d868dc8e9fc8f03ced}
\hypertarget{classPci_1_1PciDevice_ad03b795fdff18a28678e61a28edbc095}{
\index{Pci::PciDevice@{Pci::PciDevice}!pci\_\-dev@{pci\_\-dev}}
\index{pci\_\-dev@{pci\_\-dev}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{pci\_\-dev}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf pci\_\-dev} = Param.Int(\char`\"{}PCI device number\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad03b795fdff18a28678e61a28edbc095}
\hypertarget{classPci_1_1PciDevice_ad3a2a2ca44f057aad936e91b7fb2efe0}{
\index{Pci::PciDevice@{Pci::PciDevice}!pci\_\-func@{pci\_\-func}}
\index{pci\_\-func@{pci\_\-func}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{pci\_\-func}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf pci\_\-func} = Param.Int(\char`\"{}PCI function code\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad3a2a2ca44f057aad936e91b7fb2efe0}
\hypertarget{classPci_1_1PciDevice_ac3f272675842a6662ce8782e10fdba39}{
\index{Pci::PciDevice@{Pci::PciDevice}!pio\_\-latency@{pio\_\-latency}}
\index{pio\_\-latency@{pio\_\-latency}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{pio\_\-latency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf pio\_\-latency} = Param.Latency('30ns', \char`\"{}Programmed IO latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ac3f272675842a6662ce8782e10fdba39}
\hypertarget{classPci_1_1PciDevice_ae6d09ca44893db6cdb66d62deaa1aefd}{
\index{Pci::PciDevice@{Pci::PciDevice}!platform@{platform}}
\index{platform@{platform}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{platform}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf platform} = Param.Platform(Parent.any, \char`\"{}Platform this device is part of.\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ae6d09ca44893db6cdb66d62deaa1aefd}
\hypertarget{classPci_1_1PciDevice_af76928584582737ee33777f4bdb0ddd5}{
\index{Pci::PciDevice@{Pci::PciDevice}!PMCAPBaseOffset@{PMCAPBaseOffset}}
\index{PMCAPBaseOffset@{PMCAPBaseOffset}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PMCAPBaseOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PMCAPBaseOffset} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_af76928584582737ee33777f4bdb0ddd5}
\hypertarget{classPci_1_1PciDevice_a8cd41ed12be15607f8e7662eb8d84ed6}{
\index{Pci::PciDevice@{Pci::PciDevice}!PMCAPCapabilities@{PMCAPCapabilities}}
\index{PMCAPCapabilities@{PMCAPCapabilities}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PMCAPCapabilities}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PMCAPCapabilities} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a8cd41ed12be15607f8e7662eb8d84ed6}
\hypertarget{classPci_1_1PciDevice_a50cb70d7c57b998cb8197e3bdd838ba9}{
\index{Pci::PciDevice@{Pci::PciDevice}!PMCAPCapId@{PMCAPCapId}}
\index{PMCAPCapId@{PMCAPCapId}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PMCAPCapId}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PMCAPCapId} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a50cb70d7c57b998cb8197e3bdd838ba9}
\hypertarget{classPci_1_1PciDevice_a92b7f127f47b21d3ecc104d25671cf92}{
\index{Pci::PciDevice@{Pci::PciDevice}!PMCAPCtrlStatus@{PMCAPCtrlStatus}}
\index{PMCAPCtrlStatus@{PMCAPCtrlStatus}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PMCAPCtrlStatus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PMCAPCtrlStatus} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a92b7f127f47b21d3ecc104d25671cf92}
\hypertarget{classPci_1_1PciDevice_a0737f1d13a6ea8423232a0b232b6335c}{
\index{Pci::PciDevice@{Pci::PciDevice}!PMCAPNextCapability@{PMCAPNextCapability}}
\index{PMCAPNextCapability@{PMCAPNextCapability}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PMCAPNextCapability}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PMCAPNextCapability} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a0737f1d13a6ea8423232a0b232b6335c}
\hypertarget{classPci_1_1PciDevice_ae1b2d8ef2a839fabf99be35121a8b6e8}{
\index{Pci::PciDevice@{Pci::PciDevice}!ProgIF@{ProgIF}}
\index{ProgIF@{ProgIF}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{ProgIF}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf ProgIF} = Param.UInt8(0, \char`\"{}Programming Interface\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ae1b2d8ef2a839fabf99be35121a8b6e8}


\hyperlink{classEthernet_1_1IGbE_aa63e82532e33e89795f472cfb7e0bb67}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_aa63e82532e33e89795f472cfb7e0bb67}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_aa63e82532e33e89795f472cfb7e0bb67}{Sinic}, と \hyperlink{classIde_1_1IdeController_aa63e82532e33e89795f472cfb7e0bb67}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_ad2caae7371e91cd9f9fe16993eb175f0}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPBaseOffset@{PXCAPBaseOffset}}
\index{PXCAPBaseOffset@{PXCAPBaseOffset}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPBaseOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PXCAPBaseOffset} = $\backslash$\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad2caae7371e91cd9f9fe16993eb175f0}
\hypertarget{classPci_1_1PciDevice_ad4b26ade9d111a52e61b337b836a79b7}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPCapabilities@{PXCAPCapabilities}}
\index{PXCAPCapabilities@{PXCAPCapabilities}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPCapabilities}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPCapabilities} = Param.UInt16(0x0000, \char`\"{}PCIe Capabilities\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_ad4b26ade9d111a52e61b337b836a79b7}
\hypertarget{classPci_1_1PciDevice_a11b2b5c70013fdbd6ec8579a3c766e8a}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPCapId@{PXCAPCapId}}
\index{PXCAPCapId@{PXCAPCapId}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPCapId}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPCapId} = Param.UInt8(0x00, \char`\"{}Specifies this is the PCIe Capability\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a11b2b5c70013fdbd6ec8579a3c766e8a}
\hypertarget{classPci_1_1PciDevice_a159956e2ad80c6b1983c8a24545058bd}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPDevCap2@{PXCAPDevCap2}}
\index{PXCAPDevCap2@{PXCAPDevCap2}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPDevCap2}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPDevCap2} = Param.UInt32(0x00000000, \char`\"{}PCIe Device Capabilities 2\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a159956e2ad80c6b1983c8a24545058bd}
\hypertarget{classPci_1_1PciDevice_a0188e4c357bde5dda179f434da090760}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPDevCapabilities@{PXCAPDevCapabilities}}
\index{PXCAPDevCapabilities@{PXCAPDevCapabilities}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPDevCapabilities}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPDevCapabilities} = Param.UInt32(0x00000000, \char`\"{}PCIe Device Capabilities\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a0188e4c357bde5dda179f434da090760}
\hypertarget{classPci_1_1PciDevice_a8c7342c52e738ee346240619a899d1b9}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPDevCtrl@{PXCAPDevCtrl}}
\index{PXCAPDevCtrl@{PXCAPDevCtrl}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPDevCtrl}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPDevCtrl} = Param.UInt16(0x0000, \char`\"{}PCIe Device Control\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a8c7342c52e738ee346240619a899d1b9}
\hypertarget{classPci_1_1PciDevice_a867be9885742d746cbcbde5df5fb2959}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPDevCtrl2@{PXCAPDevCtrl2}}
\index{PXCAPDevCtrl2@{PXCAPDevCtrl2}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPDevCtrl2}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPDevCtrl2} = Param.UInt32(0x00000000, \char`\"{}PCIe Device Control 2\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a867be9885742d746cbcbde5df5fb2959}
\hypertarget{classPci_1_1PciDevice_af7deb8e97cf1e53524d5ef5239e8d099}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPDevStatus@{PXCAPDevStatus}}
\index{PXCAPDevStatus@{PXCAPDevStatus}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPDevStatus}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPDevStatus} = Param.UInt16(0x0000, \char`\"{}PCIe Device Status\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_af7deb8e97cf1e53524d5ef5239e8d099}
\hypertarget{classPci_1_1PciDevice_a6bbe8e0a13547fa64b787a6c5661703b}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPLinkCap@{PXCAPLinkCap}}
\index{PXCAPLinkCap@{PXCAPLinkCap}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPLinkCap}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPLinkCap} = Param.UInt32(0x00000000, \char`\"{}PCIe Link Capabilities\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a6bbe8e0a13547fa64b787a6c5661703b}
\hypertarget{classPci_1_1PciDevice_a98c7ece798cf7c093c09b8437a5d9131}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPLinkCtrl@{PXCAPLinkCtrl}}
\index{PXCAPLinkCtrl@{PXCAPLinkCtrl}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPLinkCtrl}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPLinkCtrl} = Param.UInt16(0x0000, \char`\"{}PCIe Link Control\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a98c7ece798cf7c093c09b8437a5d9131}
\hypertarget{classPci_1_1PciDevice_aa9f82b98ef62d06b866799ae754d891f}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPLinkStatus@{PXCAPLinkStatus}}
\index{PXCAPLinkStatus@{PXCAPLinkStatus}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPLinkStatus}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPLinkStatus} = Param.UInt16(0x0000, \char`\"{}PCIe Link Status\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aa9f82b98ef62d06b866799ae754d891f}
\hypertarget{classPci_1_1PciDevice_a88eb1645e6dce97606bd6f1bf6decfed}{
\index{Pci::PciDevice@{Pci::PciDevice}!PXCAPNextCapability@{PXCAPNextCapability}}
\index{PXCAPNextCapability@{PXCAPNextCapability}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{PXCAPNextCapability}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf PXCAPNextCapability} = Param.UInt8(0x00, \char`\"{}Pointer to next capability block\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a88eb1645e6dce97606bd6f1bf6decfed}
\hypertarget{classPci_1_1PciDevice_a3e8a079e8f2eda26d5e301091db1f5ee}{
\index{Pci::PciDevice@{Pci::PciDevice}!Revision@{Revision}}
\index{Revision@{Revision}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{Revision}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf Revision} = Param.UInt8(0, \char`\"{}Device\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a3e8a079e8f2eda26d5e301091db1f5ee}


\hyperlink{classIde_1_1IdeController_a1c872d7167f0869b85418babe0ca6ced}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_aba3540dcad58fc3d3042791b42b96b98}{
\index{Pci::PciDevice@{Pci::PciDevice}!Status@{Status}}
\index{Status@{Status}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{Status}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf Status} = Param.UInt16(0, \char`\"{}Status\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aba3540dcad58fc3d3042791b42b96b98}


\hyperlink{classEthernet_1_1IGbE_ae58c2415cf1178457fa1254234c3f017}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_ae58c2415cf1178457fa1254234c3f017}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_ae58c2415cf1178457fa1254234c3f017}{Sinic}, と \hyperlink{classIde_1_1IdeController_ae58c2415cf1178457fa1254234c3f017}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_aa5dab65525a81097713cebf095217409}{
\index{Pci::PciDevice@{Pci::PciDevice}!SubClassCode@{SubClassCode}}
\index{SubClassCode@{SubClassCode}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{SubClassCode}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf SubClassCode} = Param.UInt8(0, \char`\"{}Sub-\/Class Code\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_aa5dab65525a81097713cebf095217409}


\hyperlink{classEthernet_1_1IGbE_a6537e94b8ab06acd357673ec1699adc8}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a6537e94b8ab06acd357673ec1699adc8}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a6537e94b8ab06acd357673ec1699adc8}{Sinic}, と \hyperlink{classIde_1_1IdeController_a6537e94b8ab06acd357673ec1699adc8}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_abb9500d6e2e6ec75e16a1410a70b0d72}{
\index{Pci::PciDevice@{Pci::PciDevice}!SubsystemID@{SubsystemID}}
\index{SubsystemID@{SubsystemID}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{SubsystemID}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf SubsystemID} = Param.UInt16(0x00, \char`\"{}Subsystem ID\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_abb9500d6e2e6ec75e16a1410a70b0d72}


\hyperlink{classEthernet_1_1IGbE_a4d1c38afb909fcd8a72313e8feb9b9e1}{IGbE}で再定義されています。\hypertarget{classPci_1_1PciDevice_a562a1b4e663fc1c10e0ee4e50270e43b}{
\index{Pci::PciDevice@{Pci::PciDevice}!SubsystemVendorID@{SubsystemVendorID}}
\index{SubsystemVendorID@{SubsystemVendorID}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{SubsystemVendorID}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf SubsystemVendorID} = Param.UInt16(0x00, \char`\"{}Subsystem Vendor ID\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a562a1b4e663fc1c10e0ee4e50270e43b}


\hyperlink{classEthernet_1_1IGbE_a6b551917884afdfa2108dc0574bcd1e1}{IGbE}で再定義されています。\hypertarget{classPci_1_1PciDevice_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{Pci::PciDevice@{Pci::PciDevice}!type@{type}}
\index{type@{type}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf PciDevice}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_acce15679d830831b0bbe8ebc2a60b2ca}


\hyperlink{classEthernet_1_1EtherDevice_acce15679d830831b0bbe8ebc2a60b2ca}{EtherDevice}, \hyperlink{classEthernet_1_1IGbE_acce15679d830831b0bbe8ebc2a60b2ca}{IGbE}, \hyperlink{classEthernet_1_1EtherDevBase_acce15679d830831b0bbe8ebc2a60b2ca}{EtherDevBase}, \hyperlink{classEthernet_1_1NSGigE_acce15679d830831b0bbe8ebc2a60b2ca}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_acce15679d830831b0bbe8ebc2a60b2ca}{Sinic}, と \hyperlink{classIde_1_1IdeController_acce15679d830831b0bbe8ebc2a60b2ca}{IdeController}で再定義されています。\hypertarget{classPci_1_1PciDevice_a48f611c5f9d4755971b7c867e4529cc6}{
\index{Pci::PciDevice@{Pci::PciDevice}!VendorID@{VendorID}}
\index{VendorID@{VendorID}!Pci::PciDevice@{Pci::PciDevice}}
\subsubsection[{VendorID}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf VendorID} = Param.UInt16(\char`\"{}Vendor ID\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classPci_1_1PciDevice_a48f611c5f9d4755971b7c867e4529cc6}


\hyperlink{classEthernet_1_1IGbE_a96ec1b4422f12f72160a0633ada47217}{IGbE}, \hyperlink{classEthernet_1_1NSGigE_a96ec1b4422f12f72160a0633ada47217}{NSGigE}, \hyperlink{classEthernet_1_1Sinic_a96ec1b4422f12f72160a0633ada47217}{Sinic}, と \hyperlink{classIde_1_1IdeController_a96ec1b4422f12f72160a0633ada47217}{IdeController}で再定義されています。

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
dev/\hyperlink{Pci_8py}{Pci.py}\end{DoxyCompactItemize}
