3.517. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design170_60_80_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.518. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port design170_60_80_top.clk using rs__I_BUF.
Mapping port design170_60_80_top.in using rs__I_BUF.
Mapping port design170_60_80_top.out using rs__O_BUF.
Mapping port design170_60_80_top.rst using rs__I_BUF.

3.519. Executing TECHMAP pass (map to technology primitives).

3.519.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

3.519.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~72 debug messages>

3.520. Printing statistics.

=== design170_60_80_top ===

   Number of wires:             128391
   Number of wire bits:         317914
   Number of public wires:        6115
   Number of public wire bits:  177501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             232282
     $lut                       123606
     CLK_BUF                         1
     DFFRE                      108609
     I_BUF                          34
     O_BUF                          32

3.521. Executing TECHMAP pass (map to technology primitives).

3.521.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.521.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~134464 debug messages>

3.522. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design170_60_80_top..
Removed 0 unused cells and 247410 unused wires.
<suppressed ~1 debug messages>

3.523. Executing SPLITNETS pass (splitting up multi-bit signals).

3.524. Executing HIERARCHY pass (managing design hierarchy).

3.524.1. Analyzing design hierarchy..
Top module:  \design170_60_80_top

3.524.2. Analyzing design hierarchy..
Top module:  \design170_60_80_top
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

3.525. Printing statistics.

=== design170_60_80_top ===

   Number of wires:             128193
   Number of wire bits:         317716
   Number of public wires:        6115
   Number of public wire bits:  177501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             232282
     CLK_BUF                         1
     DFFRE                      108609
     I_BUF                          34
     LUT1                         9104
     LUT2                        57701
     LUT3                        18818
     LUT4                        14259
     LUT5                         9900
     LUT6                        13824
     O_BUF                          32

   Number of LUTs:               123606
   Number of REGs:               108609
   Number of CARRY ADDERs:           0

ERROR: Final netlist LUTs number [123606] exceeds '-max_lut' specified value [45408].
