$date
	Sat Oct 22 23:45:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#266864
b1000 !
1"
#266866
b1000 &
b1000 %
1$
#266867
0"
#266870
b100 &
b100 %
#266874
b10 &
b10 %
#266878
b1 &
1#
b1 %
#266882
b0 &
b0 %
0#
0$
#1225205
b10001 !
1"
#1225206
b10001 &
b10001 %
1$
#1225207
0"
#1225210
b110100 &
b110100 %
#1225214
b11010 &
b11010 %
#1225218
b1101 &
b1101 %
#1225222
b101000 &
b101000 %
#1225226
b10100 &
b10100 %
#1225230
b1010 &
b1010 %
#1225234
b101 &
b101 %
#1225238
b10000 &
b10000 %
#1225242
b1000 &
b1000 %
#1225246
b100 &
b100 %
#1225250
b10 &
b10 %
#1225254
b1 &
1#
b1 %
#1225258
b0 &
b0 %
0#
0$
#2213758
b1111 &
b1111 %
1$
b1111 !
1"
#2213759
0"
#2213762
b101110 &
b101110 %
#2213766
b10111 &
b10111 %
#2213770
b1000110 &
b1000110 %
#2213774
b100011 &
b100011 %
#2213778
b1101010 &
b1101010 %
#2213782
b110101 &
b110101 %
#2213786
b10100000 &
b10100000 %
#2213790
b1010000 &
b1010000 %
#2213794
b101000 &
b101000 %
#2213798
b10100 &
b10100 %
#2213802
b1010 &
b1010 %
#2213806
b101 &
b101 %
#2213810
b10000 &
b10000 %
#2213814
b1000 &
b1000 %
#2213818
b100 &
b100 %
#2213822
b10 &
b10 %
#2213826
b1 &
b1 %
1#
#2213830
b0 &
0#
b0 %
0$
#4500012
