INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Register_B_0_0/sim/design_1_Register_B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Instruction_Decoder_0_0/sim/design_1_Instruction_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Instruction_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Register_A_0_0/sim/design_1_Register_A_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_A_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Instruction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
