|MemoriaRAM
L_00[0] <= line_00[0].DB_MAX_OUTPUT_PORT_TYPE
L_00[1] <= line_00[1].DB_MAX_OUTPUT_PORT_TYPE
L_00[2] <= line_00[2].DB_MAX_OUTPUT_PORT_TYPE
L_00[3] <= line_00[3].DB_MAX_OUTPUT_PORT_TYPE
L_00[4] <= line_00[4].DB_MAX_OUTPUT_PORT_TYPE
CLK => LinhaDeRAM:inst.CLK
CLK => LinhaDeRAM:inst30.CLK
CLK => LinhaDeRAM:inst38.CLK
CLK => LinhaDeRAM:inst46.CLK
CLK => LinhaDeRAM:inst23.CLK
CLK => LinhaDeRAM:inst31.CLK
CLK => LinhaDeRAM:inst39.CLK
CLK => LinhaDeRAM:inst47.CLK
CLK => LinhaDeRAM:inst24.CLK
CLK => LinhaDeRAM:inst32.CLK
CLK => LinhaDeRAM:inst40.CLK
CLK => LinhaDeRAM:inst48.CLK
CLK => LinhaDeRAM:inst25.CLK
CLK => LinhaDeRAM:inst33.CLK
CLK => LinhaDeRAM:inst41.CLK
CLK => LinhaDeRAM:inst49.CLK
CLK => LinhaDeRAM:inst26.CLK
CLK => LinhaDeRAM:inst34.CLK
CLK => LinhaDeRAM:inst42.CLK
CLK => LinhaDeRAM:inst50.CLK
CLK => LinhaDeRAM:inst27.CLK
CLK => LinhaDeRAM:inst35.CLK
CLK => LinhaDeRAM:inst43.CLK
CLK => LinhaDeRAM:inst51.CLK
CLK => LinhaDeRAM:inst28.CLK
CLK => LinhaDeRAM:inst36.CLK
CLK => LinhaDeRAM:inst44.CLK
CLK => LinhaDeRAM:inst52.CLK
CLK => LinhaDeRAM:inst29.CLK
CLK => LinhaDeRAM:inst37.CLK
CLK => LinhaDeRAM:inst45.CLK
CLK => LinhaDeRAM:inst53.CLK
R/W => LinhaDeRAM:inst.R/W
R/W => LinhaDeRAM:inst30.R/W
R/W => LinhaDeRAM:inst38.R/W
R/W => LinhaDeRAM:inst46.R/W
R/W => LinhaDeRAM:inst23.R/W
R/W => LinhaDeRAM:inst31.R/W
R/W => LinhaDeRAM:inst39.R/W
R/W => LinhaDeRAM:inst47.R/W
R/W => LinhaDeRAM:inst24.R/W
R/W => LinhaDeRAM:inst32.R/W
R/W => LinhaDeRAM:inst40.R/W
R/W => LinhaDeRAM:inst48.R/W
R/W => LinhaDeRAM:inst25.R/W
R/W => LinhaDeRAM:inst33.R/W
R/W => LinhaDeRAM:inst41.R/W
R/W => LinhaDeRAM:inst49.R/W
R/W => LinhaDeRAM:inst26.R/W
R/W => LinhaDeRAM:inst34.R/W
R/W => LinhaDeRAM:inst42.R/W
R/W => LinhaDeRAM:inst50.R/W
R/W => LinhaDeRAM:inst27.R/W
R/W => LinhaDeRAM:inst35.R/W
R/W => LinhaDeRAM:inst43.R/W
R/W => LinhaDeRAM:inst51.R/W
R/W => LinhaDeRAM:inst28.R/W
R/W => LinhaDeRAM:inst36.R/W
R/W => LinhaDeRAM:inst44.R/W
R/W => LinhaDeRAM:inst52.R/W
R/W => LinhaDeRAM:inst29.R/W
R/W => LinhaDeRAM:inst37.R/W
R/W => LinhaDeRAM:inst45.R/W
R/W => LinhaDeRAM:inst53.R/W
Endereco[0] => DecodificadorDeEndereco:inst21.Address[0]
Endereco[1] => DecodificadorDeEndereco:inst21.Address[1]
Endereco[2] => DecodificadorDeEndereco:inst21.Address[2]
Endereco[3] => DecodificadorDeEndereco:inst21.Address[3]
Endereco[4] => DecodificadorDeEndereco:inst21.Address[4]
IN[0] => LinhaDeRAM:inst.in[0]
IN[0] => LinhaDeRAM:inst30.in[0]
IN[0] => LinhaDeRAM:inst38.in[0]
IN[0] => LinhaDeRAM:inst46.in[0]
IN[0] => LinhaDeRAM:inst23.in[0]
IN[0] => LinhaDeRAM:inst31.in[0]
IN[0] => LinhaDeRAM:inst39.in[0]
IN[0] => LinhaDeRAM:inst47.in[0]
IN[0] => LinhaDeRAM:inst24.in[0]
IN[0] => LinhaDeRAM:inst32.in[0]
IN[0] => LinhaDeRAM:inst40.in[0]
IN[0] => LinhaDeRAM:inst48.in[0]
IN[0] => LinhaDeRAM:inst25.in[0]
IN[0] => LinhaDeRAM:inst33.in[0]
IN[0] => LinhaDeRAM:inst41.in[0]
IN[0] => LinhaDeRAM:inst49.in[0]
IN[0] => LinhaDeRAM:inst26.in[0]
IN[0] => LinhaDeRAM:inst34.in[0]
IN[0] => LinhaDeRAM:inst42.in[0]
IN[0] => LinhaDeRAM:inst50.in[0]
IN[0] => LinhaDeRAM:inst27.in[0]
IN[0] => LinhaDeRAM:inst35.in[0]
IN[0] => LinhaDeRAM:inst43.in[0]
IN[0] => LinhaDeRAM:inst51.in[0]
IN[0] => LinhaDeRAM:inst28.in[0]
IN[0] => LinhaDeRAM:inst36.in[0]
IN[0] => LinhaDeRAM:inst44.in[0]
IN[0] => LinhaDeRAM:inst52.in[0]
IN[0] => LinhaDeRAM:inst29.in[0]
IN[0] => LinhaDeRAM:inst37.in[0]
IN[0] => LinhaDeRAM:inst45.in[0]
IN[0] => LinhaDeRAM:inst53.in[0]
IN[1] => LinhaDeRAM:inst.in[1]
IN[1] => LinhaDeRAM:inst30.in[1]
IN[1] => LinhaDeRAM:inst38.in[1]
IN[1] => LinhaDeRAM:inst46.in[1]
IN[1] => LinhaDeRAM:inst23.in[1]
IN[1] => LinhaDeRAM:inst31.in[1]
IN[1] => LinhaDeRAM:inst39.in[1]
IN[1] => LinhaDeRAM:inst47.in[1]
IN[1] => LinhaDeRAM:inst24.in[1]
IN[1] => LinhaDeRAM:inst32.in[1]
IN[1] => LinhaDeRAM:inst40.in[1]
IN[1] => LinhaDeRAM:inst48.in[1]
IN[1] => LinhaDeRAM:inst25.in[1]
IN[1] => LinhaDeRAM:inst33.in[1]
IN[1] => LinhaDeRAM:inst41.in[1]
IN[1] => LinhaDeRAM:inst49.in[1]
IN[1] => LinhaDeRAM:inst26.in[1]
IN[1] => LinhaDeRAM:inst34.in[1]
IN[1] => LinhaDeRAM:inst42.in[1]
IN[1] => LinhaDeRAM:inst50.in[1]
IN[1] => LinhaDeRAM:inst27.in[1]
IN[1] => LinhaDeRAM:inst35.in[1]
IN[1] => LinhaDeRAM:inst43.in[1]
IN[1] => LinhaDeRAM:inst51.in[1]
IN[1] => LinhaDeRAM:inst28.in[1]
IN[1] => LinhaDeRAM:inst36.in[1]
IN[1] => LinhaDeRAM:inst44.in[1]
IN[1] => LinhaDeRAM:inst52.in[1]
IN[1] => LinhaDeRAM:inst29.in[1]
IN[1] => LinhaDeRAM:inst37.in[1]
IN[1] => LinhaDeRAM:inst45.in[1]
IN[1] => LinhaDeRAM:inst53.in[1]
IN[2] => LinhaDeRAM:inst.in[2]
IN[2] => LinhaDeRAM:inst30.in[2]
IN[2] => LinhaDeRAM:inst38.in[2]
IN[2] => LinhaDeRAM:inst46.in[2]
IN[2] => LinhaDeRAM:inst23.in[2]
IN[2] => LinhaDeRAM:inst31.in[2]
IN[2] => LinhaDeRAM:inst39.in[2]
IN[2] => LinhaDeRAM:inst47.in[2]
IN[2] => LinhaDeRAM:inst24.in[2]
IN[2] => LinhaDeRAM:inst32.in[2]
IN[2] => LinhaDeRAM:inst40.in[2]
IN[2] => LinhaDeRAM:inst48.in[2]
IN[2] => LinhaDeRAM:inst25.in[2]
IN[2] => LinhaDeRAM:inst33.in[2]
IN[2] => LinhaDeRAM:inst41.in[2]
IN[2] => LinhaDeRAM:inst49.in[2]
IN[2] => LinhaDeRAM:inst26.in[2]
IN[2] => LinhaDeRAM:inst34.in[2]
IN[2] => LinhaDeRAM:inst42.in[2]
IN[2] => LinhaDeRAM:inst50.in[2]
IN[2] => LinhaDeRAM:inst27.in[2]
IN[2] => LinhaDeRAM:inst35.in[2]
IN[2] => LinhaDeRAM:inst43.in[2]
IN[2] => LinhaDeRAM:inst51.in[2]
IN[2] => LinhaDeRAM:inst28.in[2]
IN[2] => LinhaDeRAM:inst36.in[2]
IN[2] => LinhaDeRAM:inst44.in[2]
IN[2] => LinhaDeRAM:inst52.in[2]
IN[2] => LinhaDeRAM:inst29.in[2]
IN[2] => LinhaDeRAM:inst37.in[2]
IN[2] => LinhaDeRAM:inst45.in[2]
IN[2] => LinhaDeRAM:inst53.in[2]
IN[3] => LinhaDeRAM:inst.in[3]
IN[3] => LinhaDeRAM:inst30.in[3]
IN[3] => LinhaDeRAM:inst38.in[3]
IN[3] => LinhaDeRAM:inst46.in[3]
IN[3] => LinhaDeRAM:inst23.in[3]
IN[3] => LinhaDeRAM:inst31.in[3]
IN[3] => LinhaDeRAM:inst39.in[3]
IN[3] => LinhaDeRAM:inst47.in[3]
IN[3] => LinhaDeRAM:inst24.in[3]
IN[3] => LinhaDeRAM:inst32.in[3]
IN[3] => LinhaDeRAM:inst40.in[3]
IN[3] => LinhaDeRAM:inst48.in[3]
IN[3] => LinhaDeRAM:inst25.in[3]
IN[3] => LinhaDeRAM:inst33.in[3]
IN[3] => LinhaDeRAM:inst41.in[3]
IN[3] => LinhaDeRAM:inst49.in[3]
IN[3] => LinhaDeRAM:inst26.in[3]
IN[3] => LinhaDeRAM:inst34.in[3]
IN[3] => LinhaDeRAM:inst42.in[3]
IN[3] => LinhaDeRAM:inst50.in[3]
IN[3] => LinhaDeRAM:inst27.in[3]
IN[3] => LinhaDeRAM:inst35.in[3]
IN[3] => LinhaDeRAM:inst43.in[3]
IN[3] => LinhaDeRAM:inst51.in[3]
IN[3] => LinhaDeRAM:inst28.in[3]
IN[3] => LinhaDeRAM:inst36.in[3]
IN[3] => LinhaDeRAM:inst44.in[3]
IN[3] => LinhaDeRAM:inst52.in[3]
IN[3] => LinhaDeRAM:inst29.in[3]
IN[3] => LinhaDeRAM:inst37.in[3]
IN[3] => LinhaDeRAM:inst45.in[3]
IN[3] => LinhaDeRAM:inst53.in[3]
IN[4] => LinhaDeRAM:inst.in[4]
IN[4] => LinhaDeRAM:inst30.in[4]
IN[4] => LinhaDeRAM:inst38.in[4]
IN[4] => LinhaDeRAM:inst46.in[4]
IN[4] => LinhaDeRAM:inst23.in[4]
IN[4] => LinhaDeRAM:inst31.in[4]
IN[4] => LinhaDeRAM:inst39.in[4]
IN[4] => LinhaDeRAM:inst47.in[4]
IN[4] => LinhaDeRAM:inst24.in[4]
IN[4] => LinhaDeRAM:inst32.in[4]
IN[4] => LinhaDeRAM:inst40.in[4]
IN[4] => LinhaDeRAM:inst48.in[4]
IN[4] => LinhaDeRAM:inst25.in[4]
IN[4] => LinhaDeRAM:inst33.in[4]
IN[4] => LinhaDeRAM:inst41.in[4]
IN[4] => LinhaDeRAM:inst49.in[4]
IN[4] => LinhaDeRAM:inst26.in[4]
IN[4] => LinhaDeRAM:inst34.in[4]
IN[4] => LinhaDeRAM:inst42.in[4]
IN[4] => LinhaDeRAM:inst50.in[4]
IN[4] => LinhaDeRAM:inst27.in[4]
IN[4] => LinhaDeRAM:inst35.in[4]
IN[4] => LinhaDeRAM:inst43.in[4]
IN[4] => LinhaDeRAM:inst51.in[4]
IN[4] => LinhaDeRAM:inst28.in[4]
IN[4] => LinhaDeRAM:inst36.in[4]
IN[4] => LinhaDeRAM:inst44.in[4]
IN[4] => LinhaDeRAM:inst52.in[4]
IN[4] => LinhaDeRAM:inst29.in[4]
IN[4] => LinhaDeRAM:inst37.in[4]
IN[4] => LinhaDeRAM:inst45.in[4]
IN[4] => LinhaDeRAM:inst53.in[4]
L_01[0] <= line_01[0].DB_MAX_OUTPUT_PORT_TYPE
L_01[1] <= line_01[1].DB_MAX_OUTPUT_PORT_TYPE
L_01[2] <= line_01[2].DB_MAX_OUTPUT_PORT_TYPE
L_01[3] <= line_01[3].DB_MAX_OUTPUT_PORT_TYPE
L_01[4] <= line_01[4].DB_MAX_OUTPUT_PORT_TYPE
L_02[0] <= line_02[0].DB_MAX_OUTPUT_PORT_TYPE
L_02[1] <= line_02[1].DB_MAX_OUTPUT_PORT_TYPE
L_02[2] <= line_02[2].DB_MAX_OUTPUT_PORT_TYPE
L_02[3] <= line_02[3].DB_MAX_OUTPUT_PORT_TYPE
L_02[4] <= line_02[4].DB_MAX_OUTPUT_PORT_TYPE
L_03[0] <= line_03[0].DB_MAX_OUTPUT_PORT_TYPE
L_03[1] <= line_03[1].DB_MAX_OUTPUT_PORT_TYPE
L_03[2] <= line_03[2].DB_MAX_OUTPUT_PORT_TYPE
L_03[3] <= line_03[3].DB_MAX_OUTPUT_PORT_TYPE
L_03[4] <= line_03[4].DB_MAX_OUTPUT_PORT_TYPE
L_04[0] <= line_04[0].DB_MAX_OUTPUT_PORT_TYPE
L_04[1] <= line_04[1].DB_MAX_OUTPUT_PORT_TYPE
L_04[2] <= line_04[2].DB_MAX_OUTPUT_PORT_TYPE
L_04[3] <= line_04[3].DB_MAX_OUTPUT_PORT_TYPE
L_04[4] <= line_04[4].DB_MAX_OUTPUT_PORT_TYPE
L_05[0] <= line_05[0].DB_MAX_OUTPUT_PORT_TYPE
L_05[1] <= line_05[1].DB_MAX_OUTPUT_PORT_TYPE
L_05[2] <= line_05[2].DB_MAX_OUTPUT_PORT_TYPE
L_05[3] <= line_05[3].DB_MAX_OUTPUT_PORT_TYPE
L_05[4] <= line_05[4].DB_MAX_OUTPUT_PORT_TYPE
L_06[0] <= line_06[0].DB_MAX_OUTPUT_PORT_TYPE
L_06[1] <= line_06[1].DB_MAX_OUTPUT_PORT_TYPE
L_06[2] <= line_06[2].DB_MAX_OUTPUT_PORT_TYPE
L_06[3] <= line_06[3].DB_MAX_OUTPUT_PORT_TYPE
L_06[4] <= line_06[4].DB_MAX_OUTPUT_PORT_TYPE
L_07[0] <= line_07[0].DB_MAX_OUTPUT_PORT_TYPE
L_07[1] <= line_07[1].DB_MAX_OUTPUT_PORT_TYPE
L_07[2] <= line_07[2].DB_MAX_OUTPUT_PORT_TYPE
L_07[3] <= line_07[3].DB_MAX_OUTPUT_PORT_TYPE
L_07[4] <= line_07[4].DB_MAX_OUTPUT_PORT_TYPE
L_08[0] <= line_08[0].DB_MAX_OUTPUT_PORT_TYPE
L_08[1] <= line_08[1].DB_MAX_OUTPUT_PORT_TYPE
L_08[2] <= line_08[2].DB_MAX_OUTPUT_PORT_TYPE
L_08[3] <= line_08[3].DB_MAX_OUTPUT_PORT_TYPE
L_08[4] <= line_08[4].DB_MAX_OUTPUT_PORT_TYPE
L_09[0] <= line_09[0].DB_MAX_OUTPUT_PORT_TYPE
L_09[1] <= line_09[1].DB_MAX_OUTPUT_PORT_TYPE
L_09[2] <= line_09[2].DB_MAX_OUTPUT_PORT_TYPE
L_09[3] <= line_09[3].DB_MAX_OUTPUT_PORT_TYPE
L_09[4] <= line_09[4].DB_MAX_OUTPUT_PORT_TYPE
L_10[0] <= line_10[0].DB_MAX_OUTPUT_PORT_TYPE
L_10[1] <= line_10[1].DB_MAX_OUTPUT_PORT_TYPE
L_10[2] <= line_10[2].DB_MAX_OUTPUT_PORT_TYPE
L_10[3] <= line_10[3].DB_MAX_OUTPUT_PORT_TYPE
L_10[4] <= line_10[4].DB_MAX_OUTPUT_PORT_TYPE
L_11[0] <= line_11[0].DB_MAX_OUTPUT_PORT_TYPE
L_11[1] <= line_11[1].DB_MAX_OUTPUT_PORT_TYPE
L_11[2] <= line_11[2].DB_MAX_OUTPUT_PORT_TYPE
L_11[3] <= line_11[3].DB_MAX_OUTPUT_PORT_TYPE
L_11[4] <= line_11[4].DB_MAX_OUTPUT_PORT_TYPE
L_12[0] <= line_12[0].DB_MAX_OUTPUT_PORT_TYPE
L_12[1] <= line_12[1].DB_MAX_OUTPUT_PORT_TYPE
L_12[2] <= line_12[2].DB_MAX_OUTPUT_PORT_TYPE
L_12[3] <= line_12[3].DB_MAX_OUTPUT_PORT_TYPE
L_12[4] <= line_12[4].DB_MAX_OUTPUT_PORT_TYPE
L_13[0] <= line_13[0].DB_MAX_OUTPUT_PORT_TYPE
L_13[1] <= line_13[1].DB_MAX_OUTPUT_PORT_TYPE
L_13[2] <= line_13[2].DB_MAX_OUTPUT_PORT_TYPE
L_13[3] <= line_13[3].DB_MAX_OUTPUT_PORT_TYPE
L_13[4] <= line_13[4].DB_MAX_OUTPUT_PORT_TYPE
L_14[0] <= line_14[0].DB_MAX_OUTPUT_PORT_TYPE
L_14[1] <= line_14[1].DB_MAX_OUTPUT_PORT_TYPE
L_14[2] <= line_14[2].DB_MAX_OUTPUT_PORT_TYPE
L_14[3] <= line_14[3].DB_MAX_OUTPUT_PORT_TYPE
L_14[4] <= line_14[4].DB_MAX_OUTPUT_PORT_TYPE
L_15[0] <= line_15[0].DB_MAX_OUTPUT_PORT_TYPE
L_15[1] <= line_15[1].DB_MAX_OUTPUT_PORT_TYPE
L_15[2] <= line_15[2].DB_MAX_OUTPUT_PORT_TYPE
L_15[3] <= line_15[3].DB_MAX_OUTPUT_PORT_TYPE
L_15[4] <= line_15[4].DB_MAX_OUTPUT_PORT_TYPE
L_16[0] <= line_16[0].DB_MAX_OUTPUT_PORT_TYPE
L_16[1] <= line_16[1].DB_MAX_OUTPUT_PORT_TYPE
L_16[2] <= line_16[2].DB_MAX_OUTPUT_PORT_TYPE
L_16[3] <= line_16[3].DB_MAX_OUTPUT_PORT_TYPE
L_16[4] <= line_16[4].DB_MAX_OUTPUT_PORT_TYPE
L_17[0] <= line_17[0].DB_MAX_OUTPUT_PORT_TYPE
L_17[1] <= line_17[1].DB_MAX_OUTPUT_PORT_TYPE
L_17[2] <= line_17[2].DB_MAX_OUTPUT_PORT_TYPE
L_17[3] <= line_17[3].DB_MAX_OUTPUT_PORT_TYPE
L_17[4] <= line_17[4].DB_MAX_OUTPUT_PORT_TYPE
L_18[0] <= line_18[0].DB_MAX_OUTPUT_PORT_TYPE
L_18[1] <= line_18[1].DB_MAX_OUTPUT_PORT_TYPE
L_18[2] <= line_18[2].DB_MAX_OUTPUT_PORT_TYPE
L_18[3] <= line_18[3].DB_MAX_OUTPUT_PORT_TYPE
L_18[4] <= line_18[4].DB_MAX_OUTPUT_PORT_TYPE
L_19[0] <= line_19[0].DB_MAX_OUTPUT_PORT_TYPE
L_19[1] <= line_19[1].DB_MAX_OUTPUT_PORT_TYPE
L_19[2] <= line_19[2].DB_MAX_OUTPUT_PORT_TYPE
L_19[3] <= line_19[3].DB_MAX_OUTPUT_PORT_TYPE
L_19[4] <= line_19[4].DB_MAX_OUTPUT_PORT_TYPE
L_20[0] <= line_20[0].DB_MAX_OUTPUT_PORT_TYPE
L_20[1] <= line_20[1].DB_MAX_OUTPUT_PORT_TYPE
L_20[2] <= line_20[2].DB_MAX_OUTPUT_PORT_TYPE
L_20[3] <= line_20[3].DB_MAX_OUTPUT_PORT_TYPE
L_20[4] <= line_20[4].DB_MAX_OUTPUT_PORT_TYPE
L_21[0] <= line_21[0].DB_MAX_OUTPUT_PORT_TYPE
L_21[1] <= line_21[1].DB_MAX_OUTPUT_PORT_TYPE
L_21[2] <= line_21[2].DB_MAX_OUTPUT_PORT_TYPE
L_21[3] <= line_21[3].DB_MAX_OUTPUT_PORT_TYPE
L_21[4] <= line_21[4].DB_MAX_OUTPUT_PORT_TYPE
L_22[0] <= line_22[0].DB_MAX_OUTPUT_PORT_TYPE
L_22[1] <= line_22[1].DB_MAX_OUTPUT_PORT_TYPE
L_22[2] <= line_22[2].DB_MAX_OUTPUT_PORT_TYPE
L_22[3] <= line_22[3].DB_MAX_OUTPUT_PORT_TYPE
L_22[4] <= line_22[4].DB_MAX_OUTPUT_PORT_TYPE
L_23[0] <= line_23[0].DB_MAX_OUTPUT_PORT_TYPE
L_23[1] <= line_23[1].DB_MAX_OUTPUT_PORT_TYPE
L_23[2] <= line_23[2].DB_MAX_OUTPUT_PORT_TYPE
L_23[3] <= line_23[3].DB_MAX_OUTPUT_PORT_TYPE
L_23[4] <= line_23[4].DB_MAX_OUTPUT_PORT_TYPE
L_24[0] <= line_24[0].DB_MAX_OUTPUT_PORT_TYPE
L_24[1] <= line_24[1].DB_MAX_OUTPUT_PORT_TYPE
L_24[2] <= line_24[2].DB_MAX_OUTPUT_PORT_TYPE
L_24[3] <= line_24[3].DB_MAX_OUTPUT_PORT_TYPE
L_24[4] <= line_24[4].DB_MAX_OUTPUT_PORT_TYPE
L_25[0] <= line_25[0].DB_MAX_OUTPUT_PORT_TYPE
L_25[1] <= line_25[1].DB_MAX_OUTPUT_PORT_TYPE
L_25[2] <= line_25[2].DB_MAX_OUTPUT_PORT_TYPE
L_25[3] <= line_25[3].DB_MAX_OUTPUT_PORT_TYPE
L_25[4] <= line_25[4].DB_MAX_OUTPUT_PORT_TYPE
L_26[0] <= line_26[0].DB_MAX_OUTPUT_PORT_TYPE
L_26[1] <= line_26[1].DB_MAX_OUTPUT_PORT_TYPE
L_26[2] <= line_26[2].DB_MAX_OUTPUT_PORT_TYPE
L_26[3] <= line_26[3].DB_MAX_OUTPUT_PORT_TYPE
L_26[4] <= line_26[4].DB_MAX_OUTPUT_PORT_TYPE
L_27[0] <= line_27[0].DB_MAX_OUTPUT_PORT_TYPE
L_27[1] <= line_27[1].DB_MAX_OUTPUT_PORT_TYPE
L_27[2] <= line_27[2].DB_MAX_OUTPUT_PORT_TYPE
L_27[3] <= line_27[3].DB_MAX_OUTPUT_PORT_TYPE
L_27[4] <= line_27[4].DB_MAX_OUTPUT_PORT_TYPE
L_28[0] <= line_28[0].DB_MAX_OUTPUT_PORT_TYPE
L_28[1] <= line_28[1].DB_MAX_OUTPUT_PORT_TYPE
L_28[2] <= line_28[2].DB_MAX_OUTPUT_PORT_TYPE
L_28[3] <= line_28[3].DB_MAX_OUTPUT_PORT_TYPE
L_28[4] <= line_28[4].DB_MAX_OUTPUT_PORT_TYPE
L_29[0] <= line_29[0].DB_MAX_OUTPUT_PORT_TYPE
L_29[1] <= line_29[1].DB_MAX_OUTPUT_PORT_TYPE
L_29[2] <= line_29[2].DB_MAX_OUTPUT_PORT_TYPE
L_29[3] <= line_29[3].DB_MAX_OUTPUT_PORT_TYPE
L_29[4] <= line_29[4].DB_MAX_OUTPUT_PORT_TYPE
L_30[0] <= line_30[0].DB_MAX_OUTPUT_PORT_TYPE
L_30[1] <= line_30[1].DB_MAX_OUTPUT_PORT_TYPE
L_30[2] <= line_30[2].DB_MAX_OUTPUT_PORT_TYPE
L_30[3] <= line_30[3].DB_MAX_OUTPUT_PORT_TYPE
L_30[4] <= line_30[4].DB_MAX_OUTPUT_PORT_TYPE
L_31[0] <= line_31[0].DB_MAX_OUTPUT_PORT_TYPE
L_31[1] <= line_31[1].DB_MAX_OUTPUT_PORT_TYPE
L_31[2] <= line_31[2].DB_MAX_OUTPUT_PORT_TYPE
L_31[3] <= line_31[3].DB_MAX_OUTPUT_PORT_TYPE
L_31[4] <= line_31[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|DecodificadorDeEndereco:inst21
linha[0] <= inst49.DB_MAX_OUTPUT_PORT_TYPE
linha[1] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
linha[2] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
linha[3] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
linha[4] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
linha[5] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
linha[6] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
linha[7] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
linha[8] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
linha[9] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
linha[10] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
linha[11] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
linha[12] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
linha[13] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
linha[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
linha[15] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
linha[16] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
linha[17] <= inst.DB_MAX_OUTPUT_PORT_TYPE
linha[18] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
linha[19] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
linha[20] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
linha[21] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
linha[22] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
linha[23] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
linha[24] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
linha[25] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
linha[26] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
linha[27] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
linha[28] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
linha[29] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
linha[30] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
linha[31] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Address[0] => inst10.IN2
Address[0] => inst3.IN0
Address[0] => inst12.IN2
Address[0] => inst14.IN2
Address[0] => inst16.IN2
Address[1] => inst10.IN1
Address[1] => inst11.IN1
Address[1] => inst2.IN0
Address[1] => inst14.IN1
Address[1] => inst15.IN1
Address[2] => inst10.IN0
Address[2] => inst11.IN0
Address[2] => inst12.IN0
Address[2] => inst13.IN0
Address[2] => inst4.IN0
Address[3] => inst6.IN1
Address[3] => inst1.IN0
Address[3] => inst8.IN1
Address[4] => inst6.IN0
Address[4] => inst7.IN0
Address[4] => inst50.IN0


|MemoriaRAM|LinhaDeRAM:inst30
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst30|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst30|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst30|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst30|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst30|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst38
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst38|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst38|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst38|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst38|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst38|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst46
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst46|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst46|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst46|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst46|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst46|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst23
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst23|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst23|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst23|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst23|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst23|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst31
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst31|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst31|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst31|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst31|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst31|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst39
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst39|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst39|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst39|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst39|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst39|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst47
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst47|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst47|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst47|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst47|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst47|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst24
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst24|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst24|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst24|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst24|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst24|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst32
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst32|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst32|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst32|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst32|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst32|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst40
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst40|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst40|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst40|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst40|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst40|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst48
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst48|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst48|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst48|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst48|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst48|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst25
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst25|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst25|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst25|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst25|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst25|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst33
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst33|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst33|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst33|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst33|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst33|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst41
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst41|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst41|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst41|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst41|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst41|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst49
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst49|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst49|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst49|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst49|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst49|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst26
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst26|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst26|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst26|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst26|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst26|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst34
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst34|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst34|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst34|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst34|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst34|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst42
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst42|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst42|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst42|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst42|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst42|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst50
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst50|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst50|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst50|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst50|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst50|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst27
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst27|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst27|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst27|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst27|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst27|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst35
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst35|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst35|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst35|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst35|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst35|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst43
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst43|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst43|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst43|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst43|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst43|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst51
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst51|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst51|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst51|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst51|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst51|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst28
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst28|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst28|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst28|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst28|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst28|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst36
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst36|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst36|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst36|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst36|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst36|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst44
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst44|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst44|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst44|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst44|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst44|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst52
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst52|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst52|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst52|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst52|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst52|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst29
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst29|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst29|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst29|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst29|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst29|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst37
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst37|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst37|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst37|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst37|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst37|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst45
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst45|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst45|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst45|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst45|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst45|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst53
LINE_OUTPUT[0] <= line[0].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[1] <= line[1].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[2] <= line[2].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[3] <= line[3].DB_MAX_OUTPUT_PORT_TYPE
LINE_OUTPUT[4] <= line[4].DB_MAX_OUTPUT_PORT_TYPE
in[0] => CelulaRAM:inst10.IN
in[1] => CelulaRAM:inst9.IN
in[2] => CelulaRAM:inst8.IN
in[3] => CelulaRAM:inst7.IN
in[4] => CelulaRAM:inst6.IN
CLK => CelulaRAM:inst10.CLK
CLK => CelulaRAM:inst9.CLK
CLK => CelulaRAM:inst8.CLK
CLK => CelulaRAM:inst7.CLK
CLK => CelulaRAM:inst6.CLK
EN => inst28.IN0
EN => inst27.IN0
EN => inst26.IN0
EN => inst25.IN0
EN => inst24.IN0
EN => inst11.OE
EN => inst.OE
EN => inst12.OE
EN => inst13.OE
EN => inst14.OE
R/W => inst33.IN1
R/W => inst32.IN1
R/W => inst31.IN1
R/W => inst30.IN1
R/W => inst29.IN1
out[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|MemoriaRAM|LinhaDeRAM:inst53|CelulaRAM:inst10
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst53|CelulaRAM:inst9
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst53|CelulaRAM:inst8
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst53|CelulaRAM:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


|MemoriaRAM|LinhaDeRAM:inst53|CelulaRAM:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
R/W => a3.IN0
R/W => inst8.IN0
IN => a1.IN0


