# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \src "dut.sv:1.1-27.10"
attribute \top 1
module \mem2reg_test2
  wire width 3 $memwr$\mem$addr$2
  wire width 4 $memwr$\mem$data$3
  wire $memwr$\mem$en$4
  wire width 3 $procmux$12_Y
  wire $procmux$18_Y
  wire width 4 $procmux$6_Y
  attribute \src "dut.sv:1.40-1.44"
  wire width 3 input 4 \addr
  attribute \src "dut.sv:1.22-1.25"
  wire input 1 \clk
  attribute \src "dut.sv:1.46-1.50"
  wire width 4 output 5 \data
  wire width 4 \memrd_mem_DATA
  attribute \src "dut.sv:1.34-1.38"
  wire input 3 \mode
  attribute \src "dut.sv:1.27-1.32"
  wire input 2 \reset
  attribute \src "dut.sv:8.11-8.14"
  memory width 4 size 8 \mem
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$23
    parameter \ABITS 3
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 4
    connect \ADDR $memwr$\mem$addr$2
    connect \CLK \clk
    connect \DATA $memwr$\mem$data$3
    connect \EN { $memwr$\mem$en$4 $memwr$\mem$en$4 $memwr$\mem$en$4 $memwr$\mem$en$4 }
  end
  attribute \full_case 1
  attribute \src "dut.sv:19.2-24.5"
  cell $mux $procmux$12
    parameter \WIDTH 3
    connect \A \addr
    connect \B 3'x
    connect \S \mode
    connect \Y $procmux$12_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:15.2-24.5"
  cell $mux $procmux$15
    parameter \WIDTH 3
    connect \A $procmux$12_Y
    connect \B 3'x
    connect \S \reset
    connect \Y $memwr$\mem$addr$2
  end
  attribute \full_case 1
  attribute \src "dut.sv:19.2-24.5"
  cell $mux $procmux$18
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \mode
    connect \Y $procmux$18_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:15.2-24.5"
  cell $mux $procmux$21
    parameter \WIDTH 1
    connect \A $procmux$18_Y
    connect \B 1'0
    connect \S \reset
    connect \Y $memwr$\mem$en$4
  end
  attribute \full_case 1
  attribute \src "dut.sv:19.2-24.5"
  cell $mux $procmux$6
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'x
    connect \S \mode
    connect \Y $procmux$6_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:15.2-24.5"
  cell $mux $procmux$9
    parameter \WIDTH 4
    connect \A $procmux$6_Y
    connect \B 4'x
    connect \S \reset
    connect \Y $memwr$\mem$data$3
  end
  attribute \src "dut.sv:10.19-10.23"
  cell $memrd \memrd_mem
    parameter \ABITS 3
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
  connect \data \memrd_mem_DATA
end
