// Seed: 3587144338
module module_0 (
    output wand  id_0,
    input  tri1  id_1
    , id_5,
    input  uwire id_2,
    output tri1  id_3
);
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
    , id_15,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    output logic id_9,
    input tri id_10,
    input uwire id_11,
    input wor id_12,
    output tri id_13
);
  always @(*) begin : LABEL_0
    fork
      id_16(id_2 + id_0 & id_16 & {1, id_15} & 1'b0);
      begin : LABEL_0
        id_16 <= $display(id_12);
        if (1 + 1 && 1 && id_10) begin : LABEL_0
          id_16 <= 1;
        end else begin : LABEL_0
          id_9 <= {1'h0{1'b0}} > 1;
        end
      end
      id_17;
    join
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5
  );
endmodule
