#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14b60bbc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b606200 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v0x14b625500_0 .net "clk", 0 0, v0x14b625440_0;  1 drivers
v0x14b6255d0_0 .net "data_enable", 0 0, v0x14b624cc0_0;  1 drivers
v0x14b625670_0 .net "h_sync", 0 0, v0x14b624d60_0;  1 drivers
v0x14b625740_0 .var "reset", 0 0;
v0x14b6257f0_0 .net "s_x", 9 0, v0x14b624eb0_0;  1 drivers
v0x14b6258c0_0 .net "s_y", 9 0, v0x14b624fa0_0;  1 drivers
v0x14b625970_0 .net "v_sync", 0 0, v0x14b625050_0;  1 drivers
S_0x14b606370 .scope module, "display" "display_640_480" 3 15, 4 4 0, S_0x14b606200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "h_sync";
    .port_info 3 /OUTPUT 1 "v_sync";
    .port_info 4 /OUTPUT 10 "s_x";
    .port_info 5 /OUTPUT 10 "s_y";
    .port_info 6 /OUTPUT 1 "data_enable";
P_0x14b813400 .param/l "H_BACK_PORCH" 0 4 11, +C4<00000000000000000000000000110000>;
P_0x14b813440 .param/l "H_BLANK_END" 0 4 19, +C4<00000000000000000000000001100100000>;
P_0x14b813480 .param/l "H_BLANK_START" 0 4 18, +C4<00000000000000000000001010000000>;
P_0x14b8134c0 .param/l "H_FRONT_PORCH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x14b813500 .param/l "H_PIXELS" 0 4 8, +C4<00000000000000000000001010000000>;
P_0x14b813540 .param/l "H_SYNC_END" 0 4 22, +C4<0000000000000000000000001011110000>;
P_0x14b813580 .param/l "H_SYNC_PULSE" 0 4 10, +C4<00000000000000000000000001100000>;
P_0x14b8135c0 .param/l "H_SYNC_START" 0 4 21, +C4<000000000000000000000001010010000>;
P_0x14b813600 .param/l "V_BACK_PORCH" 0 4 16, +C4<00000000000000000000000000011111>;
P_0x14b813640 .param/l "V_BLANK_END" 0 4 25, +C4<00000000000000000000000001000001100>;
P_0x14b813680 .param/l "V_BLANK_START" 0 4 24, +C4<00000000000000000000000111100000>;
P_0x14b8136c0 .param/l "V_FRONT_PORCH" 0 4 14, +C4<00000000000000000000000000001011>;
P_0x14b813700 .param/l "V_PIXELS" 0 4 13, +C4<00000000000000000000000111100000>;
P_0x14b813740 .param/l "V_SYNC_END" 0 4 28, +C4<0000000000000000000000000111101101>;
P_0x14b813780 .param/l "V_SYNC_PULSE" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x14b8137c0 .param/l "V_SYNC_START" 0 4 27, +C4<000000000000000000000000111101011>;
v0x14b60e310_0 .net "clk", 0 0, v0x14b625440_0;  alias, 1 drivers
v0x14b624cc0_0 .var "data_enable", 0 0;
v0x14b624d60_0 .var "h_sync", 0 0;
v0x14b624e10_0 .net "reset", 0 0, v0x14b625740_0;  1 drivers
v0x14b624eb0_0 .var "s_x", 9 0;
v0x14b624fa0_0 .var "s_y", 9 0;
v0x14b625050_0 .var "v_sync", 0 0;
E_0x14b60e0f0 .event posedge, v0x14b60e310_0;
E_0x14b608d10 .event anyedge, v0x14b624eb0_0, v0x14b624fa0_0;
S_0x14b6251a0 .scope module, "pixel_clk" "clock_gen" 3 14, 5 1 0, S_0x14b606200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
P_0x14b625360 .param/real "FREQ" 0 5 2, Cr<m4000000000000000gfc2>; value=1.00000
P_0x14b6253a0 .param/real "PERIOD" 0 5 3, Cr<m4000000000000000gfc2>; value=1.00000
v0x14b625440_0 .var "clk", 0 0;
    .scope S_0x14b6251a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b625440_0, 0, 1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0x14b625440_0;
    %inv;
    %store/vec4 v0x14b625440_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x14b606370;
T_1 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x14b624eb0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x14b624fa0_0, 0, 10;
    %end;
    .thread T_1;
    .scope S_0x14b606370;
T_2 ;
Ewait_0 .event/or E_0x14b608d10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x14b624eb0_0;
    %pad/u 33;
    %cmpi/u 656, 0, 33;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.0, 5;
    %load/vec4 v0x14b624eb0_0;
    %pad/u 34;
    %cmpi/u 752, 0, 34;
    %flag_get/vec4 5;
    %and;
T_2.0;
    %inv;
    %store/vec4 v0x14b624d60_0, 0, 1;
    %load/vec4 v0x14b624fa0_0;
    %pad/u 33;
    %cmpi/u 491, 0, 33;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.1, 5;
    %load/vec4 v0x14b624fa0_0;
    %pad/u 34;
    %cmpi/u 493, 0, 34;
    %flag_get/vec4 5;
    %and;
T_2.1;
    %inv;
    %store/vec4 v0x14b625050_0, 0, 1;
    %load/vec4 v0x14b624eb0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_2.2, 5;
    %load/vec4 v0x14b624fa0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.2;
    %store/vec4 v0x14b624cc0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14b606370;
T_3 ;
    %wait E_0x14b60e0f0;
    %load/vec4 v0x14b624eb0_0;
    %pad/u 35;
    %cmpi/e 800, 0, 35;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14b624eb0_0, 0;
    %load/vec4 v0x14b624fa0_0;
    %pad/u 35;
    %cmpi/e 524, 0, 35;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x14b624fa0_0;
    %addi 1, 0, 10;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x14b624fa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14b624eb0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x14b624eb0_0, 0;
T_3.1 ;
    %load/vec4 v0x14b624e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14b624eb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14b624fa0_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14b606200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b625740_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14b606200;
T_5 ;
    %delay 48000, 0;
    %vpi_call/w 3 19 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14b606200;
T_6 ;
    %vpi_call/w 3 23 "$dumpfile", "vga.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14b606200 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb.sv";
    "display_640_480.sv";
    "clock_gen.sv";
