{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698292824514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698292824519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 22:00:24 2023 " "Processing started: Wed Oct 25 22:00:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698292824519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292824519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292824519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698292824807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698292824807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fucker.v 1 1 " "Found 1 design units, including 1 entities, in source file fucker.v" { { "Info" "ISGN_ENTITY_NAME" "1 FUCKER " "Found entity 1: FUCKER" {  } { { "FUCKER.v" "" { Text "C:/Data/GIT/Bananachine/ALU/FUCKER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Data/GIT/Bananachine/ALU/CPU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 4 4 " "Found 4 design units, including 4 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831209 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831209 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831209 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698292831212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698292831270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:pc_flopenr " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:pc_flopenr\"" {  } { { "datapath.v" "pc_flopenr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292831312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292831319 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(12) " "Verilog HDL Display System Task info at regfile.v(12): Loading register file" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831319 "|datapath|regfile:reg_file"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 31 regfile.v(13) " "Verilog HDL warning at regfile.v(13): number of words (17) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698292831319 "|datapath|regfile:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(14) " "Verilog HDL Display System Task info at regfile.v(14): done with RF load" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 14 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831319 "|datapath|regfile:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(24) " "Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698292831329 "|datapath|regfile:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(25) " "Verilog HDL assignment warning at regfile.v(25): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698292831329 "|datapath|regfile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:immediate_flopr " "Elaborating entity \"flopr\" for hierarchy \"flopr:immediate_flopr\"" {  } { { "datapath.v" "immediate_flopr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292831339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:alu_A_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:alu_A_mux\"" {  } { { "datapath.v" "alu_A_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292831339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf alu_rf:alu_unit " "Elaborating entity \"alu_rf\" for hierarchy \"alu_rf:alu_unit\"" {  } { { "datapath.v" "alu_unit" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292831349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(18) " "Verilog HDL assignment warning at alu_rf.v(18): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_rf.v(65) " "Verilog HDL assignment warning at alu_rf.v(65): truncated value with size 32 to match size of target (1)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(87) " "Verilog HDL assignment warning at alu_rf.v(87): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_rf.v(22) " "Verilog HDL Case Statement warning at alu_rf.v(22): incomplete case statement has no default case item" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(22) " "Inferred latch for \"z_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(22) " "Inferred latch for \"l_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(22) " "Inferred latch for \"n_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(22) " "Inferred latch for \"f_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(22) " "Inferred latch for \"c_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(22) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(22) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(22) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(22) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(22) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(22) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(22) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(22) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(22) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(22) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(22) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(22) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(22) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(22) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(22) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831359 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(22) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 "|datapath|alu_rf:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:ins_reg " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:ins_reg\"" {  } { { "datapath.v" "ins_reg" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "op_code instruction_reg.v(3) " "Output port \"op_code\" at instruction_reg.v(3) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_op_code instruction_reg.v(4) " "Output port \"ext_op_code\" at instruction_reg.v(4) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "immediate_value instruction_reg.v(5) " "Output port \"immediate_value\" at instruction_reg.v(5) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A_index_out instruction_reg.v(6) " "Output port \"A_index_out\" at instruction_reg.v(6) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B_index_out instruction_reg.v(7) " "Output port \"B_index_out\" at instruction_reg.v(7) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WSGN_EMPTY_SHELL" "instruction_reg " "Entity \"instruction_reg\" contains only dangling pins" {  } { { "datapath.v" "ins_reg" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 188 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1698292831365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[15\] " "Net \"immediate_from_ins_reg\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[14\] " "Net \"immediate_from_ins_reg\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[13\] " "Net \"immediate_from_ins_reg\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[12\] " "Net \"immediate_from_ins_reg\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[11\] " "Net \"immediate_from_ins_reg\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[10\] " "Net \"immediate_from_ins_reg\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[9\] " "Net \"immediate_from_ins_reg\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[8\] " "Net \"immediate_from_ins_reg\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698292831389 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[15\] " "Net \"A_index\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[14\] " "Net \"A_index\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[13\] " "Net \"A_index\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[12\] " "Net \"A_index\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[11\] " "Net \"A_index\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[10\] " "Net \"A_index\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[9\] " "Net \"A_index\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[8\] " "Net \"A_index\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[7\] " "Net \"A_index\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[7\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[6\] " "Net \"A_index\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[6\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[5\] " "Net \"A_index\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[5\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[15\] " "Net \"B_index\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[14\] " "Net \"B_index\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[13\] " "Net \"B_index\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[12\] " "Net \"B_index\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[11\] " "Net \"B_index\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[10\] " "Net \"B_index\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[9\] " "Net \"B_index\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[8\] " "Net \"B_index\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[7\] " "Net \"B_index\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[7\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[6\] " "Net \"B_index\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[6\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[5\] " "Net \"B_index\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[5\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[15\] " "Net \"immediate_from_ins_reg\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[14\] " "Net \"immediate_from_ins_reg\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[13\] " "Net \"immediate_from_ins_reg\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[12\] " "Net \"immediate_from_ins_reg\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[11\] " "Net \"immediate_from_ins_reg\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[10\] " "Net \"immediate_from_ins_reg\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[9\] " "Net \"immediate_from_ins_reg\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[8\] " "Net \"immediate_from_ins_reg\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698292831389 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[15\] " "Net \"A_index\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[14\] " "Net \"A_index\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[13\] " "Net \"A_index\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[12\] " "Net \"A_index\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[11\] " "Net \"A_index\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[10\] " "Net \"A_index\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[9\] " "Net \"A_index\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[8\] " "Net \"A_index\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[7\] " "Net \"A_index\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[7\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[6\] " "Net \"A_index\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[6\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A_index\[5\] " "Net \"A_index\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "A_index\[5\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[15\] " "Net \"B_index\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[14\] " "Net \"B_index\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[13\] " "Net \"B_index\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[12\] " "Net \"B_index\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[11\] " "Net \"B_index\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[10\] " "Net \"B_index\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[9\] " "Net \"B_index\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[8\] " "Net \"B_index\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[7\] " "Net \"B_index\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[7\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[6\] " "Net \"B_index\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[6\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B_index\[5\] " "Net \"B_index\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "B_index\[5\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[15\] " "Net \"immediate_from_ins_reg\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[14\] " "Net \"immediate_from_ins_reg\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[13\] " "Net \"immediate_from_ins_reg\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[12\] " "Net \"immediate_from_ins_reg\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[11\] " "Net \"immediate_from_ins_reg\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[10\] " "Net \"immediate_from_ins_reg\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[9\] " "Net \"immediate_from_ins_reg\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "immediate_from_ins_reg\[8\] " "Net \"immediate_from_ins_reg\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698292831389 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698292831389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698292831789 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu_rf:alu_unit\|n_flag alu_rf:alu_unit\|l_flag " "Duplicate LATCH primitive \"alu_rf:alu_unit\|n_flag\" merged with LATCH primitive \"alu_rf:alu_unit\|l_flag\"" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698292831799 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[0\] " "Latch alu_rf:alu_unit\|alu_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[1\] " "Latch alu_rf:alu_unit\|alu_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[2\] " "Latch alu_rf:alu_unit\|alu_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[3\] " "Latch alu_rf:alu_unit\|alu_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[4\] " "Latch alu_rf:alu_unit\|alu_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[5\] " "Latch alu_rf:alu_unit\|alu_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[6\] " "Latch alu_rf:alu_unit\|alu_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[7\] " "Latch alu_rf:alu_unit\|alu_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[8\] " "Latch alu_rf:alu_unit\|alu_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831799 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[9\] " "Latch alu_rf:alu_unit\|alu_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[10\] " "Latch alu_rf:alu_unit\|alu_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[11\] " "Latch alu_rf:alu_unit\|alu_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[12\] " "Latch alu_rf:alu_unit\|alu_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[13\] " "Latch alu_rf:alu_unit\|alu_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[14\] " "Latch alu_rf:alu_unit\|alu_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_rf:alu_unit\|alu_out\[15\] " "Latch alu_rf:alu_unit\|alu_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_cont\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_cont\[0\]" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698292831809 ""}  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698292831809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[0\] GND " "Pin \"psr_flags\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[1\] GND " "Pin \"psr_flags\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[3\] GND " "Pin \"psr_flags\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[4\] GND " "Pin \"psr_flags\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[5\] GND " "Pin \"psr_flags\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[8\] GND " "Pin \"psr_flags\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[9\] GND " "Pin \"psr_flags\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[10\] GND " "Pin \"psr_flags\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[11\] GND " "Pin \"psr_flags\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[12\] GND " "Pin \"psr_flags\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[13\] GND " "Pin \"psr_flags\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[14\] GND " "Pin \"psr_flags\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "psr_flags\[15\] GND " "Pin \"psr_flags\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|psr_flags[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[0\] GND " "Pin \"data_to_mem\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[1\] GND " "Pin \"data_to_mem\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[2\] GND " "Pin \"data_to_mem\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[3\] GND " "Pin \"data_to_mem\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[4\] GND " "Pin \"data_to_mem\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[5\] GND " "Pin \"data_to_mem\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[6\] GND " "Pin \"data_to_mem\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[7\] GND " "Pin \"data_to_mem\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[8\] GND " "Pin \"data_to_mem\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[9\] GND " "Pin \"data_to_mem\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[10\] GND " "Pin \"data_to_mem\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[11\] GND " "Pin \"data_to_mem\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[12\] GND " "Pin \"data_to_mem\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[13\] GND " "Pin \"data_to_mem\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[14\] GND " "Pin \"data_to_mem\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_mem\[15\] GND " "Pin \"data_to_mem\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698292831819 "|datapath|data_to_mem[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698292831819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698292831879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698292832039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698292832289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698292832289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write " "No output dependent on input pin \"reg_write\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|reg_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_B_src " "No output dependent on input pin \"alu_B_src\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|alu_B_src"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_src " "No output dependent on input pin \"reg_write_src\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|reg_write_src"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[0\] " "No output dependent on input pin \"data_from_mem\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[1\] " "No output dependent on input pin \"data_from_mem\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[2\] " "No output dependent on input pin \"data_from_mem\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[3\] " "No output dependent on input pin \"data_from_mem\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[4\] " "No output dependent on input pin \"data_from_mem\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[5\] " "No output dependent on input pin \"data_from_mem\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[6\] " "No output dependent on input pin \"data_from_mem\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[7\] " "No output dependent on input pin \"data_from_mem\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[8\] " "No output dependent on input pin \"data_from_mem\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[9\] " "No output dependent on input pin \"data_from_mem\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[10\] " "No output dependent on input pin \"data_from_mem\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[11\] " "No output dependent on input pin \"data_from_mem\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[12\] " "No output dependent on input pin \"data_from_mem\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[13\] " "No output dependent on input pin \"data_from_mem\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[14\] " "No output dependent on input pin \"data_from_mem\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_from_mem\[15\] " "No output dependent on input pin \"data_from_mem\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698292832432 "|datapath|data_from_mem[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698292832432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698292832432 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698292832432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698292832432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698292832432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698292832448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 22:00:32 2023 " "Processing ended: Wed Oct 25 22:00:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698292832448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698292832448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698292832448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698292832448 ""}
