#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 27 18:33:12 2025
# Process ID: 22036
# Current directory: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22956 C:\Users\hp\Desktop\FPGA\CPU\AKD_T\AKD_T1\AKD_T1\AKD_T1.xpr
# Log file: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/vivado.log
# Journal file: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/IM.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/test_program/Fibonacci.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.617 ; gain = 0.000
update_compile_order -fileset sources_1
archive_project C:/Users/hp/Desktop/FPGA/CPU/ModifyZone/AKD_T1f.xpr.zip -temp_dir C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/.Xil/Vivado-22036-LAPTOP-3U3TC0C7 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/.Xil/Vivado-22036-LAPTOP-3U3TC0C7' for archiving project
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/IM.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/test_program/Fibonacci.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/.Xil/Vivado-22036-LAPTOP-3U3TC0C7/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/test_program/Fibonacci.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
WARNING: [Coretcl 2-52] File 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/IM.coe' does not exist
WARNING: [Coretcl 2-52] File 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/test_program/Fibonacci.coe' does not exist
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/IM.coe
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/test_program/Fibonacci.coe
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/hp/Desktop/FPGA/CPU/ModifyZone/AKD_T1f.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.617 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_AKD_T1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM_entire.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_AKD_T1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.gen/sources_1/ip/MEM_2/sim/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.gen/sources_1/ip/IM_entire/sim/IM_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AKD_T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_single
INFO: [VRFC 10-2458] undeclared symbol aconv, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:35]
INFO: [VRFC 10-2458] undeclared symbol bconv, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:35]
INFO: [VRFC 10-2458] undeclared symbol a_after, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:36]
INFO: [VRFC 10-2458] undeclared symbol b_after, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sim_1/new/test_AKD_T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_AKD_T1
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xelab -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'pc_next' [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:56]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 32 for port 'regdata' [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.IM_entire
Compiling module xil_defaultlib.REG_default
Compiling module xil_defaultlib.Pipeline(width=101)
Compiling module xil_defaultlib.ALU_single
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.Pipeline(width=133)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Pipeline(width=69)
Compiling module xil_defaultlib.AKD_T1
Compiling module xil_defaultlib.test_AKD_T1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_AKD_T1_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/xsim.dir/test_AKD_T1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 27 21:27:34 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1120.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_AKD_T1_behav -key {Behavioral:sim_1:Functional:test_AKD_T1} -tclbatch {test_AKD_T1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_AKD_T1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_AKD_T1.AKD_T1.IM_entire.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_AKD_T1.AKD_T1.MEM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 35500 ps : File "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sim_1/new/test_AKD_T1.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_AKD_T1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.617 ; gain = 0.000
close [ open C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v w ]
add_files C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_AKD_T1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM_entire.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_AKD_T1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.gen/sources_1/ip/MEM_2/sim/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.gen/sources_1/ip/IM_entire/sim/IM_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AKD_T1
WARNING: [VRFC 10-3248] data object 'hazard_data' is already declared [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:52]
WARNING: [VRFC 10-3703] second declaration of 'hazard_data' ignored [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_single
INFO: [VRFC 10-2458] undeclared symbol aconv, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:35]
INFO: [VRFC 10-2458] undeclared symbol bconv, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:35]
INFO: [VRFC 10-2458] undeclared symbol a_after, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:36]
INFO: [VRFC 10-2458] undeclared symbol b_after, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/ALU.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sim_1/new/test_AKD_T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_AKD_T1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xelab -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Hazard_Checker> not found while processing module instance <Hazard_Checker> [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1121.039 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_AKD_T1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM_entire.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_AKD_T1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xelab -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Hazard_Checker> not found while processing module instance <Hazard_Checker> [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/AKD_T1.v:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.039 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v] -no_script -reset -force -quiet
remove_files  C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v
file delete -force C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v
close [ open C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v w ]
add_files C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\FPGA\CPU\AKD_T\AKD_T1\AKD_T1\AKD_T1.srcs\sources_1\new\Hazard_Checker.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\FPGA\CPU\AKD_T\AKD_T1\AKD_T1\AKD_T1.srcs\sources_1\new\AKD_T1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\FPGA\CPU\AKD_T\AKD_T1\AKD_T1\AKD_T1.srcs\sim_1\new\test_AKD_T1.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_AKD_T1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM_entire.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/IM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_AKD_T1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Checker
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
"xelab -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v" Line 1. Module Hazard_Checker doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sources_1/new/Hazard_Checker.v" Line 1. Module Hazard_Checker doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.IM_entire
Compiling module xil_defaultlib.REG_default
Compiling module xil_defaultlib.Pipeline(width=101)
Compiling module xil_defaultlib.ALU_single
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.Pipeline(width=133)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Pipeline(width=69)
Compiling module xil_defaultlib.Hazard_Checker
Compiling module xil_defaultlib.AKD_T1
Compiling module xil_defaultlib.test_AKD_T1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_AKD_T1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1121.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_AKD_T1_behav -key {Behavioral:sim_1:Functional:test_AKD_T1} -tclbatch {test_AKD_T1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_AKD_T1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_AKD_T1.AKD_T1.IM_entire.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_AKD_T1.AKD_T1.MEM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 35500 ps : File "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/AKD_T1/AKD_T1.srcs/sim_1/new/test_AKD_T1.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_AKD_T1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1134.949 ; gain = 13.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 22:07:39 2025...
