design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
sinus_regslice_both.vhd,vhdl,xil_defaultlib,../../../../sinus_step_start.gen/sources_1/bd/design_1/ipshared/8bfc/hdl/vhdl/sinus_regslice_both.vhd,
sinus_sin_table.vhd,vhdl,xil_defaultlib,../../../../sinus_step_start.gen/sources_1/bd/design_1/ipshared/8bfc/hdl/vhdl/sinus_sin_table.vhd,
sinus.vhd,vhdl,xil_defaultlib,../../../../sinus_step_start.gen/sources_1/bd/design_1/ipshared/8bfc/hdl/vhdl/sinus.vhd,
design_1_sinus_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sinus_0_1/sim/design_1_sinus_0_1.vhd,
