Info: Starting: Create simulation model
Info: qsys-generate /home/kris/luacpu/hardware/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/kris/luacpu/hardware/soc_system/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_0
Progress: Adding lua_cpu_0 [lua_cpu 1.0]
Progress: Parameterizing module lua_cpu_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: Inserting clock-crossing logic between lua_cpu_0_avalon_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink0
Info: Inserting clock-crossing logic between nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink1
Info: Inserting clock-crossing logic between nios2_gen2_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink2
Info: Inserting clock-crossing logic between sdram_controller_0_s1_to_lua_cpu_0_avalon_master_rsp_width_adapter.src and rsp_mux.sink0
Info: Inserting clock-crossing logic between sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter.src and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between sdram_controller_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter.src and rsp_mux_002.sink0
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: soc_system: "No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: soc_system: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: soc_system: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8971_4626426321347590061.dir/0001_jtag_uart_gen/ --quartus_dir=/home/kris/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt8971_4626426321347590061.dir/0001_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8971_4626426321347590061.dir/0001_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'
Info: leds_0:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8971_4626426321347590061.dir/0002_leds_0_gen/ --quartus_dir=/home/kris/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt8971_4626426321347590061.dir/0002_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8971_4626426321347590061.dir/0002_leds_0_gen/  ]
Info: leds_0: Done RTL generation for module 'soc_system_leds_0'
Info: leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Error: lua_cpu_0: lua_cpu does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 20 or more modules remaining
Info: soc_system: Done "soc_system" with 21 modules, 4 files
Error: qsys-generate failed with exit code 1: 2 Errors, 14 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/kris/luacpu/hardware/soc_system/soc_system.spd --output-directory=/home/kris/luacpu/hardware/soc_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/kris/luacpu/hardware/soc_system/soc_system.spd --output-directory=/home/kris/luacpu/hardware/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/kris/luacpu/hardware/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/kris/luacpu/hardware/soc_system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/kris/luacpu/hardware/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/kris/luacpu/hardware/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/kris/luacpu/hardware/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/kris/luacpu/hardware/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/kris/luacpu/hardware/soc_system.qsys --block-symbol-file --output-directory=/home/kris/luacpu/hardware/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_0
Progress: Adding lua_cpu_0 [lua_cpu 1.0]
Progress: Parameterizing module lua_cpu_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/kris/luacpu/hardware/soc_system.qsys --synthesis=VERILOG --output-directory=/home/kris/luacpu/hardware/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_0
Progress: Adding lua_cpu_0 [lua_cpu 1.0]
Progress: Parameterizing module lua_cpu_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between lua_cpu_0_avalon_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink0
Info: Inserting clock-crossing logic between nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink1
Info: Inserting clock-crossing logic between nios2_gen2_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink2
Info: Inserting clock-crossing logic between sdram_controller_0_s1_to_lua_cpu_0_avalon_master_rsp_width_adapter.src and rsp_mux.sink0
Info: Inserting clock-crossing logic between sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter.src and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between sdram_controller_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter.src and rsp_mux_002.sink0
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: soc_system: "No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: soc_system: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: soc_system: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8971_4626426321347590061.dir/0004_jtag_uart_gen/ --quartus_dir=/home/kris/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt8971_4626426321347590061.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'
Info: leds_0:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8971_4626426321347590061.dir/0005_leds_0_gen/ --quartus_dir=/home/kris/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt8971_4626426321347590061.dir/0005_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=0  ]
Info: leds_0: Done RTL generation for module 'soc_system_leds_0'
Info: leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Info: lua_cpu_0: "soc_system" instantiated lua_cpu "lua_cpu_0"
Info: nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8971_4626426321347590061.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/home/kris/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt8971_4626426321347590061.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sdram_controller_0: Starting RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/kris/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_0 --dir=/tmp/alt8971_4626426321347590061.dir/0009_sdram_controller_0_gen/ --quartus_dir=/home/kris/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt8971_4626426321347590061.dir/0009_sdram_controller_0_gen//soc_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: sysid: "soc_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: sysid_qsys_0: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_gen2_0_custom_instruction_master_translator: "soc_system" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info: nios2_gen2_0_custom_instruction_master_multi_xconnect: "soc_system" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info: nios2_gen2_0_custom_instruction_master_multi_slave_translator0: "soc_system" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/kris/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /home/kris/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/kris/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/kris/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=/tmp/alt8971_4626426321347590061.dir/0020_cpu_gen/ --quartus_bindir=/home/kris/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt8971_4626426321347590061.dir/0020_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.12.11 00:09:07 (*) Starting Nios II generation
Info: cpu: # 2021.12.11 00:09:07 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.11 00:09:07 (*)   Couldn't query license setup in Quartus directory /home/kris/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2021.12.11 00:09:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.11 00:09:07 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.11 00:09:07 (*)   Plaintext license not found.
Info: cpu: # 2021.12.11 00:09:07 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.12.11 00:09:08 (*)   Couldn't query license setup in Quartus directory /home/kris/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2021.12.11 00:09:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.11 00:09:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.11 00:09:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.12.11 00:09:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.11 00:09:08 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.11 00:09:08 (*)     Testbench
Info: cpu: # 2021.12.11 00:09:08 (*)     Instruction decoding
Info: cpu: # 2021.12.11 00:09:08 (*)       Instruction fields
Info: cpu: # 2021.12.11 00:09:08 (*)       Instruction decodes
Info: cpu: # 2021.12.11 00:09:08 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.12.11 00:09:08 (*)       Instruction controls
Info: cpu: # 2021.12.11 00:09:08 (*)     Pipeline frontend
Info: cpu: # 2021.12.11 00:09:08 (*)     Pipeline backend
Info: cpu: # 2021.12.11 00:09:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.11 00:09:10 (*)   Creating encrypted RTL
Info: cpu: # 2021.12.11 00:09:11 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: lua_cpu_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "lua_cpu_0_avalon_master_translator"
Info: sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_0_s1_translator"
Info: lua_cpu_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "lua_cpu_0_avalon_master_agent"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: sdram_controller_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_0_s1_agent"
Info: sdram_controller_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_controller_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: lua_cpu_0_avalon_master_to_sdram_controller_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "lua_cpu_0_avalon_master_to_sdram_controller_0_s1_cmd_width_adapter"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 69 modules, 143 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
