

================================================================
== Vitis HLS Report for 'activation_quant'
================================================================
* Date:           Mon Jul 29 22:40:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Activation_quantzation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.043 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 0" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 25 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.73ns)   --->   "%data = load i2 %input_0_addr" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 26 'load' 'data' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 0" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 27 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.73ns)   --->   "%data_2 = load i2 %input_1_addr" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 28 'load' 'data_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 0" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 29 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%data_3 = load i2 %input_2_addr" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 30 'load' 'data_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 31 'getelementptr' 'input_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.73ns)   --->   "%data_7 = load i2 %input_0_addr_1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 32 'load' 'data_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 33 'getelementptr' 'input_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.73ns)   --->   "%data_8 = load i2 %input_1_addr_1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 34 'load' 'data_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 35 'getelementptr' 'input_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.73ns)   --->   "%data_9 = load i2 %input_2_addr_1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 36 'load' 'data_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 37 [1/2] (0.73ns)   --->   "%data = load i2 %input_0_addr" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 37 'load' 'data' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 38 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %data" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 39 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 40 'bitconcatenate' 't_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%abs_val = bitcast i32 %t_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 41 'bitcast' 'abs_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%icmp_ln16 = icmp_ne  i8 %tmp_1, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 43 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln16_1 = icmp_eq  i23 %trunc_ln16, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 44 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %abs_val, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 45 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (0.73ns)   --->   "%data_2 = load i2 %input_1_addr" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 46 'load' 'data_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = trunc i32 %data_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 47 'trunc' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i32 %data_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 48 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_2, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 49 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.87ns)   --->   "%icmp_ln16_2 = icmp_ne  i8 %tmp_4, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 50 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln16_3 = icmp_eq  i23 %trunc_ln16_1, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 51 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (0.73ns)   --->   "%data_3 = load i2 %input_2_addr" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 52 'load' 'data_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln313_2 = trunc i32 %data_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 53 'trunc' 'trunc_ln313_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = trunc i32 %data_3" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 54 'trunc' 'trunc_ln16_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_3, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%icmp_ln16_6 = icmp_ne  i8 %tmp_8, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 56 'icmp' 'icmp_ln16_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.13ns)   --->   "%icmp_ln16_7 = icmp_eq  i23 %trunc_ln16_3, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 57 'icmp' 'icmp_ln16_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (0.73ns)   --->   "%data_7 = load i2 %input_0_addr_1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 58 'load' 'data_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln313_3 = trunc i32 %data_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 59 'trunc' 'trunc_ln313_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln16_5 = trunc i32 %data_7" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 60 'trunc' 'trunc_ln16_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 61 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%abs_val_3 = bitcast i32 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 62 'bitcast' 'abs_val_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_7, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 63 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%icmp_ln16_10 = icmp_ne  i8 %tmp_10, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 64 'icmp' 'icmp_ln16_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln16_11 = icmp_eq  i23 %trunc_ln16_5, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 65 'icmp' 'icmp_ln16_11' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [2/2] (1.91ns)   --->   "%tmp_11 = fcmp_ogt  i32 %abs_val_3, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 66 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (0.73ns)   --->   "%data_8 = load i2 %input_1_addr_1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 67 'load' 'data_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln313_4 = trunc i32 %data_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 68 'trunc' 'trunc_ln313_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln16_6 = trunc i32 %data_8" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 69 'trunc' 'trunc_ln16_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_8, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 70 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.87ns)   --->   "%icmp_ln16_12 = icmp_ne  i8 %tmp_12, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 71 'icmp' 'icmp_ln16_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln16_13 = icmp_eq  i23 %trunc_ln16_6, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln16_13' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (0.73ns)   --->   "%data_9 = load i2 %input_2_addr_1" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 73 'load' 'data_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln313_5 = trunc i32 %data_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 74 'trunc' 'trunc_ln313_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln16_8 = trunc i32 %data_9" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 75 'trunc' 'trunc_ln16_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_9, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 76 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.87ns)   --->   "%icmp_ln16_16 = icmp_ne  i8 %tmp_15, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 77 'icmp' 'icmp_ln16_16' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln16_17 = icmp_eq  i23 %trunc_ln16_8, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 78 'icmp' 'icmp_ln16_17' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 79 'getelementptr' 'input_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (0.73ns)   --->   "%data_13 = load i2 %input_0_addr_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 80 'load' 'data_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr i32 %input_1, i64 0, i64 2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 81 'getelementptr' 'input_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.73ns)   --->   "%data_14 = load i2 %input_1_addr_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 82 'load' 'data_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr i32 %input_2, i64 0, i64 2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 83 'getelementptr' 'input_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (0.73ns)   --->   "%data_15 = load i2 %input_2_addr_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 84 'load' 'data_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node max_val_2)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 85 'or' 'or_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %abs_val, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 86 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node max_val_2)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 87 'and' 'and_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_2 = select i1 %and_ln16, i32 %abs_val, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 88 'select' 'max_val_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%t_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 89 'bitconcatenate' 't_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%abs_val_1 = bitcast i32 %t_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 90 'bitcast' 'abs_val_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (1.91ns)   --->   "%tmp_6 = fcmp_ogt  i32 %abs_val_1, i32 %max_val_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 91 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node max_val_18)   --->   "%or_ln16_5 = or i1 %icmp_ln16_11, i1 %icmp_ln16_10" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 92 'or' 'or_ln16_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (1.91ns)   --->   "%tmp_11 = fcmp_ogt  i32 %abs_val_3, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 93 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node max_val_18)   --->   "%and_ln16_5 = and i1 %or_ln16_5, i1 %tmp_11" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 94 'and' 'and_ln16_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_18 = select i1 %and_ln16_5, i32 %abs_val_3, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 95 'select' 'max_val_18' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%t_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 96 'bitconcatenate' 't_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%abs_val_4 = bitcast i32 %t_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 97 'bitcast' 'abs_val_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (1.91ns)   --->   "%tmp_14 = fcmp_ogt  i32 %abs_val_4, i32 %max_val_18" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 98 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (0.73ns)   --->   "%data_13 = load i2 %input_0_addr_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 99 'load' 'data_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln313_6 = trunc i32 %data_13" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 100 'trunc' 'trunc_ln313_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln16_10 = trunc i32 %data_13" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 101 'trunc' 'trunc_ln16_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%t_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 102 'bitconcatenate' 't_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%abs_val_6 = bitcast i32 %t_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 103 'bitcast' 'abs_val_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_13, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 104 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.87ns)   --->   "%icmp_ln16_20 = icmp_ne  i8 %tmp_20, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 105 'icmp' 'icmp_ln16_20' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.13ns)   --->   "%icmp_ln16_21 = icmp_eq  i23 %trunc_ln16_10, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 106 'icmp' 'icmp_ln16_21' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [2/2] (1.91ns)   --->   "%tmp_21 = fcmp_ogt  i32 %abs_val_6, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 107 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (0.73ns)   --->   "%data_14 = load i2 %input_1_addr_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 108 'load' 'data_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln313_7 = trunc i32 %data_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 109 'trunc' 'trunc_ln313_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln16_11 = trunc i32 %data_14" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 110 'trunc' 'trunc_ln16_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_14, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 111 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.87ns)   --->   "%icmp_ln16_22 = icmp_ne  i8 %tmp_22, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 112 'icmp' 'icmp_ln16_22' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln16_23 = icmp_eq  i23 %trunc_ln16_11, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 113 'icmp' 'icmp_ln16_23' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/2] (0.73ns)   --->   "%data_15 = load i2 %input_2_addr_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 114 'load' 'data_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln313_8 = trunc i32 %data_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 115 'trunc' 'trunc_ln313_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln16_13 = trunc i32 %data_15" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 116 'trunc' 'trunc_ln16_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_15, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 117 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.87ns)   --->   "%icmp_ln16_26 = icmp_ne  i8 %tmp_25, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 118 'icmp' 'icmp_ln16_26' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.13ns)   --->   "%icmp_ln16_27 = icmp_eq  i23 %trunc_ln16_13, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 119 'icmp' 'icmp_ln16_27' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %max_val_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 120 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 121 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i32 %bitcast_ln16" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 122 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_2)   --->   "%or_ln16_1 = or i1 %icmp_ln16_3, i1 %icmp_ln16_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 123 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.87ns)   --->   "%icmp_ln16_4 = icmp_ne  i8 %tmp_5, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 124 'icmp' 'icmp_ln16_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.13ns)   --->   "%icmp_ln16_5 = icmp_eq  i23 %trunc_ln16_2, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 125 'icmp' 'icmp_ln16_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_2)   --->   "%or_ln16_2 = or i1 %icmp_ln16_5, i1 %icmp_ln16_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 126 'or' 'or_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_2)   --->   "%and_ln16_1 = and i1 %or_ln16_1, i1 %or_ln16_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 127 'and' 'and_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/2] (1.91ns)   --->   "%tmp_6 = fcmp_ogt  i32 %abs_val_1, i32 %max_val_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 128 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16_2 = and i1 %and_ln16_1, i1 %tmp_6" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 129 'and' 'and_ln16_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_4 = select i1 %and_ln16_2, i32 %abs_val_1, i32 %max_val_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 130 'select' 'max_val_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%t_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 131 'bitconcatenate' 't_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%abs_val_2 = bitcast i32 %t_19" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 132 'bitcast' 'abs_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.91ns)   --->   "%tmp_s = fcmp_ogt  i32 %abs_val_2, i32 %max_val_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 133 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i32 %max_val_18" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 134 'bitcast' 'bitcast_ln16_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16_2, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 135 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln16_7 = trunc i32 %bitcast_ln16_2" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 136 'trunc' 'trunc_ln16_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_7)   --->   "%or_ln16_6 = or i1 %icmp_ln16_13, i1 %icmp_ln16_12" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 137 'or' 'or_ln16_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.87ns)   --->   "%icmp_ln16_14 = icmp_ne  i8 %tmp_13, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 138 'icmp' 'icmp_ln16_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.13ns)   --->   "%icmp_ln16_15 = icmp_eq  i23 %trunc_ln16_7, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 139 'icmp' 'icmp_ln16_15' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_7)   --->   "%or_ln16_7 = or i1 %icmp_ln16_15, i1 %icmp_ln16_14" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 140 'or' 'or_ln16_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_7)   --->   "%and_ln16_6 = and i1 %or_ln16_6, i1 %or_ln16_7" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 141 'and' 'and_ln16_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/2] (1.91ns)   --->   "%tmp_14 = fcmp_ogt  i32 %abs_val_4, i32 %max_val_18" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 142 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16_7 = and i1 %and_ln16_6, i1 %tmp_14" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 143 'and' 'and_ln16_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_19 = select i1 %and_ln16_7, i32 %abs_val_4, i32 %max_val_18" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 144 'select' 'max_val_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%t_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 145 'bitconcatenate' 't_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%abs_val_5 = bitcast i32 %t_21" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 146 'bitcast' 'abs_val_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.91ns)   --->   "%tmp_17 = fcmp_ogt  i32 %abs_val_5, i32 %max_val_19" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 147 'fcmp' 'tmp_17' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node max_val_21)   --->   "%or_ln16_10 = or i1 %icmp_ln16_21, i1 %icmp_ln16_20" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 148 'or' 'or_ln16_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (1.91ns)   --->   "%tmp_21 = fcmp_ogt  i32 %abs_val_6, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 149 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node max_val_21)   --->   "%and_ln16_10 = and i1 %or_ln16_10, i1 %tmp_21" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 150 'and' 'and_ln16_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_21 = select i1 %and_ln16_10, i32 %abs_val_6, i32 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 151 'select' 'max_val_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%t_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 152 'bitconcatenate' 't_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%abs_val_7 = bitcast i32 %t_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 153 'bitcast' 'abs_val_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.91ns)   --->   "%tmp_24 = fcmp_ogt  i32 %abs_val_7, i32 %max_val_21" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 154 'fcmp' 'tmp_24' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.26>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %max_val_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 155 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16_1, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 156 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln16_4 = trunc i32 %bitcast_ln16_1" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 157 'trunc' 'trunc_ln16_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_4)   --->   "%or_ln16_3 = or i1 %icmp_ln16_7, i1 %icmp_ln16_6" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 158 'or' 'or_ln16_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.87ns)   --->   "%icmp_ln16_8 = icmp_ne  i8 %tmp_9, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 159 'icmp' 'icmp_ln16_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.13ns)   --->   "%icmp_ln16_9 = icmp_eq  i23 %trunc_ln16_4, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 160 'icmp' 'icmp_ln16_9' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_4)   --->   "%or_ln16_4 = or i1 %icmp_ln16_9, i1 %icmp_ln16_8" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 161 'or' 'or_ln16_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_4)   --->   "%and_ln16_3 = and i1 %or_ln16_3, i1 %or_ln16_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 162 'and' 'and_ln16_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/2] (1.91ns)   --->   "%tmp_s = fcmp_ogt  i32 %abs_val_2, i32 %max_val_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 163 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16_4 = and i1 %and_ln16_3, i1 %tmp_s" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 164 'and' 'and_ln16_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_6 = select i1 %and_ln16_4, i32 %abs_val_2, i32 %max_val_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 165 'select' 'max_val_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [2/2] (1.91ns)   --->   "%tmp_7 = fcmp_olt  i32 %max_val_6, i32 1e-05" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 166 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i32 %max_val_19" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 167 'bitcast' 'bitcast_ln16_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16_3, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 168 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln16_9 = trunc i32 %bitcast_ln16_3" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 169 'trunc' 'trunc_ln16_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_9)   --->   "%or_ln16_8 = or i1 %icmp_ln16_17, i1 %icmp_ln16_16" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 170 'or' 'or_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.87ns)   --->   "%icmp_ln16_18 = icmp_ne  i8 %tmp_16, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 171 'icmp' 'icmp_ln16_18' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.13ns)   --->   "%icmp_ln16_19 = icmp_eq  i23 %trunc_ln16_9, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 172 'icmp' 'icmp_ln16_19' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_9)   --->   "%or_ln16_9 = or i1 %icmp_ln16_19, i1 %icmp_ln16_18" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 173 'or' 'or_ln16_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_9)   --->   "%and_ln16_8 = and i1 %or_ln16_8, i1 %or_ln16_9" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 174 'and' 'and_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/2] (1.91ns)   --->   "%tmp_17 = fcmp_ogt  i32 %abs_val_5, i32 %max_val_19" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 175 'fcmp' 'tmp_17' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16_9 = and i1 %and_ln16_8, i1 %tmp_17" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 176 'and' 'and_ln16_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_20 = select i1 %and_ln16_9, i32 %abs_val_5, i32 %max_val_19" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 177 'select' 'max_val_20' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [2/2] (1.91ns)   --->   "%tmp_19 = fcmp_olt  i32 %max_val_20, i32 1e-05" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 178 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln16_4 = bitcast i32 %max_val_21" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 179 'bitcast' 'bitcast_ln16_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16_4, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 180 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln16_12 = trunc i32 %bitcast_ln16_4" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 181 'trunc' 'trunc_ln16_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_12)   --->   "%or_ln16_11 = or i1 %icmp_ln16_23, i1 %icmp_ln16_22" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 182 'or' 'or_ln16_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.87ns)   --->   "%icmp_ln16_24 = icmp_ne  i8 %tmp_23, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 183 'icmp' 'icmp_ln16_24' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.13ns)   --->   "%icmp_ln16_25 = icmp_eq  i23 %trunc_ln16_12, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 184 'icmp' 'icmp_ln16_25' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_12)   --->   "%or_ln16_12 = or i1 %icmp_ln16_25, i1 %icmp_ln16_24" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 185 'or' 'or_ln16_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_12)   --->   "%and_ln16_11 = and i1 %or_ln16_11, i1 %or_ln16_12" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 186 'and' 'and_ln16_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/2] (1.91ns)   --->   "%tmp_24 = fcmp_ogt  i32 %abs_val_7, i32 %max_val_21" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 187 'fcmp' 'tmp_24' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16_12 = and i1 %and_ln16_11, i1 %tmp_24" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 188 'and' 'and_ln16_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_22 = select i1 %and_ln16_12, i32 %abs_val_7, i32 %max_val_21" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 189 'select' 'max_val_22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%t_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 190 'bitconcatenate' 't_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%abs_val_8 = bitcast i32 %t_24" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 191 'bitcast' 'abs_val_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [2/2] (1.91ns)   --->   "%tmp_27 = fcmp_ogt  i32 %abs_val_8, i32 %max_val_22" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 192 'fcmp' 'tmp_27' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.26>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %max_val_6" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 193 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln25, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 194 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %bitcast_ln25" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 195 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.87ns)   --->   "%icmp_ln25 = icmp_ne  i8 %tmp_3, i8 255" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 196 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (1.13ns)   --->   "%icmp_ln25_1 = icmp_eq  i23 %trunc_ln25, i23 0" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 197 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25 = or i1 %icmp_ln25_1, i1 %icmp_ln25" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 198 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/2] (1.91ns)   --->   "%tmp_7 = fcmp_olt  i32 %max_val_6, i32 1e-05" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 199 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln25 = and i1 %or_ln25, i1 %tmp_7" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 200 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %and_ln25, i32 1e-05, i32 %max_val_6" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 201 'select' 'select_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %max_val_20" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 202 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln25_1, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 203 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i32 %bitcast_ln25_1" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 204 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.87ns)   --->   "%icmp_ln25_2 = icmp_ne  i8 %tmp_18, i8 255" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 205 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (1.13ns)   --->   "%icmp_ln25_3 = icmp_eq  i23 %trunc_ln25_1, i23 0" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 206 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%or_ln25_1 = or i1 %icmp_ln25_3, i1 %icmp_ln25_2" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 207 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/2] (1.91ns)   --->   "%tmp_19 = fcmp_olt  i32 %max_val_20, i32 1e-05" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 208 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%and_ln25_1 = and i1 %or_ln25_1, i1 %tmp_19" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 209 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln25_1, i32 1e-05, i32 %max_val_20" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 210 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln16_5 = bitcast i32 %max_val_22" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 211 'bitcast' 'bitcast_ln16_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16_5, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 212 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln16_14 = trunc i32 %bitcast_ln16_5" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 213 'trunc' 'trunc_ln16_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_14)   --->   "%or_ln16_13 = or i1 %icmp_ln16_27, i1 %icmp_ln16_26" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 214 'or' 'or_ln16_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.87ns)   --->   "%icmp_ln16_28 = icmp_ne  i8 %tmp_26, i8 255" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 215 'icmp' 'icmp_ln16_28' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (1.13ns)   --->   "%icmp_ln16_29 = icmp_eq  i23 %trunc_ln16_14, i23 0" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 216 'icmp' 'icmp_ln16_29' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_14)   --->   "%or_ln16_14 = or i1 %icmp_ln16_29, i1 %icmp_ln16_28" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 217 'or' 'or_ln16_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln16_14)   --->   "%and_ln16_13 = and i1 %or_ln16_13, i1 %or_ln16_14" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 218 'and' 'and_ln16_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/2] (1.91ns)   --->   "%tmp_27 = fcmp_ogt  i32 %abs_val_8, i32 %max_val_22" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 219 'fcmp' 'tmp_27' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16_14 = and i1 %and_ln16_13, i1 %tmp_27" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 220 'and' 'and_ln16_14' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val = select i1 %and_ln16_14, i32 %abs_val_8, i32 %max_val_22" [Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 221 'select' 'max_val' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [2/2] (1.91ns)   --->   "%tmp_29 = fcmp_olt  i32 %max_val, i32 1e-05" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 222 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 223 [7/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 223 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [7/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 224 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln25_2 = bitcast i32 %max_val" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 225 'bitcast' 'bitcast_ln25_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln25_2, i32 23, i32 30" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 226 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i32 %bitcast_ln25_2" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 227 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.87ns)   --->   "%icmp_ln25_4 = icmp_ne  i8 %tmp_28, i8 255" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 228 'icmp' 'icmp_ln25_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (1.13ns)   --->   "%icmp_ln25_5 = icmp_eq  i23 %trunc_ln25_2, i23 0" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 229 'icmp' 'icmp_ln25_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%or_ln25_2 = or i1 %icmp_ln25_5, i1 %icmp_ln25_4" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 230 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/2] (1.91ns)   --->   "%tmp_29 = fcmp_olt  i32 %max_val, i32 1e-05" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 231 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%and_ln25_2 = and i1 %or_ln25_2, i1 %tmp_29" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 232 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln25_2 = select i1 %and_ln25_2, i32 1e-05, i32 %max_val" [Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 233 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 234 [6/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 234 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [6/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 235 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [7/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 236 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 237 [5/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 237 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [5/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 238 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [6/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 239 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.31>
ST_10 : Operation 240 [4/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 240 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [4/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 241 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [5/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 242 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.31>
ST_11 : Operation 243 [3/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 243 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [3/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 244 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [4/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 245 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.31>
ST_12 : Operation 246 [2/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 246 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [2/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 247 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [3/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 248 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.31>
ST_13 : Operation 249 [1/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln25" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 249 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln25_1" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 250 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [2/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 251 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.31>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%dc = bitcast i32 %data" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 252 'bitcast' 'dc' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%dc_1 = bitcast i32 %data_2" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 253 'bitcast' 'dc_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%dc_2 = bitcast i32 %data_3" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 254 'bitcast' 'dc_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [2/2] (5.91ns)   --->   "%scaled_val = fmul i32 %dc, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 255 'fmul' 'scaled_val' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [2/2] (5.91ns)   --->   "%scaled_val_1 = fmul i32 %dc_1, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 256 'fmul' 'scaled_val_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [2/2] (5.91ns)   --->   "%scaled_val_2 = fmul i32 %dc_2, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 257 'fmul' 'scaled_val_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%dc_3 = bitcast i32 %data_7" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 258 'bitcast' 'dc_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%dc_4 = bitcast i32 %data_8" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 259 'bitcast' 'dc_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [2/2] (5.91ns)   --->   "%scaled_val_3 = fmul i32 %dc_3, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 260 'fmul' 'scaled_val_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [2/2] (5.91ns)   --->   "%scaled_val_4 = fmul i32 %dc_4, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 261 'fmul' 'scaled_val_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/7] (6.31ns)   --->   "%scale_2 = fdiv i32 127, i32 %select_ln25_2" [Activation_quantzation/src/activation_quant.cpp:21]   --->   Operation 262 'fdiv' 'scale_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.78>
ST_15 : Operation 263 [1/2] (5.91ns)   --->   "%scaled_val = fmul i32 %dc, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 263 'fmul' 'scaled_val' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [2/2] (0.87ns)   --->   "%rounded_val = call i32 @generic_round<float>, i32 %scaled_val, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 264 'call' 'rounded_val' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 265 [1/2] (5.91ns)   --->   "%scaled_val_1 = fmul i32 %dc_1, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 265 'fmul' 'scaled_val_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [2/2] (0.87ns)   --->   "%rounded_val_1 = call i32 @generic_round<float>, i32 %scaled_val_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 266 'call' 'rounded_val_1' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 267 [1/2] (5.91ns)   --->   "%scaled_val_2 = fmul i32 %dc_2, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 267 'fmul' 'scaled_val_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [2/2] (0.87ns)   --->   "%rounded_val_2 = call i32 @generic_round<float>, i32 %scaled_val_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 268 'call' 'rounded_val_2' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%dc_5 = bitcast i32 %data_9" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 269 'bitcast' 'dc_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/2] (5.91ns)   --->   "%scaled_val_3 = fmul i32 %dc_3, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 270 'fmul' 'scaled_val_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [2/2] (0.87ns)   --->   "%rounded_val_3 = call i32 @generic_round<float>, i32 %scaled_val_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 271 'call' 'rounded_val_3' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 272 [1/2] (5.91ns)   --->   "%scaled_val_4 = fmul i32 %dc_4, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 272 'fmul' 'scaled_val_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [2/2] (0.87ns)   --->   "%rounded_val_4 = call i32 @generic_round<float>, i32 %scaled_val_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 273 'call' 'rounded_val_4' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 274 [2/2] (5.91ns)   --->   "%scaled_val_5 = fmul i32 %dc_5, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 274 'fmul' 'scaled_val_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%dc_6 = bitcast i32 %data_13" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 275 'bitcast' 'dc_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%dc_7 = bitcast i32 %data_14" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 276 'bitcast' 'dc_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%dc_8 = bitcast i32 %data_15" [Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20]   --->   Operation 277 'bitcast' 'dc_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [2/2] (5.91ns)   --->   "%scaled_val_6 = fmul i32 %dc_6, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 278 'fmul' 'scaled_val_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [2/2] (5.91ns)   --->   "%scaled_val_7 = fmul i32 %dc_7, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 279 'fmul' 'scaled_val_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [2/2] (5.91ns)   --->   "%scaled_val_8 = fmul i32 %dc_8, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 280 'fmul' 'scaled_val_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.78>
ST_16 : Operation 281 [1/2] (2.44ns)   --->   "%rounded_val = call i32 @generic_round<float>, i32 %scaled_val, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 281 'call' 'rounded_val' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 282 [1/1] (1.48ns)   --->   "%x_assign_2 = call i32 @generic_fmax<float>, i32 %rounded_val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 282 'call' 'x_assign_2' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%data_19 = bitcast i32 %x_assign_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 283 'bitcast' 'data_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%x_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_19, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 284 'partselect' 'x_fp_exp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%x_fp_sig = trunc i32 %data_19" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 285 'trunc' 'x_fp_sig' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.87ns)   --->   "%icmp_ln18 = icmp_eq  i8 %x_fp_exp, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 286 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (1.13ns)   --->   "%icmp_ln18_2 = icmp_ne  i23 %x_fp_sig, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 287 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node res_18)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 288 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (1.14ns)   --->   "%ymaggreater = icmp_slt  i32 %data_19, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 289 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node res_18)   --->   "%res = select i1 %ymaggreater, i32 %x_assign_2, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 290 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_18 = select i1 %and_ln18, i32 127, i32 %res" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 291 'select' 'res_18' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 292 [1/2] (2.44ns)   --->   "%rounded_val_1 = call i32 @generic_round<float>, i32 %scaled_val_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 292 'call' 'rounded_val_1' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 293 [1/1] (1.48ns)   --->   "%x_assign_5 = call i32 @generic_fmax<float>, i32 %rounded_val_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 293 'call' 'x_assign_5' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%data_20 = bitcast i32 %x_assign_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 294 'bitcast' 'data_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%x_fp_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_20, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 295 'partselect' 'x_fp_exp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%x_fp_sig_1 = trunc i32 %data_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 296 'trunc' 'x_fp_sig_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.87ns)   --->   "%icmp_ln18_3 = icmp_eq  i8 %x_fp_exp_1, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 297 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (1.13ns)   --->   "%icmp_ln18_4 = icmp_ne  i23 %x_fp_sig_1, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 298 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node res_19)   --->   "%and_ln18_1 = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 299 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [1/1] (1.14ns)   --->   "%ymaggreater_2 = icmp_slt  i32 %data_20, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 300 'icmp' 'ymaggreater_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node res_19)   --->   "%res_2 = select i1 %ymaggreater_2, i32 %x_assign_5, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 301 'select' 'res_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_19 = select i1 %and_ln18_1, i32 127, i32 %res_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 302 'select' 'res_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 303 [1/2] (2.44ns)   --->   "%rounded_val_2 = call i32 @generic_round<float>, i32 %scaled_val_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 303 'call' 'rounded_val_2' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 304 [1/1] (1.48ns)   --->   "%x_assign_8 = call i32 @generic_fmax<float>, i32 %rounded_val_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 304 'call' 'x_assign_8' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%data_21 = bitcast i32 %x_assign_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 305 'bitcast' 'data_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%x_fp_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_21, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 306 'partselect' 'x_fp_exp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%x_fp_sig_2 = trunc i32 %data_21" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 307 'trunc' 'x_fp_sig_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.87ns)   --->   "%icmp_ln18_5 = icmp_eq  i8 %x_fp_exp_2, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 308 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/1] (1.13ns)   --->   "%icmp_ln18_6 = icmp_ne  i23 %x_fp_sig_2, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 309 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node res_20)   --->   "%and_ln18_2 = and i1 %icmp_ln18_5, i1 %icmp_ln18_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 310 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (1.14ns)   --->   "%ymaggreater_3 = icmp_slt  i32 %data_21, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 311 'icmp' 'ymaggreater_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node res_20)   --->   "%res_4 = select i1 %ymaggreater_3, i32 %x_assign_8, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 312 'select' 'res_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 313 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_20 = select i1 %and_ln18_2, i32 127, i32 %res_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 313 'select' 'res_20' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 314 [1/2] (2.44ns)   --->   "%rounded_val_3 = call i32 @generic_round<float>, i32 %scaled_val_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 314 'call' 'rounded_val_3' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 315 [1/1] (1.48ns)   --->   "%x_assign_3 = call i32 @generic_fmax<float>, i32 %rounded_val_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 315 'call' 'x_assign_3' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%data_22 = bitcast i32 %x_assign_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 316 'bitcast' 'data_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%x_fp_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_22, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 317 'partselect' 'x_fp_exp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%x_fp_sig_3 = trunc i32 %data_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 318 'trunc' 'x_fp_sig_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.87ns)   --->   "%icmp_ln18_7 = icmp_eq  i8 %x_fp_exp_3, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 319 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/1] (1.13ns)   --->   "%icmp_ln18_8 = icmp_ne  i23 %x_fp_sig_3, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 320 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node clamped_val)   --->   "%and_ln18_3 = and i1 %icmp_ln18_7, i1 %icmp_ln18_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 321 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (1.14ns)   --->   "%ymaggreater_4 = icmp_slt  i32 %data_22, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 322 'icmp' 'ymaggreater_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node clamped_val)   --->   "%res_6 = select i1 %ymaggreater_4, i32 %x_assign_3, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 323 'select' 'res_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 324 [1/1] (0.28ns) (out node of the LUT)   --->   "%clamped_val = select i1 %and_ln18_3, i32 127, i32 %res_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 324 'select' 'clamped_val' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 325 [1/2] (2.44ns)   --->   "%rounded_val_4 = call i32 @generic_round<float>, i32 %scaled_val_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 325 'call' 'rounded_val_4' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 326 [1/1] (1.48ns)   --->   "%x_assign_s = call i32 @generic_fmax<float>, i32 %rounded_val_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 326 'call' 'x_assign_s' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%data_23 = bitcast i32 %x_assign_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 327 'bitcast' 'data_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%x_fp_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_23, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 328 'partselect' 'x_fp_exp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%x_fp_sig_4 = trunc i32 %data_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 329 'trunc' 'x_fp_sig_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.87ns)   --->   "%icmp_ln18_9 = icmp_eq  i8 %x_fp_exp_4, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 330 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [1/1] (1.13ns)   --->   "%icmp_ln18_10 = icmp_ne  i23 %x_fp_sig_4, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 331 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node clamped_val_9)   --->   "%and_ln18_4 = and i1 %icmp_ln18_9, i1 %icmp_ln18_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 332 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [1/1] (1.14ns)   --->   "%ymaggreater_5 = icmp_slt  i32 %data_23, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 333 'icmp' 'ymaggreater_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node clamped_val_9)   --->   "%res_8 = select i1 %ymaggreater_5, i32 %x_assign_s, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 334 'select' 'res_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (0.28ns) (out node of the LUT)   --->   "%clamped_val_9 = select i1 %and_ln18_4, i32 127, i32 %res_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 335 'select' 'clamped_val_9' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 336 [1/2] (5.91ns)   --->   "%scaled_val_5 = fmul i32 %dc_5, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 336 'fmul' 'scaled_val_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [2/2] (0.87ns)   --->   "%rounded_val_5 = call i32 @generic_round<float>, i32 %scaled_val_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 337 'call' 'rounded_val_5' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 338 [1/2] (5.91ns)   --->   "%scaled_val_6 = fmul i32 %dc_6, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 338 'fmul' 'scaled_val_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [2/2] (0.87ns)   --->   "%rounded_val_6 = call i32 @generic_round<float>, i32 %scaled_val_6, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 339 'call' 'rounded_val_6' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 340 [1/2] (5.91ns)   --->   "%scaled_val_7 = fmul i32 %dc_7, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 340 'fmul' 'scaled_val_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [2/2] (0.87ns)   --->   "%rounded_val_7 = call i32 @generic_round<float>, i32 %scaled_val_7, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 341 'call' 'rounded_val_7' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 342 [1/2] (5.91ns)   --->   "%scaled_val_8 = fmul i32 %dc_8, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:27]   --->   Operation 342 'fmul' 'scaled_val_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [2/2] (0.87ns)   --->   "%rounded_val_8 = call i32 @generic_round<float>, i32 %scaled_val_8, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 343 'call' 'rounded_val_8' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.31>
ST_17 : Operation 344 [7/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 344 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [7/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 345 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [7/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 346 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [7/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 347 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/2] (2.44ns)   --->   "%rounded_val_5 = call i32 @generic_round<float>, i32 %scaled_val_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 348 'call' 'rounded_val_5' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 349 [1/1] (1.48ns)   --->   "%x_assign_1 = call i32 @generic_fmax<float>, i32 %rounded_val_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 349 'call' 'x_assign_1' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%data_24 = bitcast i32 %x_assign_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 350 'bitcast' 'data_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%x_fp_exp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_24, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 351 'partselect' 'x_fp_exp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%x_fp_sig_5 = trunc i32 %data_24" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 352 'trunc' 'x_fp_sig_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.87ns)   --->   "%icmp_ln18_11 = icmp_eq  i8 %x_fp_exp_5, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 353 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (1.13ns)   --->   "%icmp_ln18_12 = icmp_ne  i23 %x_fp_sig_5, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 354 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node clamped_val_10)   --->   "%and_ln18_5 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 355 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 356 [1/1] (1.14ns)   --->   "%ymaggreater_6 = icmp_slt  i32 %data_24, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 356 'icmp' 'ymaggreater_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node clamped_val_10)   --->   "%res_10 = select i1 %ymaggreater_6, i32 %x_assign_1, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 357 'select' 'res_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 358 [1/1] (0.28ns) (out node of the LUT)   --->   "%clamped_val_10 = select i1 %and_ln18_5, i32 127, i32 %res_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 358 'select' 'clamped_val_10' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 359 [1/2] (2.44ns)   --->   "%rounded_val_6 = call i32 @generic_round<float>, i32 %scaled_val_6, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 359 'call' 'rounded_val_6' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 360 [1/1] (1.48ns)   --->   "%x_assign_4 = call i32 @generic_fmax<float>, i32 %rounded_val_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 360 'call' 'x_assign_4' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%data_25 = bitcast i32 %x_assign_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 361 'bitcast' 'data_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%x_fp_exp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_25, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 362 'partselect' 'x_fp_exp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%x_fp_sig_6 = trunc i32 %data_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 363 'trunc' 'x_fp_sig_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.87ns)   --->   "%icmp_ln18_13 = icmp_eq  i8 %x_fp_exp_6, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 364 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 365 [1/1] (1.13ns)   --->   "%icmp_ln18_14 = icmp_ne  i23 %x_fp_sig_6, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 365 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node res_21)   --->   "%and_ln18_6 = and i1 %icmp_ln18_13, i1 %icmp_ln18_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 366 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (1.14ns)   --->   "%ymaggreater_7 = icmp_slt  i32 %data_25, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 367 'icmp' 'ymaggreater_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node res_21)   --->   "%res_12 = select i1 %ymaggreater_7, i32 %x_assign_4, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 368 'select' 'res_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 369 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_21 = select i1 %and_ln18_6, i32 127, i32 %res_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 369 'select' 'res_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 370 [1/2] (2.44ns)   --->   "%rounded_val_7 = call i32 @generic_round<float>, i32 %scaled_val_7, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 370 'call' 'rounded_val_7' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 371 [1/1] (1.48ns)   --->   "%x_assign_6 = call i32 @generic_fmax<float>, i32 %rounded_val_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 371 'call' 'x_assign_6' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%data_26 = bitcast i32 %x_assign_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 372 'bitcast' 'data_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%x_fp_exp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_26, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 373 'partselect' 'x_fp_exp_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%x_fp_sig_7 = trunc i32 %data_26" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 374 'trunc' 'x_fp_sig_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.87ns)   --->   "%icmp_ln18_15 = icmp_eq  i8 %x_fp_exp_7, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 375 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 376 [1/1] (1.13ns)   --->   "%icmp_ln18_16 = icmp_ne  i23 %x_fp_sig_7, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 376 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node res_22)   --->   "%and_ln18_7 = and i1 %icmp_ln18_15, i1 %icmp_ln18_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 377 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [1/1] (1.14ns)   --->   "%ymaggreater_8 = icmp_slt  i32 %data_26, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 378 'icmp' 'ymaggreater_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node res_22)   --->   "%res_14 = select i1 %ymaggreater_8, i32 %x_assign_6, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 379 'select' 'res_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 380 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_22 = select i1 %and_ln18_7, i32 127, i32 %res_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 380 'select' 'res_22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 381 [1/2] (2.44ns)   --->   "%rounded_val_8 = call i32 @generic_round<float>, i32 %scaled_val_8, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28]   --->   Operation 381 'call' 'rounded_val_8' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 382 [1/1] (1.48ns)   --->   "%x_assign_7 = call i32 @generic_fmax<float>, i32 %rounded_val_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 382 'call' 'x_assign_7' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%data_27 = bitcast i32 %x_assign_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 383 'bitcast' 'data_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%x_fp_exp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_27, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 384 'partselect' 'x_fp_exp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%x_fp_sig_8 = trunc i32 %data_27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 385 'trunc' 'x_fp_sig_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.87ns)   --->   "%icmp_ln18_17 = icmp_eq  i8 %x_fp_exp_8, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 386 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [1/1] (1.13ns)   --->   "%icmp_ln18_18 = icmp_ne  i23 %x_fp_sig_8, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 387 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node res_23)   --->   "%and_ln18_8 = and i1 %icmp_ln18_17, i1 %icmp_ln18_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 388 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [1/1] (1.14ns)   --->   "%ymaggreater_9 = icmp_slt  i32 %data_27, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 389 'icmp' 'ymaggreater_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node res_23)   --->   "%res_16 = select i1 %ymaggreater_9, i32 %x_assign_7, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 390 'select' 'res_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 391 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_23 = select i1 %and_ln18_8, i32 127, i32 %res_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:29]   --->   Operation 391 'select' 'res_23' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.31>
ST_18 : Operation 392 [6/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 392 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 393 [6/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 393 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 394 [6/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 394 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 395 [6/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 395 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 396 [7/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 396 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [7/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 397 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [7/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 398 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 399 [7/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 399 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 400 [7/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 400 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.31>
ST_19 : Operation 401 [5/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 401 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 402 [5/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 402 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 403 [5/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 403 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 404 [5/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 404 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 405 [6/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 405 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 406 [6/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 406 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 407 [6/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 407 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 408 [6/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 408 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 409 [6/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 409 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.31>
ST_20 : Operation 410 [4/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 410 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 411 [4/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 411 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 412 [4/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 412 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 413 [4/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 413 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 414 [5/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 414 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [5/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 415 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 416 [5/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 416 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 417 [5/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 417 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 418 [5/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 418 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.31>
ST_21 : Operation 419 [3/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 419 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 420 [3/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 420 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [3/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 421 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [3/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 422 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [4/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 423 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [4/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 424 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [4/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 425 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 426 [4/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 426 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 427 [4/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 427 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.31>
ST_22 : Operation 428 [2/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 428 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 429 [2/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 429 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 430 [2/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 430 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 431 [2/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 431 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [3/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 432 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [3/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 433 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [3/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 434 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 435 [3/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 435 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [3/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 436 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 437 [1/7] (6.31ns)   --->   "%div = fdiv i32 %res_18, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 437 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [1/7] (6.31ns)   --->   "%div10_s = fdiv i32 %res_19, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 438 'fdiv' 'div10_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [1/7] (6.31ns)   --->   "%div10_3 = fdiv i32 %res_20, i32 %scale" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 439 'fdiv' 'div10_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [1/7] (6.31ns)   --->   "%div10_1 = fdiv i32 %clamped_val, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 440 'fdiv' 'div10_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [2/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 441 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [2/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 442 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [2/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 443 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [2/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 444 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [2/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 445 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %div" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 446 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 0" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 447 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i2 %output_0_addr" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 448 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %div10_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 449 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 450 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 451 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_1, i2 %output_0_addr_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 451 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i32 %div10_s" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 452 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 0" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 453 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_3, i2 %output_1_addr" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 454 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_23 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln30_6 = bitcast i32 %div10_3" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 455 'bitcast' 'bitcast_ln30_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 456 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 0" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 456 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 457 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_6, i2 %output_2_addr" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 457 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0" [Activation_quantzation/src/activation_quant.cpp:14]   --->   Operation 458 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Activation_quantzation/src/activation_quant.cpp:10]   --->   Operation 459 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 460 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_0"   --->   Operation 461 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 462 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 463 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1"   --->   Operation 463 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 464 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 465 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_2"   --->   Operation 465 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 467 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_0"   --->   Operation 467 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 468 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 468 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 469 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1"   --->   Operation 469 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 470 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_2"   --->   Operation 471 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 472 [1/7] (6.31ns)   --->   "%div10_1_1 = fdiv i32 %clamped_val_9, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 472 'fdiv' 'div10_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 473 [1/7] (6.31ns)   --->   "%div10_1_2 = fdiv i32 %clamped_val_10, i32 %scale_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 473 'fdiv' 'div10_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 474 [1/7] (6.31ns)   --->   "%div10_2 = fdiv i32 %res_21, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 474 'fdiv' 'div10_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 475 [1/7] (6.31ns)   --->   "%div10_2_1 = fdiv i32 %res_22, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 475 'fdiv' 'div10_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [1/7] (6.31ns)   --->   "%div10_2_2 = fdiv i32 %res_23, i32 %scale_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 476 'fdiv' 'div10_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %div10_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 477 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 478 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_2, i2 %output_0_addr_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 479 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln30_4 = bitcast i32 %div10_1_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 480 'bitcast' 'bitcast_ln30_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%output_1_addr_1 = getelementptr i32 %output_1, i64 0, i64 1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 481 'getelementptr' 'output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_4, i2 %output_1_addr_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 482 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln30_5 = bitcast i32 %div10_2_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 483 'bitcast' 'bitcast_ln30_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "%output_1_addr_2 = getelementptr i32 %output_1, i64 0, i64 2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 484 'getelementptr' 'output_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 485 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_5, i2 %output_1_addr_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 485 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln30_7 = bitcast i32 %div10_1_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 486 'bitcast' 'bitcast_ln30_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "%output_2_addr_1 = getelementptr i32 %output_2, i64 0, i64 1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 487 'getelementptr' 'output_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_7, i2 %output_2_addr_1" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 488 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln30_8 = bitcast i32 %div10_2_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 489 'bitcast' 'bitcast_ln30_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%output_2_addr_2 = getelementptr i32 %output_2, i64 0, i64 2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 490 'getelementptr' 'output_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 491 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_8, i2 %output_2_addr_2" [Activation_quantzation/src/activation_quant.cpp:30]   --->   Operation 491 'store' 'store_ln30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [Activation_quantzation/src/activation_quant.cpp:33]   --->   Operation 492 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('input_0_addr', Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20) [23]  (0.000 ns)
	'load' operation 32 bit ('data', Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20) on array 'input_0' [24]  (0.730 ns)

 <State 2>: 2.643ns
The critical path consists of the following:
	'load' operation 32 bit ('data', Activation_quantzation/src/activation_quant.h:15->Activation_quantzation/src/activation_quant.cpp:20) on array 'input_0' [24]  (0.730 ns)
	'fcmp' operation 1 bit ('tmp_2', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [34]  (1.913 ns)

 <State 3>: 4.112ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [34]  (1.913 ns)
	'and' operation 1 bit ('and_ln16', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [35]  (0.000 ns)
	'select' operation 32 bit ('max_val', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [36]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_6', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [55]  (1.913 ns)

 <State 4>: 4.260ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_6', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [55]  (1.913 ns)
	'and' operation 1 bit ('and_ln16_2', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [56]  (0.148 ns)
	'select' operation 32 bit ('max_val', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [57]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_s', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [76]  (1.913 ns)

 <State 5>: 4.260ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [76]  (1.913 ns)
	'and' operation 1 bit ('and_ln16_4', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [77]  (0.148 ns)
	'select' operation 32 bit ('max_val', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [78]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_7', Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21) [85]  (1.913 ns)

 <State 6>: 4.260ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_27', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [286]  (1.913 ns)
	'and' operation 1 bit ('and_ln16_14', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [287]  (0.148 ns)
	'select' operation 32 bit ('max_val', Activation_quantzation/src/activation_quant.h:16->Activation_quantzation/src/activation_quant.cpp:20) [288]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_29', Activation_quantzation/src/activation_quant.h:25->Activation_quantzation/src/activation_quant.cpp:21) [295]  (1.913 ns)

 <State 7>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 8>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 9>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 10>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 11>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 12>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 13>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [88]  (6.313 ns)

 <State 14>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('scale', Activation_quantzation/src/activation_quant.cpp:21) [298]  (6.313 ns)

 <State 15>: 6.785ns
The critical path consists of the following:
	'fmul' operation 32 bit ('scaled_val', Activation_quantzation/src/activation_quant.cpp:27) [89]  (5.914 ns)
	'call' operation 32 bit ('rounded_val', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28) to 'generic_round<float>' [90]  (0.871 ns)

 <State 16>: 6.785ns
The critical path consists of the following:
	'fmul' operation 32 bit ('scaled_val_5', Activation_quantzation/src/activation_quant.cpp:27) [220]  (5.914 ns)
	'call' operation 32 bit ('rounded_val_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Activation_quantzation/src/activation_quant.cpp:28) to 'generic_round<float>' [221]  (0.871 ns)

 <State 17>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)

 <State 18>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)

 <State 19>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)

 <State 20>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)

 <State 21>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)

 <State 22>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)

 <State 23>: 7.043ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', Activation_quantzation/src/activation_quant.cpp:30) [101]  (6.313 ns)
	'store' operation 0 bit ('store_ln30', Activation_quantzation/src/activation_quant.cpp:30) of variable 'bitcast_ln30', Activation_quantzation/src/activation_quant.cpp:30 on array 'output_0' [340]  (0.730 ns)

 <State 24>: 7.043ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div10_2', Activation_quantzation/src/activation_quant.cpp:30) [311]  (6.313 ns)
	'store' operation 0 bit ('store_ln30', Activation_quantzation/src/activation_quant.cpp:30) of variable 'bitcast_ln30_2', Activation_quantzation/src/activation_quant.cpp:30 on array 'output_0' [346]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
