# Reading pref.tcl
# do sum4b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/2020-2/electronica\ digital\ l/github/lab00-jomolinam/quartus/sum4b {C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum1b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:53 on Sep 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b" C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum1b.v 
# -- Compiling module sum1b
# 
# Top level modules:
# 	sum1b
# End time: 19:38:54 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/2020-2/electronica\ digital\ l/github/lab00-jomolinam/quartus/sum4b {C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:54 on Sep 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b" C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v 
# -- Compiling module sum4b
# 
# Top level modules:
# 	sum4b
# End time: 19:38:54 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/2020-2/electronica\ digital\ l/github/lab00-jomolinam/quartus/sum4b {C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:54 on Sep 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b" C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b_TB.v 
# -- Compiling module sum4b_TB
# 
# Top level modules:
# 	sum4b_TB
# End time: 19:38:54 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sum4b_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sum4b_TB 
# Start time: 19:38:55 on Sep 22,2020
# Loading work.sum4b_TB
# Loading work.sum4b
# Loading work.sum1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /sum4b_TB/cn/s0 File: C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v Line: 12
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b_TB.v(22)
#    Time: 19 ns  Iteration: 0  Instance: /sum4b_TB
# Break in Module sum4b_TB at C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b_TB.v line 22
# End time: 21:17:29 on Sep 22,2020, Elapsed time: 1:38:34
# Errors: 0, Warnings: 1
