<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Radar_Serial.clk" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/On Chip Memory,Library/Interface Protocols,Library/DSP,Library,Library/University Program,Library/Basic Functions/Configuration and Programming,Library/DSP/Video and Image Processing,Library/Interface Protocols/Ethernet/Reference Design Components,Library/University Program/Audio &amp; Video/Video,Library/University Program/Audio &amp; Video,Library/Interface Protocols/PCI Express,Library/University Program/Clock,Library/Basic Functions/Simulation; Debug and Verification,Library/Qsys Interconnect/Interrupt,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Basic Functions,Library/Basic Functions/Clocks; PLLs and Resets,Library/Processors and Peripherals/Embedded Processors,Project,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Processors and Peripherals,Library/Qsys Interconnect,Library/Basic Functions/Bridges and Adaptors,Library/Processors and Peripherals/Hard Processor Systems,Library/Basic Functions/Bridges and Adaptors/Clock,Library/Interface Protocols/Ethernet,Library/Interface Protocols/Audio &amp; Video" />
 <window width="1936" height="1048" x="380" y="41" />
 <generation synthesis="VHDL" simulation="VHDL" />
</preferences>
