$comment
	File created using the following command:
		vcd file div_decoder.msim.vcd -direction
$end
$date
	Sat Sep 13 14:11:23 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module div_decoder_vlg_vec_tst $end
$var reg 3 ! fsel [2:0] $end
$var wire 1 " dout [31] $end
$var wire 1 # dout [30] $end
$var wire 1 $ dout [29] $end
$var wire 1 % dout [28] $end
$var wire 1 & dout [27] $end
$var wire 1 ' dout [26] $end
$var wire 1 ( dout [25] $end
$var wire 1 ) dout [24] $end
$var wire 1 * dout [23] $end
$var wire 1 + dout [22] $end
$var wire 1 , dout [21] $end
$var wire 1 - dout [20] $end
$var wire 1 . dout [19] $end
$var wire 1 / dout [18] $end
$var wire 1 0 dout [17] $end
$var wire 1 1 dout [16] $end
$var wire 1 2 dout [15] $end
$var wire 1 3 dout [14] $end
$var wire 1 4 dout [13] $end
$var wire 1 5 dout [12] $end
$var wire 1 6 dout [11] $end
$var wire 1 7 dout [10] $end
$var wire 1 8 dout [9] $end
$var wire 1 9 dout [8] $end
$var wire 1 : dout [7] $end
$var wire 1 ; dout [6] $end
$var wire 1 < dout [5] $end
$var wire 1 = dout [4] $end
$var wire 1 > dout [3] $end
$var wire 1 ? dout [2] $end
$var wire 1 @ dout [1] $end
$var wire 1 A dout [0] $end
$var wire 1 B sampler $end
$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var tri1 1 F devclrn $end
$var tri1 1 G devpor $end
$var tri1 1 H devoe $end
$var wire 1 I dout[0]~output_o $end
$var wire 1 J dout[1]~output_o $end
$var wire 1 K dout[2]~output_o $end
$var wire 1 L dout[3]~output_o $end
$var wire 1 M dout[4]~output_o $end
$var wire 1 N dout[5]~output_o $end
$var wire 1 O dout[6]~output_o $end
$var wire 1 P dout[7]~output_o $end
$var wire 1 Q dout[8]~output_o $end
$var wire 1 R dout[9]~output_o $end
$var wire 1 S dout[10]~output_o $end
$var wire 1 T dout[11]~output_o $end
$var wire 1 U dout[12]~output_o $end
$var wire 1 V dout[13]~output_o $end
$var wire 1 W dout[14]~output_o $end
$var wire 1 X dout[15]~output_o $end
$var wire 1 Y dout[16]~output_o $end
$var wire 1 Z dout[17]~output_o $end
$var wire 1 [ dout[18]~output_o $end
$var wire 1 \ dout[19]~output_o $end
$var wire 1 ] dout[20]~output_o $end
$var wire 1 ^ dout[21]~output_o $end
$var wire 1 _ dout[22]~output_o $end
$var wire 1 ` dout[23]~output_o $end
$var wire 1 a dout[24]~output_o $end
$var wire 1 b dout[25]~output_o $end
$var wire 1 c dout[26]~output_o $end
$var wire 1 d dout[27]~output_o $end
$var wire 1 e dout[28]~output_o $end
$var wire 1 f dout[29]~output_o $end
$var wire 1 g dout[30]~output_o $end
$var wire 1 h dout[31]~output_o $end
$var wire 1 i fsel[2]~input_o $end
$var wire 1 j fsel[0]~input_o $end
$var wire 1 k fsel[1]~input_o $end
$var wire 1 l Decoder0~0_combout $end
$var wire 1 m Decoder0~1_combout $end
$var wire 1 n Decoder0~2_combout $end
$var wire 1 o Decoder0~3_combout $end
$var wire 1 p Decoder0~4_combout $end
$var wire 1 q Decoder0~5_combout $end
$var wire 1 r Decoder0~6_combout $end
$var wire 1 s Decoder0~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0A
0@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
xB
0C
1D
xE
1F
1G
1H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
0s
$end
#10000
b1 !
1j
0B
1m
0l
1L
0K
1>
0?
#20000
b11 !
b10 !
0j
1k
1B
1n
0m
1M
0L
1=
0>
#30000
b11 !
1j
0B
1o
0n
1N
0M
1<
0=
#40000
b111 !
b101 !
b100 !
0j
0k
1i
1B
1p
0o
1O
0N
1;
0<
#50000
b101 !
1j
0B
1q
0p
1P
0O
1:
0;
#60000
b111 !
b110 !
0j
1k
1B
1r
0q
1Q
0P
19
0:
#70000
b111 !
1j
0B
1s
0r
1R
0Q
18
09
#80000
b11 !
b1 !
b0 !
0j
0k
0i
1B
0s
1l
0R
1K
08
1?
#1000000
