Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:26:44 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 boundcont01/addrind_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.739%)  route 0.369ns (74.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.617     2.010    boundcont01/tm3_clk_v0_IBUF_BUFG
    SLICE_X108Y151                                                    r  boundcont01/addrind_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDRE (Prop_fdre_C_Q)         0.100     2.110 r  boundcont01/addrind_reg[2]/Q
                         net (fo=1, estimated)        0.106     2.216    offsettable/ramblock/single_port_ram/O18[2]
    SLICE_X108Y149                                                    r  offsettable/ramblock/single_port_ram/mem_reg_i_8/I5
    SLICE_X108Y149       LUT6 (Prop_lut6_I5_O)        0.028     2.244 r  offsettable/ramblock/single_port_ram/mem_reg_i_8/O
                         net (fo=1, estimated)        0.263     2.507    offsettable/ramblock/single_port_ram/saddr[2]
    RAMB36_X7Y28         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.886     2.513    offsettable/ramblock/single_port_ram/tm3_clk_v0_IBUF_BUFG
    RAMB36_X7Y28                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.243     2.270    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.453    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 boundcont10/addrind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.287%)  route 0.446ns (77.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.617     2.010    boundcont10/tm3_clk_v0_IBUF_BUFG
    SLICE_X108Y150                                                    r  boundcont10/addrind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y150       FDRE (Prop_fdre_C_Q)         0.100     2.110 r  boundcont10/addrind_reg[1]/Q
                         net (fo=1, estimated)        0.184     2.293    offsettable/ramblock/single_port_ram/O19[1]
    SLICE_X108Y148                                                    r  offsettable/ramblock/single_port_ram/mem_reg_i_9/I4
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.028     2.321 r  offsettable/ramblock/single_port_ram/mem_reg_i_9/O
                         net (fo=1, estimated)        0.263     2.584    offsettable/ramblock/single_port_ram/saddr[1]
    RAMB36_X7Y28         RAMB36E1                                     r  offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.886     2.513    offsettable/ramblock/single_port_ram/tm3_clk_v0_IBUF_BUFG
    RAMB36_X7Y28                                                      r  offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.243     2.270    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.453    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 oldresultid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.157ns (75.782%)  route 0.050ns (24.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.607     2.000    tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y179                                                    r  oldresultid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y179       FDRE (Prop_fdre_C_Q)         0.091     2.091 r  oldresultid_reg[0]/Q
                         net (fo=1, estimated)        0.050     2.141    ri/I56[0]
    SLICE_X107Y179                                                    r  ri/reset_i_1/I3
    SLICE_X107Y179       LUT4 (Prop_lut4_I3_O)        0.066     2.207 r  ri/reset_i_1/O
                         net (fo=1, routed)           0.000     2.207    n_151_ri
    SLICE_X107Y179       FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.807     2.434    tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y179                                                    r  reset_reg/C
                         clock pessimism             -0.423     2.012    
    SLICE_X107Y179       FDRE (Hold_fdre_C_D)         0.060     2.072    reset_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 st/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.043%)  route 0.085ns (39.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.622     2.015    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y178                                                    r  st/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y178       FDRE (Prop_fdre_C_Q)         0.100     2.115 r  st/data0_reg[5]/Q
                         net (fo=2, estimated)        0.085     2.200    ri/I39[2]
    SLICE_X117Y178                                                    r  ri/data1[5]_i_1/I5
    SLICE_X117Y178       LUT6 (Prop_lut6_I5_O)        0.028     2.228 r  ri/data1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.228    st/I32[2]
    SLICE_X117Y178       FDRE                                         r  st/data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.823     2.450    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y178                                                    r  st/data1_reg[5]/C
                         clock pessimism             -0.424     2.027    
    SLICE_X117Y178       FDRE (Hold_fdre_C_D)         0.060     2.087    st/data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 st/key2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.073%)  route 0.089ns (40.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.629     2.022    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y187                                                    r  st/key2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y187       FDRE (Prop_fdre_C_Q)         0.100     2.122 r  st/key2_reg[31]/Q
                         net (fo=3, estimated)        0.089     2.210    st/O12[31]
    SLICE_X117Y187                                                    r  st/key3[31]_i_1/I2
    SLICE_X117Y187       LUT3 (Prop_lut3_I2_O)        0.028     2.238 r  st/key3[31]_i_1/O
                         net (fo=1, routed)           0.000     2.238    st/n_24_key3[31]_i_1
    SLICE_X117Y187       FDRE                                         r  st/key3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.830     2.457    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y187                                                    r  st/key3_reg[31]/C
                         clock pessimism             -0.424     2.034    
    SLICE_X117Y187       FDRE (Hold_fdre_C_D)         0.061     2.095    st/key3_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 lh01/ram/mem1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lh01/ram/mem2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.059%)  route 0.100ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.608     2.001    lh01/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y169                                                    r  lh01/ram/mem1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y169       FDRE (Prop_fdre_C_Q)         0.100     2.101 r  lh01/ram/mem1_reg[8]/Q
                         net (fo=1, estimated)        0.100     2.200    lh01/ram/I11[8]
    SLICE_X107Y169       FDRE                                         r  lh01/ram/mem2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.808     2.435    lh01/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X107Y169                                                    r  lh01/ram/mem2_reg[8]/C
                         clock pessimism             -0.423     2.013    
    SLICE_X107Y169       FDRE (Hold_fdre_C_D)         0.043     2.056    lh01/ram/mem2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 st/key2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.289%)  route 0.092ns (41.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.628     2.021    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y186                                                    r  st/key2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y186       FDRE (Prop_fdre_C_Q)         0.100     2.121 r  st/key2_reg[4]/Q
                         net (fo=3, estimated)        0.092     2.212    st/O12[4]
    SLICE_X116Y186                                                    r  st/key3[4]_i_1/I2
    SLICE_X116Y186       LUT3 (Prop_lut3_I2_O)        0.028     2.240 r  st/key3[4]_i_1/O
                         net (fo=1, routed)           0.000     2.240    st/n_24_key3[4]_i_1
    SLICE_X116Y186       FDRE                                         r  st/key3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.829     2.456    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y186                                                    r  st/key3_reg[4]/C
                         clock pessimism             -0.424     2.033    
    SLICE_X116Y186       FDRE (Hold_fdre_C_D)         0.061     2.094    st/key3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 lh02/ram/mem1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lh02/ram/mem2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.624%)  route 0.102ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.614     2.007    lh02/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y165                                                    r  lh02/ram/mem1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y165       FDRE (Prop_fdre_C_Q)         0.100     2.107 r  lh02/ram/mem1_reg[1]/Q
                         net (fo=1, estimated)        0.102     2.208    lh02/ram/I13[1]
    SLICE_X111Y164       FDRE                                         r  lh02/ram/mem2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.815     2.442    lh02/ram/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y164                                                    r  lh02/ram/mem2_reg[1]/C
                         clock pessimism             -0.423     2.020    
    SLICE_X111Y164       FDRE (Hold_fdre_C_D)         0.041     2.061    lh02/ram/mem2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 st/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.142%)  route 0.144ns (52.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.621     2.014    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y177                                                    r  st/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y177       FDRE (Prop_fdre_C_Q)         0.100     2.114 r  st/data0_reg[6]/Q
                         net (fo=2, estimated)        0.144     2.257    ri/I39[3]
    SLICE_X118Y178                                                    r  ri/data1[6]_i_1/I5
    SLICE_X118Y178       LUT6 (Prop_lut6_I5_O)        0.028     2.285 r  ri/data1[6]_i_1/O
                         net (fo=1, routed)           0.000     2.285    st/I32[3]
    SLICE_X118Y178       FDRE                                         r  st/data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.823     2.450    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X118Y178                                                    r  st/data1_reg[6]/C
                         clock pessimism             -0.403     2.048    
    SLICE_X118Y178       FDRE (Hold_fdre_C_D)         0.087     2.135    st/data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 restransinst/hit10al_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            restransinst/hit10al_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.488%)  route 0.103ns (44.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.631     2.024    restransinst/tm3_clk_v0_IBUF_BUFG
    SLICE_X115Y158                                                    r  restransinst/hit10al_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.100     2.124 r  restransinst/hit10al_reg/Q
                         net (fo=2, estimated)        0.103     2.226    restransinst/n_24_hit10al_reg
    SLICE_X115Y158                                                    r  restransinst/hit10al_i_1/I3
    SLICE_X115Y158       LUT4 (Prop_lut4_I3_O)        0.028     2.254 r  restransinst/hit10al_i_1/O
                         net (fo=1, routed)           0.000     2.254    restransinst/n_24_hit10al_i_1
    SLICE_X115Y158       FDRE                                         r  restransinst/hit10al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     0.833     2.460    restransinst/tm3_clk_v0_IBUF_BUFG
    SLICE_X115Y158                                                    r  restransinst/hit10al_reg/C
                         clock pessimism             -0.424     2.037    
    SLICE_X115Y158       FDRE (Hold_fdre_C_D)         0.060     2.097    restransinst/hit10al_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.158    




