`timescale 1ns/1ns
module DFFWRwAlways(input d, rst, clk, output reg q);
	always@(negedge clk) begin
		if(rst)
			q <= 1'b0;
		else
			q <= d;
	end
endmodule
	
