

================================================================
== Synthesis Summary Report of 'max_pooling_fprop2'
================================================================
+ General Information: 
    * Date:           Fri Mar 14 16:55:44 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        prj
    * Solution:       max_pooling_fprop2_sol (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu19p-fsvb3824-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                       Modules                      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |         |            |            |     |
    |                       & Loops                      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ max_pooling_fprop2                                |  Timing|  -0.57|        -|       -|         -|        -|     -|        no|     -|  61 (1%)|  5908 (~0%)|  6845 (~0%)|    -|
    | o VITIS_LOOP_230_1                                 |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|        -|           -|           -|    -|
    |  o VITIS_LOOP_232_2                                |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|        -|           -|           -|    -|
    |   o VITIS_LOOP_234_3                               |       -|   2.41|        -|       -|        92|        -|     -|        no|     -|        -|           -|           -|    -|
    |    + max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4  |  Timing|  -0.57|       17|  56.100|         -|       17|     -|        no|     -|  1 (~0%)|   835 (~0%)|   792 (~0%)|    -|
    |     o VITIS_LOOP_237_4                             |      II|   2.41|       15|  49.500|        10|        6|     2|       yes|     -|        -|           -|           -|    -|
    +----------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------------------+-----------+----------+
| Port                                  | Direction | Bitwidth |
+---------------------------------------+-----------+----------+
| c3_conv_layer2_W_address0             | out       | 16       |
| c3_conv_layer2_W_address1             | out       | 16       |
| c3_conv_layer2_W_d0                   | out       | 64       |
| c3_conv_layer2_W_d1                   | out       | 64       |
| c3_conv_layer2_W_q0                   | in        | 64       |
| c3_conv_layer2_W_q1                   | in        | 64       |
| c3_conv_layer2_b_address0             | out       | 7        |
| c3_conv_layer2_b_address1             | out       | 7        |
| c3_conv_layer2_b_d0                   | out       | 64       |
| c3_conv_layer2_b_d1                   | out       | 64       |
| c3_conv_layer2_b_q0                   | in        | 64       |
| c3_conv_layer2_b_q1                   | in        | 64       |
| c3_conv_layer2_dW_address0            | out       | 16       |
| c3_conv_layer2_dW_address1            | out       | 16       |
| c3_conv_layer2_dW_d0                  | out       | 64       |
| c3_conv_layer2_dW_d1                  | out       | 64       |
| c3_conv_layer2_dW_q0                  | in        | 64       |
| c3_conv_layer2_dW_q1                  | in        | 64       |
| c3_conv_layer2_data_address0          | out       | 17       |
| c3_conv_layer2_data_address1          | out       | 17       |
| c3_conv_layer2_data_q0                | in        | 64       |
| c3_conv_layer2_data_q1                | in        | 64       |
| c3_conv_layer2_db_address0            | out       | 7        |
| c3_conv_layer2_db_address1            | out       | 7        |
| c3_conv_layer2_db_d0                  | out       | 64       |
| c3_conv_layer2_db_d1                  | out       | 64       |
| c3_conv_layer2_db_q0                  | in        | 64       |
| c3_conv_layer2_db_q1                  | in        | 64       |
| c3_conv_layer2_error_address0         | out       | 17       |
| c3_conv_layer2_error_address1         | out       | 17       |
| c3_conv_layer2_error_d0               | out       | 64       |
| c3_conv_layer2_error_d1               | out       | 64       |
| c3_conv_layer2_error_q0               | in        | 64       |
| c3_conv_layer2_error_q1               | in        | 64       |
| c3_conv_layer2_map_common_address0    | out       | 10       |
| c3_conv_layer2_map_common_address1    | out       | 10       |
| c3_conv_layer2_map_common_d0          | out       | 64       |
| c3_conv_layer2_map_common_d1          | out       | 64       |
| c3_conv_layer2_map_common_q0          | in        | 64       |
| c3_conv_layer2_map_common_q1          | in        | 64       |
| s4_pooling_layer2_W_address0          | out       | 16       |
| s4_pooling_layer2_W_address1          | out       | 16       |
| s4_pooling_layer2_W_d0                | out       | 64       |
| s4_pooling_layer2_W_d1                | out       | 64       |
| s4_pooling_layer2_W_q0                | in        | 64       |
| s4_pooling_layer2_W_q1                | in        | 64       |
| s4_pooling_layer2_b_address0          | out       | 7        |
| s4_pooling_layer2_b_address1          | out       | 7        |
| s4_pooling_layer2_b_d0                | out       | 64       |
| s4_pooling_layer2_b_d1                | out       | 64       |
| s4_pooling_layer2_b_q0                | in        | 64       |
| s4_pooling_layer2_b_q1                | in        | 64       |
| s4_pooling_layer2_dW_address0         | out       | 16       |
| s4_pooling_layer2_dW_address1         | out       | 16       |
| s4_pooling_layer2_dW_d0               | out       | 64       |
| s4_pooling_layer2_dW_d1               | out       | 64       |
| s4_pooling_layer2_dW_q0               | in        | 64       |
| s4_pooling_layer2_dW_q1               | in        | 64       |
| s4_pooling_layer2_data_address0       | out       | 17       |
| s4_pooling_layer2_data_d0             | out       | 64       |
| s4_pooling_layer2_db_address0         | out       | 7        |
| s4_pooling_layer2_db_address1         | out       | 7        |
| s4_pooling_layer2_db_d0               | out       | 64       |
| s4_pooling_layer2_db_d1               | out       | 64       |
| s4_pooling_layer2_db_q0               | in        | 64       |
| s4_pooling_layer2_db_q1               | in        | 64       |
| s4_pooling_layer2_error_address0      | out       | 17       |
| s4_pooling_layer2_error_address1      | out       | 17       |
| s4_pooling_layer2_error_d0            | out       | 64       |
| s4_pooling_layer2_error_d1            | out       | 64       |
| s4_pooling_layer2_error_q0            | in        | 64       |
| s4_pooling_layer2_error_q1            | in        | 64       |
| s4_pooling_layer2_map_common_address0 | out       | 10       |
| s4_pooling_layer2_map_common_address1 | out       | 10       |
| s4_pooling_layer2_map_common_d0       | out       | 64       |
| s4_pooling_layer2_map_common_d1       | out       | 64       |
| s4_pooling_layer2_map_common_q0       | in        | 64       |
| s4_pooling_layer2_map_common_q1       | in        | 64       |
+---------------------------------------+-----------+----------+

* Other Ports
+--------------------------------+---------+-----------+----------+
| Port                           | Mode    | Direction | Bitwidth |
+--------------------------------+---------+-----------+----------+
| ap_core                        | ap_none | in        | 8        |
| ap_parent                      | ap_none | in        | 8        |
| ap_part                        | ap_none | in        | 8        |
| c3_conv_layer1_kernel_count    | ap_none | in        | 32       |
| c3_conv_layer1_kernel_h        | ap_none | in        | 32       |
| c3_conv_layer1_kernel_w        | ap_none | in        | 32       |
| c3_conv_layer1_map_count       | ap_none | in        | 32       |
| c3_conv_layer1_map_h           | ap_none | in        | 32       |
| c3_conv_layer1_map_w           | ap_none | in        | 32       |
| s4_pooling_layer1_kernel_count | ap_none | in        | 32       |
| s4_pooling_layer1_kernel_h     | ap_none | in        | 32       |
| s4_pooling_layer1_kernel_w     | ap_none | in        | 32       |
| s4_pooling_layer1_map_count    | ap_none | in        | 32       |
| s4_pooling_layer1_map_h        | ap_none | in        | 32       |
| s4_pooling_layer1_map_w        | ap_none | in        | 32       |
+--------------------------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+-------------+-----------------------------------+
| Interface | Type        | Ports                             |
+-----------+-------------+-----------------------------------+
| ap_ce     | clockenable | ap_ce                             |
| ap_clk    | clock       | ap_clk                            |
| ap_rst    | reset       | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs  | ap_done ap_idle ap_ready ap_start |
+-----------+-------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| ap_core           | in        | unsigned char |
| ap_part           | in        | unsigned char |
| ap_parent         | in        | unsigned char |
| c3_conv_layer1    | in        | _Layer1*      |
| c3_conv_layer2    | in        | _Layer2*      |
| s4_pooling_layer1 | in        | _Layer1*      |
| s4_pooling_layer2 | out       | _Layer2*      |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+---------------------------------------+---------+----------+
| Argument          | HW Interface                          | HW Type | HW Usage |
+-------------------+---------------------------------------+---------+----------+
| ap_core           | ap_core                               | port    |          |
| ap_part           | ap_part                               | port    |          |
| ap_parent         | ap_parent                             | port    |          |
| c3_conv_layer1    | c3_conv_layer1_map_w                  | port    |          |
| c3_conv_layer1    | c3_conv_layer1_map_h                  | port    |          |
| c3_conv_layer1    | c3_conv_layer1_map_count              | port    |          |
| c3_conv_layer1    | c3_conv_layer1_kernel_w               | port    |          |
| c3_conv_layer1    | c3_conv_layer1_kernel_h               | port    |          |
| c3_conv_layer1    | c3_conv_layer1_kernel_count           | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_address0          | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_data_ce0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_q0                | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_address1          | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_data_ce1               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_q1                | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_address0         | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_error_ce0              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_we0              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_d0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_q0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_address1         | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_error_ce1              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_we1              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_d1               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_q1               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_address0             | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_b_ce0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_we0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_d0                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_q0                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_address1             | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_b_ce1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_we1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_d1                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_q1                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_address0            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_db_ce0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_we0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_d0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_q0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_address1            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_db_ce1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_we1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_d1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_q1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_address0             | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_W_ce0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_we0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_d0                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_q0                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_address1             | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_W_ce1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_we1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_d1                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_q1                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_address0            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_dW_ce0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_we0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_d0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_q0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_address1            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_dW_ce1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_we1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_d1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_q1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_address0    | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_map_common_ce0         | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_we0         | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_d0          | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_q0          | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_address1    | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_map_common_ce1         | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_we1         | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_d1          | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_q1          | port    |          |
| s4_pooling_layer1 | s4_pooling_layer1_map_w               | port    |          |
| s4_pooling_layer1 | s4_pooling_layer1_map_h               | port    |          |
| s4_pooling_layer1 | s4_pooling_layer1_map_count           | port    |          |
| s4_pooling_layer1 | s4_pooling_layer1_kernel_w            | port    |          |
| s4_pooling_layer1 | s4_pooling_layer1_kernel_h            | port    |          |
| s4_pooling_layer1 | s4_pooling_layer1_kernel_count        | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_data_address0       | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_data_ce0            | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_data_we0            | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_data_d0             | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_address0      | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_error_ce0           | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_we0           | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_d0            | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_q0            | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_address1      | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_error_ce1           | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_we1           | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_d1            | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_error_q1            | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_address0          | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_b_ce0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_we0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_d0                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_q0                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_address1          | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_b_ce1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_we1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_d1                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_b_q1                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_address0         | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_db_ce0              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_we0              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_d0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_q0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_address1         | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_db_ce1              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_we1              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_d1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_db_q1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_address0          | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_W_ce0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_we0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_d0                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_q0                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_address1          | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_W_ce1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_we1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_d1                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_W_q1                | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_address0         | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_dW_ce0              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_we0              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_d0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_q0               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_address1         | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_dW_ce1              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_we1              | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_d1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_dW_q1               | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_address0 | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_ce0      | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_we0      | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_d0       | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_q0       | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_address1 | port    | offset   |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_ce1      | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_we1      | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_d1       | port    |          |
| s4_pooling_layer2 | s4_pooling_layer2_map_common_q1       | port    |          |
+-------------------+---------------------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+-------------------+--------+----------+---------+
| Name                                            | DSP | Pragma | Variable          | Op     | Impl     | Latency |
+-------------------------------------------------+-----+--------+-------------------+--------+----------+---------+
| + max_pooling_fprop2                            | 61  |        |                   |        |          |         |
|   icmp_ln230_fu_305_p2                          |     |        | icmp_ln230        | setlt  | auto     | 0       |
|   add_ln230_fu_310_p2                           |     |        | add_ln230         | add    | fabric   | 0       |
|   icmp_ln232_fu_332_p2                          |     |        | icmp_ln232        | setlt  | auto     | 0       |
|   indvars_iv_next39_fu_337_p2                   |     |        | indvars_iv_next39 | add    | fabric   | 0       |
|   mul_16s_16s_16_1_1_U19                        | 1   |        | empty             | mul    | auto     | 0       |
|   mul_17s_17s_17_1_1_U20                        | 1   |        | empty_16          | mul    | auto     | 0       |
|   icmp_ln237_fu_361_p2                          |     |        | icmp_ln237        | setne  | auto     | 0       |
|   select_ln237_fu_385_p3                        |     |        | select_ln237      | select | auto_sel | 0       |
|   icmp_ln234_fu_401_p2                          |     |        | icmp_ln234        | setlt  | auto     | 0       |
|   indvars_iv_next31_fu_406_p2                   |     |        | indvars_iv_next31 | add    | fabric   | 0       |
|   add_ln236_fu_420_p2                           |     |        | add_ln236         | add    | fabric   | 0       |
|   add_ln236_1_fu_433_p2                         |     |        | add_ln236_1       | add    | fabric   | 0       |
|   dexp_64ns_64ns_64_30_full_dsp_1_U17           | 26  |        | ep                | dexp   | fulldsp  | 29      |
|   xor_ln11_fu_514_p2                            |     |        | xor_ln11          | xor    | auto     | 0       |
|   dexp_64ns_64ns_64_30_full_dsp_1_U18           | 26  |        | em                | dexp   | fulldsp  | 29      |
|   dsub_64ns_64ns_64_8_full_dsp_1_U14            | 3   |        | sub1_i            | dsub   | fulldsp  | 7       |
|   dadd_64ns_64ns_64_8_full_dsp_1_U15            | 3   |        | add_i             | dadd   | fulldsp  | 7       |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U16             |     |        | div_i             | ddiv   | fabric   | 30      |
|   add_ln234_fu_448_p2                           |     |        | add_ln234         | add    | fabric   | 0       |
|   add_ln232_fu_454_p2                           |     |        | add_ln232         | add    | fabric   | 0       |
|   add_ln232_1_fu_460_p2                         |     |        | add_ln232_1       | add    | fabric   | 0       |
|  + max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4 | 1   |        |                   |        |          |         |
|    icmp_ln237_fu_169_p2                         |     |        | icmp_ln237        | seteq  | auto     | 0       |
|    mul_17s_17s_17_1_1_U2                        | 1   |        | empty_15          | mul    | auto     | 0       |
|    icmp_ln241_fu_263_p2                         |     |        | icmp_ln241        | setne  | auto     | 0       |
|    icmp_ln241_1_fu_269_p2                       |     |        | icmp_ln241_1      | seteq  | auto     | 0       |
|    or_ln241_fu_305_p2                           |     |        | or_ln241          | or     | auto     | 0       |
|    icmp_ln241_2_fu_275_p2                       |     |        | icmp_ln241_2      | setne  | auto     | 0       |
|    icmp_ln241_3_fu_280_p2                       |     |        | icmp_ln241_3      | seteq  | auto     | 0       |
|    or_ln241_1_fu_309_p2                         |     |        | or_ln241_1        | or     | auto     | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U1               |     |        | tmp_2             | dcmp   | auto     | 1       |
|    and_ln241_fu_313_p2                          |     |        | and_ln241         | and    | auto     | 0       |
|    and_ln241_1_fu_318_p2                        |     |        | and_ln241_1       | and    | auto     | 0       |
|    max_value_2_fu_324_p3                        |     |        | max_value_2       | select | auto_sel | 0       |
|    icmp_ln241_4_fu_351_p2                       |     |        | icmp_ln241_4      | setne  | auto     | 0       |
|    icmp_ln241_5_fu_357_p2                       |     |        | icmp_ln241_5      | seteq  | auto     | 0       |
|    or_ln241_2_fu_363_p2                         |     |        | or_ln241_2        | or     | auto     | 0       |
|    icmp_ln241_6_fu_285_p2                       |     |        | icmp_ln241_6      | setne  | auto     | 0       |
|    icmp_ln241_7_fu_290_p2                       |     |        | icmp_ln241_7      | seteq  | auto     | 0       |
|    or_ln241_3_fu_369_p2                         |     |        | or_ln241_3        | or     | auto     | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U1               |     |        | tmp_5             | dcmp   | auto     | 1       |
|    and_ln241_2_fu_373_p2                        |     |        | and_ln241_2       | and    | auto     | 0       |
|    and_ln241_3_fu_379_p2                        |     |        | and_ln241_3       | and    | auto     | 0       |
|    max_value_3_fu_384_p3                        |     |        | max_value_3       | select | auto_sel | 0       |
|    add_ln237_fu_295_p2                          |     |        | add_ln237         | add    | fabric   | 0       |
+-------------------------------------------------+-----+--------+-------------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+----------------------------+----------------------------------------------------------------+
| Type         | Options                    | Location                                                       |
+--------------+----------------------------+----------------------------------------------------------------+
| disaggregate | variable=input_layer1      | ../source/hls.cpp:86 in conv_fprop1, input_layer1              |
| disaggregate | variable=input_layer2      | ../source/hls.cpp:87 in conv_fprop1, input_layer2              |
| disaggregate | variable=c1_conv_layer1    | ../source/hls.cpp:88 in conv_fprop1, c1_conv_layer1            |
| disaggregate | variable=c1_conv_layer2    | ../source/hls.cpp:89 in conv_fprop1, c1_conv_layer2            |
| disaggregate | variable=s2_pooling_layer1 | ../source/hls.cpp:120 in conv_fprop2, s2_pooling_layer1        |
| disaggregate | variable=s2_pooling_layer2 | ../source/hls.cpp:121 in conv_fprop2, s2_pooling_layer2        |
| disaggregate | variable=c3_conv_layer1    | ../source/hls.cpp:122 in conv_fprop2, c3_conv_layer1           |
| disaggregate | variable=c3_conv_layer2    | ../source/hls.cpp:123 in conv_fprop2, c3_conv_layer2           |
| disaggregate | variable=s4_pooling_layer1 | ../source/hls.cpp:154 in conv_fprop3, s4_pooling_layer1        |
| disaggregate | variable=s4_pooling_layer2 | ../source/hls.cpp:155 in conv_fprop3, s4_pooling_layer2        |
| disaggregate | variable=c5_conv_layer1    | ../source/hls.cpp:156 in conv_fprop3, c5_conv_layer1           |
| disaggregate | variable=c5_conv_layer2    | ../source/hls.cpp:157 in conv_fprop3, c5_conv_layer2           |
| disaggregate | variable=c1_conv_layer1    | ../source/hls.cpp:188 in max_pooling_fprop1, c1_conv_layer1    |
| disaggregate | variable=c1_conv_layer2    | ../source/hls.cpp:189 in max_pooling_fprop1, c1_conv_layer2    |
| disaggregate | variable=s2_pooling_layer1 | ../source/hls.cpp:190 in max_pooling_fprop1, s2_pooling_layer1 |
| disaggregate | variable=s2_pooling_layer2 | ../source/hls.cpp:191 in max_pooling_fprop1, s2_pooling_layer2 |
| disaggregate | variable=c3_conv_layer1    | ../source/hls.cpp:221 in max_pooling_fprop2, c3_conv_layer1    |
| disaggregate | variable=c3_conv_layer2    | ../source/hls.cpp:222 in max_pooling_fprop2, c3_conv_layer2    |
| disaggregate | variable=s4_pooling_layer1 | ../source/hls.cpp:223 in max_pooling_fprop2, s4_pooling_layer1 |
| disaggregate | variable=s4_pooling_layer2 | ../source/hls.cpp:224 in max_pooling_fprop2, s4_pooling_layer2 |
| disaggregate | variable=c5_conv_layer1    | ../source/hls.cpp:254 in fully_connected_fprop, c5_conv_layer1 |
| disaggregate | variable=c5_conv_layer2    | ../source/hls.cpp:255 in fully_connected_fprop, c5_conv_layer2 |
| disaggregate | variable=output_layer1     | ../source/hls.cpp:256 in fully_connected_fprop, output_layer1  |
| disaggregate | variable=output_layer2     | ../source/hls.cpp:257 in fully_connected_fprop, output_layer2  |
+--------------+----------------------------+----------------------------------------------------------------+


