
Spixel_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046e8  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080048cc  080048cc  000058cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048f8  080048f8  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  080048f8  080048f8  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048f8  080048f8  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048f8  080048f8  000058f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048fc  080048fc  000058fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004900  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000010  08004910  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08004910  000062dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6bd  00000000  00000000  00006039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c92  00000000  00000000  000126f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00014388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096b  00000000  00000000  00014f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d5c  00000000  00000000  000158eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dfe5  00000000  00000000  0002f647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000992df  00000000  00000000  0003d62c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d690b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031dc  00000000  00000000  000d6950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000d9b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000010 	.word	0x20000010
 8000200:	00000000 	.word	0x00000000
 8000204:	080048b4 	.word	0x080048b4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000014 	.word	0x20000014
 8000220:	080048b4 	.word	0x080048b4

08000224 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == CH1_Pin)
 800022e:	88fb      	ldrh	r3, [r7, #6]
 8000230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000234:	d103      	bne.n	800023e <HAL_GPIO_EXTI_Callback+0x1a>
	{
		read_pwm(1);
 8000236:	2001      	movs	r0, #1
 8000238:	f000 fc90 	bl	8000b5c <read_pwm>
 800023c:	e067      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH2_Pin)
 800023e:	88fb      	ldrh	r3, [r7, #6]
 8000240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000244:	d103      	bne.n	800024e <HAL_GPIO_EXTI_Callback+0x2a>
	{
		read_pwm(2);
 8000246:	2002      	movs	r0, #2
 8000248:	f000 fc88 	bl	8000b5c <read_pwm>
 800024c:	e05f      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH3_Pin)
 800024e:	88fb      	ldrh	r3, [r7, #6]
 8000250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000254:	d103      	bne.n	800025e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		read_pwm(3);
 8000256:	2003      	movs	r0, #3
 8000258:	f000 fc80 	bl	8000b5c <read_pwm>
 800025c:	e057      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH4_Pin)
 800025e:	88fb      	ldrh	r3, [r7, #6]
 8000260:	2b01      	cmp	r3, #1
 8000262:	d103      	bne.n	800026c <HAL_GPIO_EXTI_Callback+0x48>
	{
		read_pwm(4);
 8000264:	2004      	movs	r0, #4
 8000266:	f000 fc79 	bl	8000b5c <read_pwm>
 800026a:	e050      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH5_Pin)
 800026c:	88fb      	ldrh	r3, [r7, #6]
 800026e:	2b08      	cmp	r3, #8
 8000270:	d103      	bne.n	800027a <HAL_GPIO_EXTI_Callback+0x56>
	{
		read_pwm(5);
 8000272:	2005      	movs	r0, #5
 8000274:	f000 fc72 	bl	8000b5c <read_pwm>
 8000278:	e049      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH6_Pin)
 800027a:	88fb      	ldrh	r3, [r7, #6]
 800027c:	2b10      	cmp	r3, #16
 800027e:	d103      	bne.n	8000288 <HAL_GPIO_EXTI_Callback+0x64>
	{
		read_pwm(6);
 8000280:	2006      	movs	r0, #6
 8000282:	f000 fc6b 	bl	8000b5c <read_pwm>
 8000286:	e042      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH7_Pin)
 8000288:	88fb      	ldrh	r3, [r7, #6]
 800028a:	2b20      	cmp	r3, #32
 800028c:	d103      	bne.n	8000296 <HAL_GPIO_EXTI_Callback+0x72>
	{
		read_pwm(7);
 800028e:	2007      	movs	r0, #7
 8000290:	f000 fc64 	bl	8000b5c <read_pwm>
 8000294:	e03b      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH8_Pin)
 8000296:	88fb      	ldrh	r3, [r7, #6]
 8000298:	2b40      	cmp	r3, #64	@ 0x40
 800029a:	d103      	bne.n	80002a4 <HAL_GPIO_EXTI_Callback+0x80>
	{
		read_pwm(8);
 800029c:	2008      	movs	r0, #8
 800029e:	f000 fc5d 	bl	8000b5c <read_pwm>
 80002a2:	e034      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH9_Pin)
 80002a4:	88fb      	ldrh	r3, [r7, #6]
 80002a6:	2b80      	cmp	r3, #128	@ 0x80
 80002a8:	d103      	bne.n	80002b2 <HAL_GPIO_EXTI_Callback+0x8e>
	{
		read_pwm(9);
 80002aa:	2009      	movs	r0, #9
 80002ac:	f000 fc56 	bl	8000b5c <read_pwm>
 80002b0:	e02d      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH10_Pin)
 80002b2:	88fb      	ldrh	r3, [r7, #6]
 80002b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80002b8:	d103      	bne.n	80002c2 <HAL_GPIO_EXTI_Callback+0x9e>
	{
		read_pwm(10);
 80002ba:	200a      	movs	r0, #10
 80002bc:	f000 fc4e 	bl	8000b5c <read_pwm>
 80002c0:	e025      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH11_Pin)
 80002c2:	88fb      	ldrh	r3, [r7, #6]
 80002c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80002c8:	d103      	bne.n	80002d2 <HAL_GPIO_EXTI_Callback+0xae>
	{
		read_pwm(11);
 80002ca:	200b      	movs	r0, #11
 80002cc:	f000 fc46 	bl	8000b5c <read_pwm>
 80002d0:	e01d      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == SS1_Pin)
 80002d2:	88fb      	ldrh	r3, [r7, #6]
 80002d4:	2b04      	cmp	r3, #4
 80002d6:	d103      	bne.n	80002e0 <HAL_GPIO_EXTI_Callback+0xbc>
	{
		read_pwm(12);
 80002d8:	200c      	movs	r0, #12
 80002da:	f000 fc3f 	bl	8000b5c <read_pwm>
 80002de:	e016      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS2_Pin)
 80002e0:	88fb      	ldrh	r3, [r7, #6]
 80002e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80002e6:	d103      	bne.n	80002f0 <HAL_GPIO_EXTI_Callback+0xcc>
	{
		read_pwm(13);
 80002e8:	200d      	movs	r0, #13
 80002ea:	f000 fc37 	bl	8000b5c <read_pwm>
 80002ee:	e00e      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS3_Pin)
 80002f0:	88fb      	ldrh	r3, [r7, #6]
 80002f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80002f6:	d103      	bne.n	8000300 <HAL_GPIO_EXTI_Callback+0xdc>
	{
		read_pwm(14);
 80002f8:	200e      	movs	r0, #14
 80002fa:	f000 fc2f 	bl	8000b5c <read_pwm>
 80002fe:	e006      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS4_Pin)
 8000300:	88fb      	ldrh	r3, [r7, #6]
 8000302:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000306:	d102      	bne.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	{
		read_pwm(15);
 8000308:	200f      	movs	r0, #15
 800030a:	f000 fc27 	bl	8000b5c <read_pwm>
	}
	  convert();
 800030e:	f001 f9f1 	bl	80016f4 <convert>

}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
	...

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000320:	f002 f9ee 	bl	8002700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000324:	f000 f834 	bl	8000390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000328:	f000 fa40 	bl	80007ac <MX_GPIO_Init>
  MX_TIM1_Init();
 800032c:	f000 f876 	bl	800041c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000330:	f000 f8c4 	bl	80004bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000334:	f000 f94e 	bl	80005d4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000338:	f000 fa0e 	bl	8000758 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800033c:	f000 f9d6 	bl	80006ec <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // TIM2 BROOM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000340:	2104      	movs	r1, #4
 8000342:	4810      	ldr	r0, [pc, #64]	@ (8000384 <main+0x68>)
 8000344:	f003 faea 	bl	800391c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000348:	2108      	movs	r1, #8
 800034a:	480e      	ldr	r0, [pc, #56]	@ (8000384 <main+0x68>)
 800034c:	f003 fae6 	bl	800391c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000350:	210c      	movs	r1, #12
 8000352:	480c      	ldr	r0, [pc, #48]	@ (8000384 <main+0x68>)
 8000354:	f003 fae2 	bl	800391c <HAL_TIM_PWM_Start>

  //TIM3 WHEEL
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000358:	2100      	movs	r1, #0
 800035a:	480b      	ldr	r0, [pc, #44]	@ (8000388 <main+0x6c>)
 800035c:	f003 fade 	bl	800391c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000360:	2104      	movs	r1, #4
 8000362:	4809      	ldr	r0, [pc, #36]	@ (8000388 <main+0x6c>)
 8000364:	f003 fada 	bl	800391c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000368:	2108      	movs	r1, #8
 800036a:	4807      	ldr	r0, [pc, #28]	@ (8000388 <main+0x6c>)
 800036c:	f003 fad6 	bl	800391c <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim1);
 8000370:	4806      	ldr	r0, [pc, #24]	@ (800038c <main+0x70>)
 8000372:	f003 f995 	bl	80036a0 <HAL_TIM_Base_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  HAL_TIM_Base_Start_IT(&htim6);
	  control();
 8000376:	f001 fd8b 	bl	8001e90 <control>
	  Status_SS();
 800037a:	f001 fb6d 	bl	8001a58 <Status_SS>
	  control();
 800037e:	bf00      	nop
 8000380:	e7f9      	b.n	8000376 <main+0x5a>
 8000382:	bf00      	nop
 8000384:	20000074 	.word	0x20000074
 8000388:	200000bc 	.word	0x200000bc
 800038c:	2000002c 	.word	0x2000002c

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b090      	sub	sp, #64	@ 0x40
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0318 	add.w	r3, r7, #24
 800039a:	2228      	movs	r2, #40	@ 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f004 fa5c 	bl	800485c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003b2:	2301      	movs	r3, #1
 80003b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c0:	2301      	movs	r3, #1
 80003c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c4:	2302      	movs	r3, #2
 80003c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80003d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d4:	f107 0318 	add.w	r3, r7, #24
 80003d8:	4618      	mov	r0, r3
 80003da:	f002 fd01 	bl	8002de0 <HAL_RCC_OscConfig>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003e4:	f000 fb2e 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	230f      	movs	r3, #15
 80003ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ec:	2302      	movs	r3, #2
 80003ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003fa:	2300      	movs	r3, #0
 80003fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2102      	movs	r1, #2
 8000402:	4618      	mov	r0, r3
 8000404:	f002 ff6e 	bl	80032e4 <HAL_RCC_ClockConfig>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800040e:	f000 fb19 	bl	8000a44 <Error_Handler>
  }
}
 8000412:	bf00      	nop
 8000414:	3740      	adds	r7, #64	@ 0x40
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000422:	f107 0308 	add.w	r3, r7, #8
 8000426:	2200      	movs	r2, #0
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	605a      	str	r2, [r3, #4]
 800042c:	609a      	str	r2, [r3, #8]
 800042e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000430:	463b      	mov	r3, r7
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000438:	4b1e      	ldr	r3, [pc, #120]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800043a:	4a1f      	ldr	r2, [pc, #124]	@ (80004b8 <MX_TIM1_Init+0x9c>)
 800043c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800043e:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000440:	2200      	movs	r2, #0
 8000442:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000444:	4b1b      	ldr	r3, [pc, #108]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800044a:	4b1a      	ldr	r3, [pc, #104]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800044c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000450:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000452:	4b18      	ldr	r3, [pc, #96]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000458:	4b16      	ldr	r3, [pc, #88]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800045a:	2200      	movs	r2, #0
 800045c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800045e:	4b15      	ldr	r3, [pc, #84]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000464:	4813      	ldr	r0, [pc, #76]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000466:	f003 f8cb 	bl	8003600 <HAL_TIM_Base_Init>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000470:	f000 fae8 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000478:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800047a:	f107 0308 	add.w	r3, r7, #8
 800047e:	4619      	mov	r1, r3
 8000480:	480c      	ldr	r0, [pc, #48]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000482:	f003 fcb7 	bl	8003df4 <HAL_TIM_ConfigClockSource>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800048c:	f000 fada 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000490:	2300      	movs	r3, #0
 8000492:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000494:	2300      	movs	r3, #0
 8000496:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	4619      	mov	r1, r3
 800049c:	4805      	ldr	r0, [pc, #20]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800049e:	f004 f881 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80004a8:	f000 facc 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004ac:	bf00      	nop
 80004ae:	3718      	adds	r7, #24
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	2000002c 	.word	0x2000002c
 80004b8:	40012c00 	.word	0x40012c00

080004bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08e      	sub	sp, #56	@ 0x38
 80004c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004c6:	2200      	movs	r2, #0
 80004c8:	601a      	str	r2, [r3, #0]
 80004ca:	605a      	str	r2, [r3, #4]
 80004cc:	609a      	str	r2, [r3, #8]
 80004ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004d0:	f107 0320 	add.w	r3, r7, #32
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
 80004e6:	611a      	str	r2, [r3, #16]
 80004e8:	615a      	str	r2, [r3, #20]
 80004ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004ec:	4b38      	ldr	r3, [pc, #224]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80004ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 80004f4:	4b36      	ldr	r3, [pc, #216]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80004f6:	2263      	movs	r2, #99	@ 0x63
 80004f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004fa:	4b35      	ldr	r3, [pc, #212]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14400-1;
 8000500:	4b33      	ldr	r3, [pc, #204]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000502:	f643 023f 	movw	r2, #14399	@ 0x383f
 8000506:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000508:	4b31      	ldr	r3, [pc, #196]	@ (80005d0 <MX_TIM2_Init+0x114>)
 800050a:	2200      	movs	r2, #0
 800050c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800050e:	4b30      	ldr	r3, [pc, #192]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000514:	482e      	ldr	r0, [pc, #184]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000516:	f003 f873 	bl	8003600 <HAL_TIM_Base_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000520:	f000 fa90 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000528:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800052a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800052e:	4619      	mov	r1, r3
 8000530:	4827      	ldr	r0, [pc, #156]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000532:	f003 fc5f 	bl	8003df4 <HAL_TIM_ConfigClockSource>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800053c:	f000 fa82 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000540:	4823      	ldr	r0, [pc, #140]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000542:	f003 f993 	bl	800386c <HAL_TIM_PWM_Init>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800054c:	f000 fa7a 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000550:	2300      	movs	r3, #0
 8000552:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000554:	2300      	movs	r3, #0
 8000556:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000558:	f107 0320 	add.w	r3, r7, #32
 800055c:	4619      	mov	r1, r3
 800055e:	481c      	ldr	r0, [pc, #112]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000560:	f004 f820 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800056a:	f000 fa6b 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800056e:	2360      	movs	r3, #96	@ 0x60
 8000570:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000576:	2300      	movs	r3, #0
 8000578:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	2204      	movs	r2, #4
 8000582:	4619      	mov	r1, r3
 8000584:	4812      	ldr	r0, [pc, #72]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000586:	f003 fb73 	bl	8003c70 <HAL_TIM_PWM_ConfigChannel>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000590:	f000 fa58 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	2208      	movs	r2, #8
 8000598:	4619      	mov	r1, r3
 800059a:	480d      	ldr	r0, [pc, #52]	@ (80005d0 <MX_TIM2_Init+0x114>)
 800059c:	f003 fb68 	bl	8003c70 <HAL_TIM_PWM_ConfigChannel>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80005a6:	f000 fa4d 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	220c      	movs	r2, #12
 80005ae:	4619      	mov	r1, r3
 80005b0:	4807      	ldr	r0, [pc, #28]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80005b2:	f003 fb5d 	bl	8003c70 <HAL_TIM_PWM_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80005bc:	f000 fa42 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80005c0:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80005c2:	f001 ff37 	bl	8002434 <HAL_TIM_MspPostInit>

}
 80005c6:	bf00      	nop
 80005c8:	3738      	adds	r7, #56	@ 0x38
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000074 	.word	0x20000074

080005d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08e      	sub	sp, #56	@ 0x38
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005e8:	f107 0320 	add.w	r3, r7, #32
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
 8000600:	615a      	str	r2, [r3, #20]
 8000602:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000604:	4b37      	ldr	r3, [pc, #220]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000606:	4a38      	ldr	r2, [pc, #224]	@ (80006e8 <MX_TIM3_Init+0x114>)
 8000608:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 800060a:	4b36      	ldr	r3, [pc, #216]	@ (80006e4 <MX_TIM3_Init+0x110>)
 800060c:	2231      	movs	r2, #49	@ 0x31
 800060e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000610:	4b34      	ldr	r3, [pc, #208]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 28800-1;
 8000616:	4b33      	ldr	r3, [pc, #204]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000618:	f247 027f 	movw	r2, #28799	@ 0x707f
 800061c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800061e:	4b31      	ldr	r3, [pc, #196]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000624:	4b2f      	ldr	r3, [pc, #188]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000626:	2200      	movs	r2, #0
 8000628:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800062a:	482e      	ldr	r0, [pc, #184]	@ (80006e4 <MX_TIM3_Init+0x110>)
 800062c:	f002 ffe8 	bl	8003600 <HAL_TIM_Base_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000636:	f000 fa05 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800063a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800063e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000640:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000644:	4619      	mov	r1, r3
 8000646:	4827      	ldr	r0, [pc, #156]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000648:	f003 fbd4 	bl	8003df4 <HAL_TIM_ConfigClockSource>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000652:	f000 f9f7 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000656:	4823      	ldr	r0, [pc, #140]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000658:	f003 f908 	bl	800386c <HAL_TIM_PWM_Init>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000662:	f000 f9ef 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000666:	2300      	movs	r3, #0
 8000668:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800066a:	2300      	movs	r3, #0
 800066c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	4619      	mov	r1, r3
 8000674:	481b      	ldr	r0, [pc, #108]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000676:	f003 ff95 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000680:	f000 f9e0 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000684:	2360      	movs	r3, #96	@ 0x60
 8000686:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000688:	2300      	movs	r3, #0
 800068a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	2200      	movs	r2, #0
 8000698:	4619      	mov	r1, r3
 800069a:	4812      	ldr	r0, [pc, #72]	@ (80006e4 <MX_TIM3_Init+0x110>)
 800069c:	f003 fae8 	bl	8003c70 <HAL_TIM_PWM_ConfigChannel>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80006a6:	f000 f9cd 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2204      	movs	r2, #4
 80006ae:	4619      	mov	r1, r3
 80006b0:	480c      	ldr	r0, [pc, #48]	@ (80006e4 <MX_TIM3_Init+0x110>)
 80006b2:	f003 fadd 	bl	8003c70 <HAL_TIM_PWM_ConfigChannel>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80006bc:	f000 f9c2 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2208      	movs	r2, #8
 80006c4:	4619      	mov	r1, r3
 80006c6:	4807      	ldr	r0, [pc, #28]	@ (80006e4 <MX_TIM3_Init+0x110>)
 80006c8:	f003 fad2 	bl	8003c70 <HAL_TIM_PWM_ConfigChannel>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80006d2:	f000 f9b7 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80006d6:	4803      	ldr	r0, [pc, #12]	@ (80006e4 <MX_TIM3_Init+0x110>)
 80006d8:	f001 feac 	bl	8002434 <HAL_TIM_MspPostInit>

}
 80006dc:	bf00      	nop
 80006de:	3738      	adds	r7, #56	@ 0x38
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200000bc 	.word	0x200000bc
 80006e8:	40000400 	.word	0x40000400

080006ec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f2:	463b      	mov	r3, r7
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80006fa:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <MX_TIM6_Init+0x64>)
 80006fc:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <MX_TIM6_Init+0x68>)
 80006fe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8000700:	4b13      	ldr	r3, [pc, #76]	@ (8000750 <MX_TIM6_Init+0x64>)
 8000702:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000706:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <MX_TIM6_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7000-1;
 800070e:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <MX_TIM6_Init+0x64>)
 8000710:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000714:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000716:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <MX_TIM6_Init+0x64>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800071c:	480c      	ldr	r0, [pc, #48]	@ (8000750 <MX_TIM6_Init+0x64>)
 800071e:	f002 ff6f 	bl	8003600 <HAL_TIM_Base_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000728:	f000 f98c 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800072c:	2320      	movs	r3, #32
 800072e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000734:	463b      	mov	r3, r7
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	@ (8000750 <MX_TIM6_Init+0x64>)
 800073a:	f003 ff33 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000744:	f000 f97e 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000104 	.word	0x20000104
 8000754:	40001000 	.word	0x40001000

08000758 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800075e:	4a12      	ldr	r2, [pc, #72]	@ (80007a8 <MX_USART1_UART_Init+0x50>)
 8000760:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000762:	4b10      	ldr	r3, [pc, #64]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000764:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000768:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800077e:	220c      	movs	r2, #12
 8000780:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000790:	f003 ff86 	bl	80046a0 <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800079a:	f000 f953 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	2000014c 	.word	0x2000014c
 80007a8:	40013800 	.word	0x40013800

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	@ 0x28
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 0318 	add.w	r3, r7, #24
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c0:	4b8e      	ldr	r3, [pc, #568]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	4a8d      	ldr	r2, [pc, #564]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007c6:	f043 0304 	orr.w	r3, r3, #4
 80007ca:	6193      	str	r3, [r2, #24]
 80007cc:	4b8b      	ldr	r3, [pc, #556]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	f003 0304 	and.w	r3, r3, #4
 80007d4:	617b      	str	r3, [r7, #20]
 80007d6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	4b88      	ldr	r3, [pc, #544]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a87      	ldr	r2, [pc, #540]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007de:	f043 0308 	orr.w	r3, r3, #8
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b85      	ldr	r3, [pc, #532]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0308 	and.w	r3, r3, #8
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f0:	4b82      	ldr	r3, [pc, #520]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	4a81      	ldr	r2, [pc, #516]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007fa:	6193      	str	r3, [r2, #24]
 80007fc:	4b7f      	ldr	r3, [pc, #508]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000808:	4b7c      	ldr	r3, [pc, #496]	@ (80009fc <MX_GPIO_Init+0x250>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	4a7b      	ldr	r2, [pc, #492]	@ (80009fc <MX_GPIO_Init+0x250>)
 800080e:	f043 0320 	orr.w	r3, r3, #32
 8000812:	6193      	str	r3, [r2, #24]
 8000814:	4b79      	ldr	r3, [pc, #484]	@ (80009fc <MX_GPIO_Init+0x250>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f003 0320 	and.w	r3, r3, #32
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000820:	4b76      	ldr	r3, [pc, #472]	@ (80009fc <MX_GPIO_Init+0x250>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a75      	ldr	r2, [pc, #468]	@ (80009fc <MX_GPIO_Init+0x250>)
 8000826:	f043 0310 	orr.w	r3, r3, #16
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b73      	ldr	r3, [pc, #460]	@ (80009fc <MX_GPIO_Init+0x250>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0310 	and.w	r3, r3, #16
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAM_Pin|LIGHT_Pin|SLN_Pin|OUT_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800083e:	4870      	ldr	r0, [pc, #448]	@ (8000a00 <MX_GPIO_Init+0x254>)
 8000840:	f002 fa9d 	bl	8002d7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BRK_2B_Pin|EN_2B_Pin|F_R_2B_Pin|BRK_2A_Pin
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800084a:	486e      	ldr	r0, [pc, #440]	@ (8000a04 <MX_GPIO_Init+0x258>)
 800084c:	f002 fa97 	bl	8002d7e <HAL_GPIO_WritePin>
                          |EN_2A_Pin|F_R_2A_Pin|BRK_1B_Pin|EN_1B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, F_R_1B_Pin|BRK_1A_Pin|EN_1A_Pin|F_R_1A_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000856:	486c      	ldr	r0, [pc, #432]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000858:	f002 fa91 	bl	8002d7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	2101      	movs	r1, #1
 8000860:	486a      	ldr	r0, [pc, #424]	@ (8000a0c <MX_GPIO_Init+0x260>)
 8000862:	f002 fa8c 	bl	8002d7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS1_Pin */
  GPIO_InitStruct.Pin = SS1_Pin;
 8000866:	2304      	movs	r3, #4
 8000868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086a:	4b69      	ldr	r3, [pc, #420]	@ (8000a10 <MX_GPIO_Init+0x264>)
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SS1_GPIO_Port, &GPIO_InitStruct);
 8000872:	f107 0318 	add.w	r3, r7, #24
 8000876:	4619      	mov	r1, r3
 8000878:	4861      	ldr	r0, [pc, #388]	@ (8000a00 <MX_GPIO_Init+0x254>)
 800087a:	f002 f8d5 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS5_Pin SS6_Pin SS7_Pin SS8_Pin */
  GPIO_InitStruct.Pin = SS5_Pin|SS6_Pin|SS7_Pin|SS8_Pin;
 800087e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	f107 0318 	add.w	r3, r7, #24
 8000890:	4619      	mov	r1, r3
 8000892:	485e      	ldr	r0, [pc, #376]	@ (8000a0c <MX_GPIO_Init+0x260>)
 8000894:	f002 f8c8 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS2_Pin SS3_Pin SS4_Pin */
  GPIO_InitStruct.Pin = SS2_Pin|SS3_Pin|SS4_Pin;
 8000898:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089e:	4b5c      	ldr	r3, [pc, #368]	@ (8000a10 <MX_GPIO_Init+0x264>)
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008a6:	f107 0318 	add.w	r3, r7, #24
 80008aa:	4619      	mov	r1, r3
 80008ac:	4857      	ldr	r0, [pc, #348]	@ (8000a0c <MX_GPIO_Init+0x260>)
 80008ae:	f002 f8bb 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAM_Pin LIGHT_Pin SLN_Pin OUT_Pin */
  GPIO_InitStruct.Pin = CAM_Pin|LIGHT_Pin|SLN_Pin|OUT_Pin;
 80008b2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b8:	2301      	movs	r3, #1
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	2302      	movs	r3, #2
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c4:	f107 0318 	add.w	r3, r7, #24
 80008c8:	4619      	mov	r1, r3
 80008ca:	484d      	ldr	r0, [pc, #308]	@ (8000a00 <MX_GPIO_Init+0x254>)
 80008cc:	f002 f8ac 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRK_2B_Pin EN_2B_Pin F_R_2B_Pin BRK_2A_Pin
                           EN_2A_Pin F_R_2A_Pin BRK_1B_Pin EN_1B_Pin */
  GPIO_InitStruct.Pin = BRK_2B_Pin|EN_2B_Pin|F_R_2B_Pin|BRK_2A_Pin
 80008d0:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80008d4:	61bb      	str	r3, [r7, #24]
                          |EN_2A_Pin|F_R_2A_Pin|BRK_1B_Pin|EN_1B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2302      	movs	r3, #2
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e2:	f107 0318 	add.w	r3, r7, #24
 80008e6:	4619      	mov	r1, r3
 80008e8:	4846      	ldr	r0, [pc, #280]	@ (8000a04 <MX_GPIO_Init+0x258>)
 80008ea:	f002 f89d 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : F_R_1B_Pin BRK_1A_Pin EN_1A_Pin */
  GPIO_InitStruct.Pin = F_R_1B_Pin|BRK_1A_Pin|EN_1A_Pin;
 80008ee:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2302      	movs	r3, #2
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000900:	f107 0318 	add.w	r3, r7, #24
 8000904:	4619      	mov	r1, r3
 8000906:	4840      	ldr	r0, [pc, #256]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000908:	f002 f88e 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : F_R_1A_Pin */
  GPIO_InitStruct.Pin = F_R_1A_Pin;
 800090c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000912:	2301      	movs	r3, #1
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000916:	2302      	movs	r3, #2
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091a:	2303      	movs	r3, #3
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(F_R_1A_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 0318 	add.w	r3, r7, #24
 8000922:	4619      	mov	r1, r3
 8000924:	4838      	ldr	r0, [pc, #224]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000926:	f002 f87f 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_Pin CH2_Pin CH3_Pin */
  GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin|CH3_Pin;
 800092a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800092e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000930:	4b38      	ldr	r3, [pc, #224]	@ (8000a14 <MX_GPIO_Init+0x268>)
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000938:	f107 0318 	add.w	r3, r7, #24
 800093c:	4619      	mov	r1, r3
 800093e:	4832      	ldr	r0, [pc, #200]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000940:	f002 f872 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 8000944:	2301      	movs	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000948:	4b32      	ldr	r3, [pc, #200]	@ (8000a14 <MX_GPIO_Init+0x268>)
 800094a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 0318 	add.w	r3, r7, #24
 8000954:	4619      	mov	r1, r3
 8000956:	482b      	ldr	r0, [pc, #172]	@ (8000a04 <MX_GPIO_Init+0x258>)
 8000958:	f002 f866 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH5_Pin CH6_Pin CH7_Pin CH8_Pin
                           CH9_Pin CH10_Pin CH11_Pin */
  GPIO_InitStruct.Pin = CH5_Pin|CH6_Pin|CH7_Pin|CH8_Pin
 800095c:	f44f 737e 	mov.w	r3, #1016	@ 0x3f8
 8000960:	61bb      	str	r3, [r7, #24]
                          |CH9_Pin|CH10_Pin|CH11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000962:	4b2c      	ldr	r3, [pc, #176]	@ (8000a14 <MX_GPIO_Init+0x268>)
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	4619      	mov	r1, r3
 8000970:	4823      	ldr	r0, [pc, #140]	@ (8000a00 <MX_GPIO_Init+0x254>)
 8000972:	f002 f859 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000976:	2301      	movs	r3, #1
 8000978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2302      	movs	r3, #2
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000986:	f107 0318 	add.w	r3, r7, #24
 800098a:	4619      	mov	r1, r3
 800098c:	481f      	ldr	r0, [pc, #124]	@ (8000a0c <MX_GPIO_Init+0x260>)
 800098e:	f002 f84b 	bl	8002a28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2006      	movs	r0, #6
 8000998:	f002 f80f 	bl	80029ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800099c:	2006      	movs	r0, #6
 800099e:	f002 f828 	bl	80029f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	2008      	movs	r0, #8
 80009a8:	f002 f807 	bl	80029ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80009ac:	2008      	movs	r0, #8
 80009ae:	f002 f820 	bl	80029f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2100      	movs	r1, #0
 80009b6:	2009      	movs	r0, #9
 80009b8:	f001 ffff 	bl	80029ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80009bc:	2009      	movs	r0, #9
 80009be:	f002 f818 	bl	80029f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2100      	movs	r1, #0
 80009c6:	200a      	movs	r0, #10
 80009c8:	f001 fff7 	bl	80029ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80009cc:	200a      	movs	r0, #10
 80009ce:	f002 f810 	bl	80029f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2100      	movs	r1, #0
 80009d6:	2017      	movs	r0, #23
 80009d8:	f001 ffef 	bl	80029ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80009dc:	2017      	movs	r0, #23
 80009de:	f002 f808 	bl	80029f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2100      	movs	r1, #0
 80009e6:	2028      	movs	r0, #40	@ 0x28
 80009e8:	f001 ffe7 	bl	80029ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009ec:	2028      	movs	r0, #40	@ 0x28
 80009ee:	f002 f800 	bl	80029f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009f2:	bf00      	nop
 80009f4:	3728      	adds	r7, #40	@ 0x28
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40010c00 	.word	0x40010c00
 8000a04:	40011400 	.word	0x40011400
 8000a08:	40011000 	.word	0x40011000
 8000a0c:	40011800 	.word	0x40011800
 8000a10:	10210000 	.word	0x10210000
 8000a14:	10110000 	.word	0x10110000

08000a18 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d102      	bne.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x18>
        flag_tim6 = 1; // C�? báo hiệu TIM6 ngắt
 8000a2a:	4b05      	ldr	r3, [pc, #20]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	601a      	str	r2, [r3, #0]

    }
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40001000 	.word	0x40001000
 8000a40:	200001f4 	.word	0x200001f4

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <map>:
	 read_ss1,read_ss2,read_ss3,read_ss4;



uint16_t map(uint16_t x,uint16_t In_Max,uint16_t In_Min,uint16_t Out_Max,uint16_t Out_Min )
{
 8000a50:	b490      	push	{r4, r7}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4604      	mov	r4, r0
 8000a58:	4608      	mov	r0, r1
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4623      	mov	r3, r4
 8000a60:	80fb      	strh	r3, [r7, #6]
 8000a62:	4603      	mov	r3, r0
 8000a64:	80bb      	strh	r3, [r7, #4]
 8000a66:	460b      	mov	r3, r1
 8000a68:	807b      	strh	r3, [r7, #2]
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	803b      	strh	r3, [r7, #0]
	return(((x-In_Min)*(Out_Max-Out_Min)/(In_Max-In_Min))+Out_Min);
 8000a6e:	88fa      	ldrh	r2, [r7, #6]
 8000a70:	887b      	ldrh	r3, [r7, #2]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	8839      	ldrh	r1, [r7, #0]
 8000a76:	8a3a      	ldrh	r2, [r7, #16]
 8000a78:	1a8a      	subs	r2, r1, r2
 8000a7a:	fb03 f202 	mul.w	r2, r3, r2
 8000a7e:	88b9      	ldrh	r1, [r7, #4]
 8000a80:	887b      	ldrh	r3, [r7, #2]
 8000a82:	1acb      	subs	r3, r1, r3
 8000a84:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a88:	b29a      	uxth	r2, r3
 8000a8a:	8a3b      	ldrh	r3, [r7, #16]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	b29b      	uxth	r3, r3
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc90      	pop	{r4, r7}
 8000a98:	4770      	bx	lr

08000a9a <media_filter>:

uint32_t media_filter(uint32_t* array_read, int size) {
 8000a9a:	b480      	push	{r7}
 8000a9c:	b097      	sub	sp, #92	@ 0x5c
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
 8000aa2:	6039      	str	r1, [r7, #0]


    uint32_t temp_array[15];
    for (int i = 0; i < size; i++) {
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	657b      	str	r3, [r7, #84]	@ 0x54
 8000aa8:	e00d      	b.n	8000ac6 <media_filter+0x2c>
        temp_array[i] = array_read[i];
 8000aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	3358      	adds	r3, #88	@ 0x58
 8000aba:	443b      	add	r3, r7
 8000abc:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 0; i < size; i++) {
 8000ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	657b      	str	r3, [r7, #84]	@ 0x54
 8000ac6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	dbed      	blt.n	8000aaa <media_filter+0x10>
    }

    // Sắp xếp mảng tạm bằng Insertion Sort
    for (int i = 1; i < size; i++) {
 8000ace:	2301      	movs	r3, #1
 8000ad0:	653b      	str	r3, [r7, #80]	@ 0x50
 8000ad2:	e031      	b.n	8000b38 <media_filter+0x9e>
        uint32_t temp = temp_array[i];
 8000ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	3358      	adds	r3, #88	@ 0x58
 8000ada:	443b      	add	r3, r7
 8000adc:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
        int j = i - 1;
 8000ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c

        while (j >= 0 && temp_array[j] > temp) {
 8000ae8:	e00f      	b.n	8000b0a <media_filter+0x70>
            temp_array[j + 1] = temp_array[j];
 8000aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000aec:	1c59      	adds	r1, r3, #1
 8000aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	3358      	adds	r3, #88	@ 0x58
 8000af4:	443b      	add	r3, r7
 8000af6:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 8000afa:	008b      	lsls	r3, r1, #2
 8000afc:	3358      	adds	r3, #88	@ 0x58
 8000afe:	443b      	add	r3, r7
 8000b00:	f843 2c4c 	str.w	r2, [r3, #-76]
            j--;
 8000b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b06:	3b01      	subs	r3, #1
 8000b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while (j >= 0 && temp_array[j] > temp) {
 8000b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db08      	blt.n	8000b22 <media_filter+0x88>
 8000b10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	3358      	adds	r3, #88	@ 0x58
 8000b16:	443b      	add	r3, r7
 8000b18:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d3e3      	bcc.n	8000aea <media_filter+0x50>
        }
        temp_array[j + 1] = temp;
 8000b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b24:	3301      	adds	r3, #1
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	3358      	adds	r3, #88	@ 0x58
 8000b2a:	443b      	add	r3, r7
 8000b2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000b2e:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 1; i < size; i++) {
 8000b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b34:	3301      	adds	r3, #1
 8000b36:	653b      	str	r3, [r7, #80]	@ 0x50
 8000b38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dbc9      	blt.n	8000ad4 <media_filter+0x3a>
    }

    // Trả về giá trị trung vị
    return temp_array[size / 2];
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	0fda      	lsrs	r2, r3, #31
 8000b44:	4413      	add	r3, r2
 8000b46:	105b      	asrs	r3, r3, #1
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	3358      	adds	r3, #88	@ 0x58
 8000b4c:	443b      	add	r3, r7
 8000b4e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	375c      	adds	r7, #92	@ 0x5c
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <read_pwm>:
void read_pwm(int val_ch)
	{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b0da      	sub	sp, #360	@ 0x168
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000b66:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000b6a:	6018      	str	r0, [r3, #0]
		switch(val_ch)
 8000b6c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000b70:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	3b01      	subs	r3, #1
 8000b78:	2b0e      	cmp	r3, #14
 8000b7a:	f200 85b1 	bhi.w	80016e0 <read_pwm+0xb84>
 8000b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b84 <read_pwm+0x28>)
 8000b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b84:	08000bc1 	.word	0x08000bc1
 8000b88:	08000cdd 	.word	0x08000cdd
 8000b8c:	08000df9 	.word	0x08000df9
 8000b90:	08000f11 	.word	0x08000f11
 8000b94:	08000fef 	.word	0x08000fef
 8000b98:	080010a9 	.word	0x080010a9
 8000b9c:	0800118d 	.word	0x0800118d
 8000ba0:	08001249 	.word	0x08001249
 8000ba4:	08001313 	.word	0x08001313
 8000ba8:	08001413 	.word	0x08001413
 8000bac:	0800151b 	.word	0x0800151b
 8000bb0:	08001623 	.word	0x08001623
 8000bb4:	08001669 	.word	0x08001669
 8000bb8:	08001691 	.word	0x08001691
 8000bbc:	080016b9 	.word	0x080016b9
		{
			case 1:
				if(HAL_GPIO_ReadPin(CH1_GPIO_Port, CH1_Pin)==1)
 8000bc0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bc4:	489c      	ldr	r0, [pc, #624]	@ (8000e38 <read_pwm+0x2dc>)
 8000bc6:	f002 f8c3 	bl	8002d50 <HAL_GPIO_ReadPin>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d116      	bne.n	8000bfe <read_pwm+0xa2>
					{
						read_1.start = htim1.Instance->CNT;
 8000bd0:	4b9a      	ldr	r3, [pc, #616]	@ (8000e3c <read_pwm+0x2e0>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bd6:	4a9a      	ldr	r2, [pc, #616]	@ (8000e40 <read_pwm+0x2e4>)
 8000bd8:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH1_Pin;
 8000bda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bde:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000be2:	4b98      	ldr	r3, [pc, #608]	@ (8000e44 <read_pwm+0x2e8>)
 8000be4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000bee:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4890      	ldr	r0, [pc, #576]	@ (8000e38 <read_pwm+0x2dc>)
 8000bf6:	f001 ff17 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH1_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000bfa:	f000 bd71 	b.w	80016e0 <read_pwm+0xb84>
						read_1.end = htim1.Instance->CNT;
 8000bfe:	4b8f      	ldr	r3, [pc, #572]	@ (8000e3c <read_pwm+0x2e0>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c04:	4a8e      	ldr	r2, [pc, #568]	@ (8000e40 <read_pwm+0x2e4>)
 8000c06:	6053      	str	r3, [r2, #4]
						if(read_1.start > read_1.end)
 8000c08:	4b8d      	ldr	r3, [pc, #564]	@ (8000e40 <read_pwm+0x2e4>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b8c      	ldr	r3, [pc, #560]	@ (8000e40 <read_pwm+0x2e4>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d90a      	bls.n	8000c2a <read_pwm+0xce>
							read_1.out = 65535 - read_1.start + read_1.end;
 8000c14:	4b8a      	ldr	r3, [pc, #552]	@ (8000e40 <read_pwm+0x2e4>)
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	4b89      	ldr	r3, [pc, #548]	@ (8000e40 <read_pwm+0x2e4>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000c22:	33ff      	adds	r3, #255	@ 0xff
 8000c24:	4a86      	ldr	r2, [pc, #536]	@ (8000e40 <read_pwm+0x2e4>)
 8000c26:	6093      	str	r3, [r2, #8]
 8000c28:	e006      	b.n	8000c38 <read_pwm+0xdc>
							read_1.out = read_1.end - read_1.start;
 8000c2a:	4b85      	ldr	r3, [pc, #532]	@ (8000e40 <read_pwm+0x2e4>)
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	4b84      	ldr	r3, [pc, #528]	@ (8000e40 <read_pwm+0x2e4>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	4a82      	ldr	r2, [pc, #520]	@ (8000e40 <read_pwm+0x2e4>)
 8000c36:	6093      	str	r3, [r2, #8]
						if(read_1.out > 61200)
 8000c38:	4b81      	ldr	r3, [pc, #516]	@ (8000e40 <read_pwm+0x2e4>)
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d904      	bls.n	8000c4e <read_pwm+0xf2>
							read_1.out = 61200;
 8000c44:	4b7e      	ldr	r3, [pc, #504]	@ (8000e40 <read_pwm+0x2e4>)
 8000c46:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000c4a:	609a      	str	r2, [r3, #8]
 8000c4c:	e01a      	b.n	8000c84 <read_pwm+0x128>
						else if(read_1.out < 7000)
 8000c4e:	4b7c      	ldr	r3, [pc, #496]	@ (8000e40 <read_pwm+0x2e4>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d804      	bhi.n	8000c64 <read_pwm+0x108>
							read_1.out = 7000;
 8000c5a:	4b79      	ldr	r3, [pc, #484]	@ (8000e40 <read_pwm+0x2e4>)
 8000c5c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	e00f      	b.n	8000c84 <read_pwm+0x128>
						else if(40000 <= read_1.out && read_1.out <= 45000)
 8000c64:	4b76      	ldr	r3, [pc, #472]	@ (8000e40 <read_pwm+0x2e4>)
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d909      	bls.n	8000c84 <read_pwm+0x128>
 8000c70:	4b73      	ldr	r3, [pc, #460]	@ (8000e40 <read_pwm+0x2e4>)
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d803      	bhi.n	8000c84 <read_pwm+0x128>
							read_1.out = 43200;
 8000c7c:	4b70      	ldr	r3, [pc, #448]	@ (8000e40 <read_pwm+0x2e4>)
 8000c7e:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8000c82:	609a      	str	r2, [r3, #8]
						array_read_ch1[count_ch1] = read_1.out;
 8000c84:	4b70      	ldr	r3, [pc, #448]	@ (8000e48 <read_pwm+0x2ec>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a6d      	ldr	r2, [pc, #436]	@ (8000e40 <read_pwm+0x2e4>)
 8000c8a:	6892      	ldr	r2, [r2, #8]
 8000c8c:	496f      	ldr	r1, [pc, #444]	@ (8000e4c <read_pwm+0x2f0>)
 8000c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    count_ch1 = (count_ch1 + 1) % size;
 8000c92:	4b6d      	ldr	r3, [pc, #436]	@ (8000e48 <read_pwm+0x2ec>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	3301      	adds	r3, #1
 8000c98:	4a6d      	ldr	r2, [pc, #436]	@ (8000e50 <read_pwm+0x2f4>)
 8000c9a:	6812      	ldr	r2, [r2, #0]
 8000c9c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000ca0:	fb01 f202 	mul.w	r2, r1, r2
 8000ca4:	1a9b      	subs	r3, r3, r2
 8000ca6:	4a68      	ldr	r2, [pc, #416]	@ (8000e48 <read_pwm+0x2ec>)
 8000ca8:	6013      	str	r3, [r2, #0]
						read_1.out = media_filter(array_read_ch1,10);
 8000caa:	210a      	movs	r1, #10
 8000cac:	4867      	ldr	r0, [pc, #412]	@ (8000e4c <read_pwm+0x2f0>)
 8000cae:	f7ff fef4 	bl	8000a9a <media_filter>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	4a62      	ldr	r2, [pc, #392]	@ (8000e40 <read_pwm+0x2e4>)
 8000cb6:	6093      	str	r3, [r2, #8]
						GPIO_InitStruct.Pin = CH1_Pin;
 8000cb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cbc:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc0:	4b64      	ldr	r3, [pc, #400]	@ (8000e54 <read_pwm+0x2f8>)
 8000cc2:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000ccc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4859      	ldr	r0, [pc, #356]	@ (8000e38 <read_pwm+0x2dc>)
 8000cd4:	f001 fea8 	bl	8002a28 <HAL_GPIO_Init>
			break;
 8000cd8:	f000 bd02 	b.w	80016e0 <read_pwm+0xb84>
			case 2:
				if(HAL_GPIO_ReadPin(CH2_GPIO_Port, CH2_Pin)==1)
 8000cdc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ce0:	4855      	ldr	r0, [pc, #340]	@ (8000e38 <read_pwm+0x2dc>)
 8000ce2:	f002 f835 	bl	8002d50 <HAL_GPIO_ReadPin>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d116      	bne.n	8000d1a <read_pwm+0x1be>
					{
						read_2.start = htim1.Instance->CNT;
 8000cec:	4b53      	ldr	r3, [pc, #332]	@ (8000e3c <read_pwm+0x2e0>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cf2:	4a59      	ldr	r2, [pc, #356]	@ (8000e58 <read_pwm+0x2fc>)
 8000cf4:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH2_Pin;
 8000cf6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cfa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cfe:	4b51      	ldr	r3, [pc, #324]	@ (8000e44 <read_pwm+0x2e8>)
 8000d00:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
 8000d0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4849      	ldr	r0, [pc, #292]	@ (8000e38 <read_pwm+0x2dc>)
 8000d12:	f001 fe89 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH2_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000d16:	f000 bce3 	b.w	80016e0 <read_pwm+0xb84>
						read_2.end = htim1.Instance->CNT;
 8000d1a:	4b48      	ldr	r3, [pc, #288]	@ (8000e3c <read_pwm+0x2e0>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d20:	4a4d      	ldr	r2, [pc, #308]	@ (8000e58 <read_pwm+0x2fc>)
 8000d22:	6053      	str	r3, [r2, #4]
						if(read_2.start > read_2.end)
 8000d24:	4b4c      	ldr	r3, [pc, #304]	@ (8000e58 <read_pwm+0x2fc>)
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	4b4b      	ldr	r3, [pc, #300]	@ (8000e58 <read_pwm+0x2fc>)
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d90a      	bls.n	8000d46 <read_pwm+0x1ea>
							read_2.out = 65535 - read_2.start + read_2.end;
 8000d30:	4b49      	ldr	r3, [pc, #292]	@ (8000e58 <read_pwm+0x2fc>)
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	4b48      	ldr	r3, [pc, #288]	@ (8000e58 <read_pwm+0x2fc>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000d3e:	33ff      	adds	r3, #255	@ 0xff
 8000d40:	4a45      	ldr	r2, [pc, #276]	@ (8000e58 <read_pwm+0x2fc>)
 8000d42:	6093      	str	r3, [r2, #8]
 8000d44:	e006      	b.n	8000d54 <read_pwm+0x1f8>
							read_2.out = read_2.end - read_2.start;
 8000d46:	4b44      	ldr	r3, [pc, #272]	@ (8000e58 <read_pwm+0x2fc>)
 8000d48:	685a      	ldr	r2, [r3, #4]
 8000d4a:	4b43      	ldr	r3, [pc, #268]	@ (8000e58 <read_pwm+0x2fc>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	4a41      	ldr	r2, [pc, #260]	@ (8000e58 <read_pwm+0x2fc>)
 8000d52:	6093      	str	r3, [r2, #8]
						if(read_2.out >= 61200)
 8000d54:	4b40      	ldr	r3, [pc, #256]	@ (8000e58 <read_pwm+0x2fc>)
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	f64e 720f 	movw	r2, #61199	@ 0xef0f
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d904      	bls.n	8000d6a <read_pwm+0x20e>
							read_2.out = 61200;
 8000d60:	4b3d      	ldr	r3, [pc, #244]	@ (8000e58 <read_pwm+0x2fc>)
 8000d62:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	e01a      	b.n	8000da0 <read_pwm+0x244>
						else if(read_2.out <= 7000)
 8000d6a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e58 <read_pwm+0x2fc>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d804      	bhi.n	8000d80 <read_pwm+0x224>
							read_2.out = 7000;
 8000d76:	4b38      	ldr	r3, [pc, #224]	@ (8000e58 <read_pwm+0x2fc>)
 8000d78:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	e00f      	b.n	8000da0 <read_pwm+0x244>
						else if(40000 < read_2.out && read_2.out < 45000)
 8000d80:	4b35      	ldr	r3, [pc, #212]	@ (8000e58 <read_pwm+0x2fc>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d909      	bls.n	8000da0 <read_pwm+0x244>
 8000d8c:	4b32      	ldr	r3, [pc, #200]	@ (8000e58 <read_pwm+0x2fc>)
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	f64a 72c7 	movw	r2, #44999	@ 0xafc7
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d803      	bhi.n	8000da0 <read_pwm+0x244>
							read_2.out = 43250;
 8000d98:	4b2f      	ldr	r3, [pc, #188]	@ (8000e58 <read_pwm+0x2fc>)
 8000d9a:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8000d9e:	609a      	str	r2, [r3, #8]
						array_read_ch2[count_ch2] = read_2.out;
 8000da0:	4b2e      	ldr	r3, [pc, #184]	@ (8000e5c <read_pwm+0x300>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a2c      	ldr	r2, [pc, #176]	@ (8000e58 <read_pwm+0x2fc>)
 8000da6:	6892      	ldr	r2, [r2, #8]
 8000da8:	492d      	ldr	r1, [pc, #180]	@ (8000e60 <read_pwm+0x304>)
 8000daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    count_ch2 = (count_ch2 + 1) % size;
 8000dae:	4b2b      	ldr	r3, [pc, #172]	@ (8000e5c <read_pwm+0x300>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	3301      	adds	r3, #1
 8000db4:	4a26      	ldr	r2, [pc, #152]	@ (8000e50 <read_pwm+0x2f4>)
 8000db6:	6812      	ldr	r2, [r2, #0]
 8000db8:	fb93 f1f2 	sdiv	r1, r3, r2
 8000dbc:	fb01 f202 	mul.w	r2, r1, r2
 8000dc0:	1a9b      	subs	r3, r3, r2
 8000dc2:	4a26      	ldr	r2, [pc, #152]	@ (8000e5c <read_pwm+0x300>)
 8000dc4:	6013      	str	r3, [r2, #0]
						read_2.out = media_filter(array_read_ch2,10);
 8000dc6:	210a      	movs	r1, #10
 8000dc8:	4825      	ldr	r0, [pc, #148]	@ (8000e60 <read_pwm+0x304>)
 8000dca:	f7ff fe66 	bl	8000a9a <media_filter>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	4a21      	ldr	r2, [pc, #132]	@ (8000e58 <read_pwm+0x2fc>)
 8000dd2:	6093      	str	r3, [r2, #8]
						GPIO_InitStruct.Pin = CH2_Pin;
 8000dd4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dd8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e54 <read_pwm+0x2f8>)
 8000dde:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
 8000de8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000dec:	4619      	mov	r1, r3
 8000dee:	4812      	ldr	r0, [pc, #72]	@ (8000e38 <read_pwm+0x2dc>)
 8000df0:	f001 fe1a 	bl	8002a28 <HAL_GPIO_Init>
			break;
 8000df4:	f000 bc74 	b.w	80016e0 <read_pwm+0xb84>
			case 3:
				if(HAL_GPIO_ReadPin(CH3_GPIO_Port, CH3_Pin)==1)
 8000df8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dfc:	480e      	ldr	r0, [pc, #56]	@ (8000e38 <read_pwm+0x2dc>)
 8000dfe:	f001 ffa7 	bl	8002d50 <HAL_GPIO_ReadPin>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d12f      	bne.n	8000e68 <read_pwm+0x30c>
					{
						read_3.start = htim1.Instance->CNT;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <read_pwm+0x2e0>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e0e:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <read_pwm+0x308>)
 8000e10:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH3_Pin;
 8000e12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e16:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e44 <read_pwm+0x2e8>)
 8000e1c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8000e26:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <read_pwm+0x2dc>)
 8000e2e:	f001 fdfb 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH3_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000e32:	f000 bc55 	b.w	80016e0 <read_pwm+0xb84>
 8000e36:	bf00      	nop
 8000e38:	40011000 	.word	0x40011000
 8000e3c:	2000002c 	.word	0x2000002c
 8000e40:	20000228 	.word	0x20000228
 8000e44:	10210000 	.word	0x10210000
 8000e48:	20000220 	.word	0x20000220
 8000e4c:	200001a0 	.word	0x200001a0
 8000e50:	20000000 	.word	0x20000000
 8000e54:	10110000 	.word	0x10110000
 8000e58:	20000238 	.word	0x20000238
 8000e5c:	20000224 	.word	0x20000224
 8000e60:	200001c8 	.word	0x200001c8
 8000e64:	20000248 	.word	0x20000248
						read_3.end = htim1.Instance->CNT;
 8000e68:	4b9d      	ldr	r3, [pc, #628]	@ (80010e0 <read_pwm+0x584>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e6e:	4a9d      	ldr	r2, [pc, #628]	@ (80010e4 <read_pwm+0x588>)
 8000e70:	6053      	str	r3, [r2, #4]
						if(read_3.start > read_3.end)
 8000e72:	4b9c      	ldr	r3, [pc, #624]	@ (80010e4 <read_pwm+0x588>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b9b      	ldr	r3, [pc, #620]	@ (80010e4 <read_pwm+0x588>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d90a      	bls.n	8000e94 <read_pwm+0x338>
							read_3.out = 65535 - read_3.start + read_3.end;
 8000e7e:	4b99      	ldr	r3, [pc, #612]	@ (80010e4 <read_pwm+0x588>)
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	4b98      	ldr	r3, [pc, #608]	@ (80010e4 <read_pwm+0x588>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000e8c:	33ff      	adds	r3, #255	@ 0xff
 8000e8e:	4a95      	ldr	r2, [pc, #596]	@ (80010e4 <read_pwm+0x588>)
 8000e90:	6093      	str	r3, [r2, #8]
 8000e92:	e006      	b.n	8000ea2 <read_pwm+0x346>
							read_3.out = read_3.end - read_3.start;
 8000e94:	4b93      	ldr	r3, [pc, #588]	@ (80010e4 <read_pwm+0x588>)
 8000e96:	685a      	ldr	r2, [r3, #4]
 8000e98:	4b92      	ldr	r3, [pc, #584]	@ (80010e4 <read_pwm+0x588>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	4a91      	ldr	r2, [pc, #580]	@ (80010e4 <read_pwm+0x588>)
 8000ea0:	6093      	str	r3, [r2, #8]
						if(read_3.out >= 61200)
 8000ea2:	4b90      	ldr	r3, [pc, #576]	@ (80010e4 <read_pwm+0x588>)
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f64e 720f 	movw	r2, #61199	@ 0xef0f
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d904      	bls.n	8000eb8 <read_pwm+0x35c>
							read_3.out = 61200;
 8000eae:	4b8d      	ldr	r3, [pc, #564]	@ (80010e4 <read_pwm+0x588>)
 8000eb0:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	e01a      	b.n	8000eee <read_pwm+0x392>
						else if(read_3.out <= 7000)
 8000eb8:	4b8a      	ldr	r3, [pc, #552]	@ (80010e4 <read_pwm+0x588>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d804      	bhi.n	8000ece <read_pwm+0x372>
							read_3.out = 7000;
 8000ec4:	4b87      	ldr	r3, [pc, #540]	@ (80010e4 <read_pwm+0x588>)
 8000ec6:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	e00f      	b.n	8000eee <read_pwm+0x392>
						else if(40000 <= read_3.out && read_3.out <= 45000)
 8000ece:	4b85      	ldr	r3, [pc, #532]	@ (80010e4 <read_pwm+0x588>)
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d909      	bls.n	8000eee <read_pwm+0x392>
 8000eda:	4b82      	ldr	r3, [pc, #520]	@ (80010e4 <read_pwm+0x588>)
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d803      	bhi.n	8000eee <read_pwm+0x392>
							read_3.out = 41300;
 8000ee6:	4b7f      	ldr	r3, [pc, #508]	@ (80010e4 <read_pwm+0x588>)
 8000ee8:	f24a 1254 	movw	r2, #41300	@ 0xa154
 8000eec:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH3_Pin;
 8000eee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ef2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ef6:	4b7c      	ldr	r3, [pc, #496]	@ (80010e8 <read_pwm+0x58c>)
 8000ef8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f06:	4619      	mov	r1, r3
 8000f08:	4878      	ldr	r0, [pc, #480]	@ (80010ec <read_pwm+0x590>)
 8000f0a:	f001 fd8d 	bl	8002a28 <HAL_GPIO_Init>
			break;
 8000f0e:	e3e7      	b.n	80016e0 <read_pwm+0xb84>
			case 4:
				if(HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin)==1)
 8000f10:	2101      	movs	r1, #1
 8000f12:	4877      	ldr	r0, [pc, #476]	@ (80010f0 <read_pwm+0x594>)
 8000f14:	f001 ff1c 	bl	8002d50 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d114      	bne.n	8000f48 <read_pwm+0x3ec>
					{
						read_4.start = htim1.Instance->CNT;
 8000f1e:	4b70      	ldr	r3, [pc, #448]	@ (80010e0 <read_pwm+0x584>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f24:	4a73      	ldr	r2, [pc, #460]	@ (80010f4 <read_pwm+0x598>)
 8000f26:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH4_Pin;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f2e:	4b72      	ldr	r3, [pc, #456]	@ (80010f8 <read_pwm+0x59c>)
 8000f30:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000f3e:	4619      	mov	r1, r3
 8000f40:	486b      	ldr	r0, [pc, #428]	@ (80010f0 <read_pwm+0x594>)
 8000f42:	f001 fd71 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH4_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8000f46:	e3cb      	b.n	80016e0 <read_pwm+0xb84>
						read_4.end = htim1.Instance->CNT;
 8000f48:	4b65      	ldr	r3, [pc, #404]	@ (80010e0 <read_pwm+0x584>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f4e:	4a69      	ldr	r2, [pc, #420]	@ (80010f4 <read_pwm+0x598>)
 8000f50:	6053      	str	r3, [r2, #4]
						if(read_4.start > read_4.end)
 8000f52:	4b68      	ldr	r3, [pc, #416]	@ (80010f4 <read_pwm+0x598>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	4b67      	ldr	r3, [pc, #412]	@ (80010f4 <read_pwm+0x598>)
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d90a      	bls.n	8000f74 <read_pwm+0x418>
							read_4.out = 65535 - read_4.start + read_4.end;
 8000f5e:	4b65      	ldr	r3, [pc, #404]	@ (80010f4 <read_pwm+0x598>)
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	4b64      	ldr	r3, [pc, #400]	@ (80010f4 <read_pwm+0x598>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f6c:	33ff      	adds	r3, #255	@ 0xff
 8000f6e:	4a61      	ldr	r2, [pc, #388]	@ (80010f4 <read_pwm+0x598>)
 8000f70:	6093      	str	r3, [r2, #8]
 8000f72:	e006      	b.n	8000f82 <read_pwm+0x426>
							read_4.out = read_4.end - read_4.start;
 8000f74:	4b5f      	ldr	r3, [pc, #380]	@ (80010f4 <read_pwm+0x598>)
 8000f76:	685a      	ldr	r2, [r3, #4]
 8000f78:	4b5e      	ldr	r3, [pc, #376]	@ (80010f4 <read_pwm+0x598>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80010f4 <read_pwm+0x598>)
 8000f80:	6093      	str	r3, [r2, #8]
						if(read_4.out > 61200)
 8000f82:	4b5c      	ldr	r3, [pc, #368]	@ (80010f4 <read_pwm+0x598>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d904      	bls.n	8000f98 <read_pwm+0x43c>
							read_4.out = 61200;
 8000f8e:	4b59      	ldr	r3, [pc, #356]	@ (80010f4 <read_pwm+0x598>)
 8000f90:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	e01a      	b.n	8000fce <read_pwm+0x472>
						else if(read_4.out < 25000)
 8000f98:	4b56      	ldr	r3, [pc, #344]	@ (80010f4 <read_pwm+0x598>)
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d804      	bhi.n	8000fae <read_pwm+0x452>
							read_4.out = 25000;
 8000fa4:	4b53      	ldr	r3, [pc, #332]	@ (80010f4 <read_pwm+0x598>)
 8000fa6:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	e00f      	b.n	8000fce <read_pwm+0x472>
						else if(40000 <= read_4.out && read_4.out <= 45000)
 8000fae:	4b51      	ldr	r3, [pc, #324]	@ (80010f4 <read_pwm+0x598>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d909      	bls.n	8000fce <read_pwm+0x472>
 8000fba:	4b4e      	ldr	r3, [pc, #312]	@ (80010f4 <read_pwm+0x598>)
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d803      	bhi.n	8000fce <read_pwm+0x472>
							read_4.out = 42900;
 8000fc6:	4b4b      	ldr	r3, [pc, #300]	@ (80010f4 <read_pwm+0x598>)
 8000fc8:	f24a 7294 	movw	r2, #42900	@ 0xa794
 8000fcc:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH4_Pin;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd4:	4b44      	ldr	r3, [pc, #272]	@ (80010e8 <read_pwm+0x58c>)
 8000fd6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4842      	ldr	r0, [pc, #264]	@ (80010f0 <read_pwm+0x594>)
 8000fe8:	f001 fd1e 	bl	8002a28 <HAL_GPIO_Init>
					break;
 8000fec:	e378      	b.n	80016e0 <read_pwm+0xb84>
			case 5:
				if(HAL_GPIO_ReadPin(CH5_GPIO_Port, CH5_Pin)==1)
 8000fee:	2108      	movs	r1, #8
 8000ff0:	4842      	ldr	r0, [pc, #264]	@ (80010fc <read_pwm+0x5a0>)
 8000ff2:	f001 fead 	bl	8002d50 <HAL_GPIO_ReadPin>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d114      	bne.n	8001026 <read_pwm+0x4ca>
					{
						read_5.start = htim1.Instance->CNT;
 8000ffc:	4b38      	ldr	r3, [pc, #224]	@ (80010e0 <read_pwm+0x584>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001002:	4a3f      	ldr	r2, [pc, #252]	@ (8001100 <read_pwm+0x5a4>)
 8001004:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH5_Pin;
 8001006:	2308      	movs	r3, #8
 8001008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800100c:	4b3a      	ldr	r3, [pc, #232]	@ (80010f8 <read_pwm+0x59c>)
 800100e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
 8001018:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800101c:	4619      	mov	r1, r3
 800101e:	4837      	ldr	r0, [pc, #220]	@ (80010fc <read_pwm+0x5a0>)
 8001020:	f001 fd02 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH5_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8001024:	e35c      	b.n	80016e0 <read_pwm+0xb84>
						read_5.end = htim1.Instance->CNT;
 8001026:	4b2e      	ldr	r3, [pc, #184]	@ (80010e0 <read_pwm+0x584>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800102c:	4a34      	ldr	r2, [pc, #208]	@ (8001100 <read_pwm+0x5a4>)
 800102e:	6053      	str	r3, [r2, #4]
						if(read_5.start > read_5.end)
 8001030:	4b33      	ldr	r3, [pc, #204]	@ (8001100 <read_pwm+0x5a4>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b32      	ldr	r3, [pc, #200]	@ (8001100 <read_pwm+0x5a4>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	429a      	cmp	r2, r3
 800103a:	d90a      	bls.n	8001052 <read_pwm+0x4f6>
							read_5.out = 65535 - read_5.start + read_5.end;
 800103c:	4b30      	ldr	r3, [pc, #192]	@ (8001100 <read_pwm+0x5a4>)
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	4b2f      	ldr	r3, [pc, #188]	@ (8001100 <read_pwm+0x5a4>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800104a:	33ff      	adds	r3, #255	@ 0xff
 800104c:	4a2c      	ldr	r2, [pc, #176]	@ (8001100 <read_pwm+0x5a4>)
 800104e:	6093      	str	r3, [r2, #8]
 8001050:	e006      	b.n	8001060 <read_pwm+0x504>
							read_5.out = read_5.end - read_5.start;
 8001052:	4b2b      	ldr	r3, [pc, #172]	@ (8001100 <read_pwm+0x5a4>)
 8001054:	685a      	ldr	r2, [r3, #4]
 8001056:	4b2a      	ldr	r3, [pc, #168]	@ (8001100 <read_pwm+0x5a4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	4a28      	ldr	r2, [pc, #160]	@ (8001100 <read_pwm+0x5a4>)
 800105e:	6093      	str	r3, [r2, #8]
						if(read_5.out > 61200)
 8001060:	4b27      	ldr	r3, [pc, #156]	@ (8001100 <read_pwm+0x5a4>)
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001068:	4293      	cmp	r3, r2
 800106a:	d904      	bls.n	8001076 <read_pwm+0x51a>
							read_5.out = 61200;
 800106c:	4b24      	ldr	r3, [pc, #144]	@ (8001100 <read_pwm+0x5a4>)
 800106e:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	e008      	b.n	8001088 <read_pwm+0x52c>
						else if(read_5.out < 7200)
 8001076:	4b22      	ldr	r3, [pc, #136]	@ (8001100 <read_pwm+0x5a4>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f5b3 5fe1 	cmp.w	r3, #7200	@ 0x1c20
 800107e:	d203      	bcs.n	8001088 <read_pwm+0x52c>
							read_5.out = 7200;
 8001080:	4b1f      	ldr	r3, [pc, #124]	@ (8001100 <read_pwm+0x5a4>)
 8001082:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001086:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH5_Pin;
 8001088:	2308      	movs	r3, #8
 800108a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <read_pwm+0x58c>)
 8001090:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800109e:	4619      	mov	r1, r3
 80010a0:	4816      	ldr	r0, [pc, #88]	@ (80010fc <read_pwm+0x5a0>)
 80010a2:	f001 fcc1 	bl	8002a28 <HAL_GPIO_Init>
					break;
 80010a6:	e31b      	b.n	80016e0 <read_pwm+0xb84>
			case 6:
				if(HAL_GPIO_ReadPin(CH6_GPIO_Port, CH6_Pin)==1)
 80010a8:	2110      	movs	r1, #16
 80010aa:	4814      	ldr	r0, [pc, #80]	@ (80010fc <read_pwm+0x5a0>)
 80010ac:	f001 fe50 	bl	8002d50 <HAL_GPIO_ReadPin>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d128      	bne.n	8001108 <read_pwm+0x5ac>
					{
						read_6.start = htim1.Instance->CNT;
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <read_pwm+0x584>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010bc:	4a11      	ldr	r2, [pc, #68]	@ (8001104 <read_pwm+0x5a8>)
 80010be:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH6_Pin;
 80010c0:	2310      	movs	r3, #16
 80010c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010c6:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <read_pwm+0x59c>)
 80010c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80010d6:	4619      	mov	r1, r3
 80010d8:	4808      	ldr	r0, [pc, #32]	@ (80010fc <read_pwm+0x5a0>)
 80010da:	f001 fca5 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH6_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 80010de:	e2ff      	b.n	80016e0 <read_pwm+0xb84>
 80010e0:	2000002c 	.word	0x2000002c
 80010e4:	20000248 	.word	0x20000248
 80010e8:	10110000 	.word	0x10110000
 80010ec:	40011000 	.word	0x40011000
 80010f0:	40011400 	.word	0x40011400
 80010f4:	20000258 	.word	0x20000258
 80010f8:	10210000 	.word	0x10210000
 80010fc:	40010c00 	.word	0x40010c00
 8001100:	20000268 	.word	0x20000268
 8001104:	20000278 	.word	0x20000278
						read_6.end = htim1.Instance->CNT;
 8001108:	4b9f      	ldr	r3, [pc, #636]	@ (8001388 <read_pwm+0x82c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110e:	4a9f      	ldr	r2, [pc, #636]	@ (800138c <read_pwm+0x830>)
 8001110:	6053      	str	r3, [r2, #4]
						if(read_6.start > read_6.end)
 8001112:	4b9e      	ldr	r3, [pc, #632]	@ (800138c <read_pwm+0x830>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	4b9d      	ldr	r3, [pc, #628]	@ (800138c <read_pwm+0x830>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	429a      	cmp	r2, r3
 800111c:	d90a      	bls.n	8001134 <read_pwm+0x5d8>
							read_6.out = 65535 - read_6.start + read_6.end;
 800111e:	4b9b      	ldr	r3, [pc, #620]	@ (800138c <read_pwm+0x830>)
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	4b9a      	ldr	r3, [pc, #616]	@ (800138c <read_pwm+0x830>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800112c:	33ff      	adds	r3, #255	@ 0xff
 800112e:	4a97      	ldr	r2, [pc, #604]	@ (800138c <read_pwm+0x830>)
 8001130:	6093      	str	r3, [r2, #8]
 8001132:	e006      	b.n	8001142 <read_pwm+0x5e6>
							read_6.out = read_6.end - read_6.start;
 8001134:	4b95      	ldr	r3, [pc, #596]	@ (800138c <read_pwm+0x830>)
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	4b94      	ldr	r3, [pc, #592]	@ (800138c <read_pwm+0x830>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	4a93      	ldr	r2, [pc, #588]	@ (800138c <read_pwm+0x830>)
 8001140:	6093      	str	r3, [r2, #8]
						if(read_6.out > 13700)
 8001142:	4b92      	ldr	r3, [pc, #584]	@ (800138c <read_pwm+0x830>)
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f243 5284 	movw	r2, #13700	@ 0x3584
 800114a:	4293      	cmp	r3, r2
 800114c:	d904      	bls.n	8001158 <read_pwm+0x5fc>
							read_6.out = 13700;
 800114e:	4b8f      	ldr	r3, [pc, #572]	@ (800138c <read_pwm+0x830>)
 8001150:	f243 5284 	movw	r2, #13700	@ 0x3584
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	e009      	b.n	800116c <read_pwm+0x610>
						else if(read_6.out < 6900)
 8001158:	4b8c      	ldr	r3, [pc, #560]	@ (800138c <read_pwm+0x830>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	f641 22f3 	movw	r2, #6899	@ 0x1af3
 8001160:	4293      	cmp	r3, r2
 8001162:	d803      	bhi.n	800116c <read_pwm+0x610>
							read_6.out = 6900;
 8001164:	4b89      	ldr	r3, [pc, #548]	@ (800138c <read_pwm+0x830>)
 8001166:	f641 22f4 	movw	r2, #6900	@ 0x1af4
 800116a:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH6_Pin;
 800116c:	2310      	movs	r3, #16
 800116e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001172:	4b87      	ldr	r3, [pc, #540]	@ (8001390 <read_pwm+0x834>)
 8001174:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001182:	4619      	mov	r1, r3
 8001184:	4883      	ldr	r0, [pc, #524]	@ (8001394 <read_pwm+0x838>)
 8001186:	f001 fc4f 	bl	8002a28 <HAL_GPIO_Init>
					break;
 800118a:	e2a9      	b.n	80016e0 <read_pwm+0xb84>
			case 7:
					if(HAL_GPIO_ReadPin(CH7_GPIO_Port, CH7_Pin)==1)
 800118c:	2120      	movs	r1, #32
 800118e:	4881      	ldr	r0, [pc, #516]	@ (8001394 <read_pwm+0x838>)
 8001190:	f001 fdde 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001194:	4603      	mov	r3, r0
 8001196:	2b01      	cmp	r3, #1
 8001198:	d114      	bne.n	80011c4 <read_pwm+0x668>
					{
						read_7.start = htim1.Instance->CNT;
 800119a:	4b7b      	ldr	r3, [pc, #492]	@ (8001388 <read_pwm+0x82c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a0:	4a7d      	ldr	r2, [pc, #500]	@ (8001398 <read_pwm+0x83c>)
 80011a2:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH7_Pin;
 80011a4:	2320      	movs	r3, #32
 80011a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011aa:	4b7c      	ldr	r3, [pc, #496]	@ (800139c <read_pwm+0x840>)
 80011ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80011ba:	4619      	mov	r1, r3
 80011bc:	4875      	ldr	r0, [pc, #468]	@ (8001394 <read_pwm+0x838>)
 80011be:	f001 fc33 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH7_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 80011c2:	e28d      	b.n	80016e0 <read_pwm+0xb84>
						read_7.end = htim1.Instance->CNT;
 80011c4:	4b70      	ldr	r3, [pc, #448]	@ (8001388 <read_pwm+0x82c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ca:	4a73      	ldr	r2, [pc, #460]	@ (8001398 <read_pwm+0x83c>)
 80011cc:	6053      	str	r3, [r2, #4]
						if( read_7.start > read_7.end)
 80011ce:	4b72      	ldr	r3, [pc, #456]	@ (8001398 <read_pwm+0x83c>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4b71      	ldr	r3, [pc, #452]	@ (8001398 <read_pwm+0x83c>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d90a      	bls.n	80011f0 <read_pwm+0x694>
							read_7.out = 65535 - read_7.start + read_7.end;
 80011da:	4b6f      	ldr	r3, [pc, #444]	@ (8001398 <read_pwm+0x83c>)
 80011dc:	685a      	ldr	r2, [r3, #4]
 80011de:	4b6e      	ldr	r3, [pc, #440]	@ (8001398 <read_pwm+0x83c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80011e8:	33ff      	adds	r3, #255	@ 0xff
 80011ea:	4a6b      	ldr	r2, [pc, #428]	@ (8001398 <read_pwm+0x83c>)
 80011ec:	6093      	str	r3, [r2, #8]
 80011ee:	e006      	b.n	80011fe <read_pwm+0x6a2>
							read_7.out = read_7.end - read_7.start;
 80011f0:	4b69      	ldr	r3, [pc, #420]	@ (8001398 <read_pwm+0x83c>)
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	4b68      	ldr	r3, [pc, #416]	@ (8001398 <read_pwm+0x83c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	4a67      	ldr	r2, [pc, #412]	@ (8001398 <read_pwm+0x83c>)
 80011fc:	6093      	str	r3, [r2, #8]
						if(read_7.out > 13500)
 80011fe:	4b66      	ldr	r3, [pc, #408]	@ (8001398 <read_pwm+0x83c>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f243 42bc 	movw	r2, #13500	@ 0x34bc
 8001206:	4293      	cmp	r3, r2
 8001208:	d904      	bls.n	8001214 <read_pwm+0x6b8>
							read_7.out = 13500;
 800120a:	4b63      	ldr	r3, [pc, #396]	@ (8001398 <read_pwm+0x83c>)
 800120c:	f243 42bc 	movw	r2, #13500	@ 0x34bc
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	e009      	b.n	8001228 <read_pwm+0x6cc>
						else if(read_7.out < 7140)
 8001214:	4b60      	ldr	r3, [pc, #384]	@ (8001398 <read_pwm+0x83c>)
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f641 32e3 	movw	r2, #7139	@ 0x1be3
 800121c:	4293      	cmp	r3, r2
 800121e:	d803      	bhi.n	8001228 <read_pwm+0x6cc>
							read_7.out = 7140;
 8001220:	4b5d      	ldr	r3, [pc, #372]	@ (8001398 <read_pwm+0x83c>)
 8001222:	f641 32e4 	movw	r2, #7140	@ 0x1be4
 8001226:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH7_Pin;
 8001228:	2320      	movs	r3, #32
 800122a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800122e:	4b58      	ldr	r3, [pc, #352]	@ (8001390 <read_pwm+0x834>)
 8001230:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
 800123a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800123e:	4619      	mov	r1, r3
 8001240:	4854      	ldr	r0, [pc, #336]	@ (8001394 <read_pwm+0x838>)
 8001242:	f001 fbf1 	bl	8002a28 <HAL_GPIO_Init>
					break;
 8001246:	e24b      	b.n	80016e0 <read_pwm+0xb84>
			case 8:
					if(HAL_GPIO_ReadPin(CH8_GPIO_Port, CH8_Pin)==1)
 8001248:	2140      	movs	r1, #64	@ 0x40
 800124a:	4852      	ldr	r0, [pc, #328]	@ (8001394 <read_pwm+0x838>)
 800124c:	f001 fd80 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001250:	4603      	mov	r3, r0
 8001252:	2b01      	cmp	r3, #1
 8001254:	d112      	bne.n	800127c <read_pwm+0x720>
					{
						read_8.start = htim1.Instance->CNT;
 8001256:	4b4c      	ldr	r3, [pc, #304]	@ (8001388 <read_pwm+0x82c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800125c:	4a50      	ldr	r2, [pc, #320]	@ (80013a0 <read_pwm+0x844>)
 800125e:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH8_Pin;
 8001260:	2340      	movs	r3, #64	@ 0x40
 8001262:	67bb      	str	r3, [r7, #120]	@ 0x78
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001264:	4b4d      	ldr	r3, [pc, #308]	@ (800139c <read_pwm+0x840>)
 8001266:	67fb      	str	r3, [r7, #124]	@ 0x7c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
 800126e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001272:	4619      	mov	r1, r3
 8001274:	4847      	ldr	r0, [pc, #284]	@ (8001394 <read_pwm+0x838>)
 8001276:	f001 fbd7 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH8_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800127a:	e231      	b.n	80016e0 <read_pwm+0xb84>
						read_8.end = htim1.Instance->CNT;
 800127c:	4b42      	ldr	r3, [pc, #264]	@ (8001388 <read_pwm+0x82c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001282:	4a47      	ldr	r2, [pc, #284]	@ (80013a0 <read_pwm+0x844>)
 8001284:	6053      	str	r3, [r2, #4]
						if( read_8.start > read_8.end)
 8001286:	4b46      	ldr	r3, [pc, #280]	@ (80013a0 <read_pwm+0x844>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4b45      	ldr	r3, [pc, #276]	@ (80013a0 <read_pwm+0x844>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	429a      	cmp	r2, r3
 8001290:	d90a      	bls.n	80012a8 <read_pwm+0x74c>
							read_8.out = 65535 - read_8.start + read_8.end;
 8001292:	4b43      	ldr	r3, [pc, #268]	@ (80013a0 <read_pwm+0x844>)
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	4b42      	ldr	r3, [pc, #264]	@ (80013a0 <read_pwm+0x844>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80012a0:	33ff      	adds	r3, #255	@ 0xff
 80012a2:	4a3f      	ldr	r2, [pc, #252]	@ (80013a0 <read_pwm+0x844>)
 80012a4:	6093      	str	r3, [r2, #8]
 80012a6:	e006      	b.n	80012b6 <read_pwm+0x75a>
							read_8.out = read_8.end - read_8.start;
 80012a8:	4b3d      	ldr	r3, [pc, #244]	@ (80013a0 <read_pwm+0x844>)
 80012aa:	685a      	ldr	r2, [r3, #4]
 80012ac:	4b3c      	ldr	r3, [pc, #240]	@ (80013a0 <read_pwm+0x844>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	4a3b      	ldr	r2, [pc, #236]	@ (80013a0 <read_pwm+0x844>)
 80012b4:	6093      	str	r3, [r2, #8]
						if(read_8.out > 12500)
 80012b6:	4b3a      	ldr	r3, [pc, #232]	@ (80013a0 <read_pwm+0x844>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80012be:	4293      	cmp	r3, r2
 80012c0:	d904      	bls.n	80012cc <read_pwm+0x770>
							read_8.out = 12500;
 80012c2:	4b37      	ldr	r3, [pc, #220]	@ (80013a0 <read_pwm+0x844>)
 80012c4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	e009      	b.n	80012e0 <read_pwm+0x784>
						else if(read_8.out < 6160)
 80012cc:	4b34      	ldr	r3, [pc, #208]	@ (80013a0 <read_pwm+0x844>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f641 020f 	movw	r2, #6159	@ 0x180f
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d803      	bhi.n	80012e0 <read_pwm+0x784>
							read_8.out = 6160;
 80012d8:	4b31      	ldr	r3, [pc, #196]	@ (80013a0 <read_pwm+0x844>)
 80012da:	f641 0210 	movw	r2, #6160	@ 0x1810
 80012de:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH8_Pin;
 80012e0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80012e4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012e8:	2240      	movs	r2, #64	@ 0x40
 80012ea:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ec:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80012f0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012f4:	4a26      	ldr	r2, [pc, #152]	@ (8001390 <read_pwm+0x834>)
 80012f6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80012fc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001308:	4619      	mov	r1, r3
 800130a:	4822      	ldr	r0, [pc, #136]	@ (8001394 <read_pwm+0x838>)
 800130c:	f001 fb8c 	bl	8002a28 <HAL_GPIO_Init>
					break;
 8001310:	e1e6      	b.n	80016e0 <read_pwm+0xb84>
			case 9:
					if(HAL_GPIO_ReadPin(CH9_GPIO_Port, CH9_Pin)==1)
 8001312:	2180      	movs	r1, #128	@ 0x80
 8001314:	481f      	ldr	r0, [pc, #124]	@ (8001394 <read_pwm+0x838>)
 8001316:	f001 fd1b 	bl	8002d50 <HAL_GPIO_ReadPin>
 800131a:	4603      	mov	r3, r0
 800131c:	2b01      	cmp	r3, #1
 800131e:	d11d      	bne.n	800135c <read_pwm+0x800>
					{
						read_9.start = htim1.Instance->CNT;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <read_pwm+0x82c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001326:	4a1f      	ldr	r2, [pc, #124]	@ (80013a4 <read_pwm+0x848>)
 8001328:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH9_Pin;
 800132a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800132e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001332:	2280      	movs	r2, #128	@ 0x80
 8001334:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001336:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800133a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800133e:	4a17      	ldr	r2, [pc, #92]	@ (800139c <read_pwm+0x840>)
 8001340:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001346:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001352:	4619      	mov	r1, r3
 8001354:	480f      	ldr	r0, [pc, #60]	@ (8001394 <read_pwm+0x838>)
 8001356:	f001 fb67 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH9_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800135a:	e1c1      	b.n	80016e0 <read_pwm+0xb84>
						read_9.end = htim1.Instance->CNT;
 800135c:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <read_pwm+0x82c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001362:	4a10      	ldr	r2, [pc, #64]	@ (80013a4 <read_pwm+0x848>)
 8001364:	6053      	str	r3, [r2, #4]
						if( read_9.start > read_9.end)
 8001366:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <read_pwm+0x848>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <read_pwm+0x848>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	429a      	cmp	r2, r3
 8001370:	d91a      	bls.n	80013a8 <read_pwm+0x84c>
							read_9.out = 65535 - read_9.start + read_9.end;
 8001372:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <read_pwm+0x848>)
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <read_pwm+0x848>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001380:	33ff      	adds	r3, #255	@ 0xff
 8001382:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <read_pwm+0x848>)
 8001384:	6093      	str	r3, [r2, #8]
 8001386:	e016      	b.n	80013b6 <read_pwm+0x85a>
 8001388:	2000002c 	.word	0x2000002c
 800138c:	20000278 	.word	0x20000278
 8001390:	10110000 	.word	0x10110000
 8001394:	40010c00 	.word	0x40010c00
 8001398:	20000288 	.word	0x20000288
 800139c:	10210000 	.word	0x10210000
 80013a0:	20000298 	.word	0x20000298
 80013a4:	200002a8 	.word	0x200002a8
							read_9.out = read_9.end - read_9.start;
 80013a8:	4ba7      	ldr	r3, [pc, #668]	@ (8001648 <read_pwm+0xaec>)
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	4ba6      	ldr	r3, [pc, #664]	@ (8001648 <read_pwm+0xaec>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	4aa5      	ldr	r2, [pc, #660]	@ (8001648 <read_pwm+0xaec>)
 80013b4:	6093      	str	r3, [r2, #8]
						if(read_9.out > 12500)
 80013b6:	4ba4      	ldr	r3, [pc, #656]	@ (8001648 <read_pwm+0xaec>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80013be:	4293      	cmp	r3, r2
 80013c0:	d904      	bls.n	80013cc <read_pwm+0x870>
							read_9.out = 12500;
 80013c2:	4ba1      	ldr	r3, [pc, #644]	@ (8001648 <read_pwm+0xaec>)
 80013c4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	e009      	b.n	80013e0 <read_pwm+0x884>
						else if(read_9.out < 6200)
 80013cc:	4b9e      	ldr	r3, [pc, #632]	@ (8001648 <read_pwm+0xaec>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	f641 0237 	movw	r2, #6199	@ 0x1837
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d803      	bhi.n	80013e0 <read_pwm+0x884>
							read_9.out = 26500;
 80013d8:	4b9b      	ldr	r3, [pc, #620]	@ (8001648 <read_pwm+0xaec>)
 80013da:	f246 7284 	movw	r2, #26500	@ 0x6784
 80013de:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH9_Pin;
 80013e0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80013e4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013e8:	2280      	movs	r2, #128	@ 0x80
 80013ea:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ec:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80013f0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013f4:	4a95      	ldr	r2, [pc, #596]	@ (800164c <read_pwm+0xaf0>)
 80013f6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80013fc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001408:	4619      	mov	r1, r3
 800140a:	4891      	ldr	r0, [pc, #580]	@ (8001650 <read_pwm+0xaf4>)
 800140c:	f001 fb0c 	bl	8002a28 <HAL_GPIO_Init>
					break;
 8001410:	e166      	b.n	80016e0 <read_pwm+0xb84>
			case 10:
					if(HAL_GPIO_ReadPin(CH10_GPIO_Port, CH10_Pin)==1)
 8001412:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001416:	488e      	ldr	r0, [pc, #568]	@ (8001650 <read_pwm+0xaf4>)
 8001418:	f001 fc9a 	bl	8002d50 <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	2b01      	cmp	r3, #1
 8001420:	d11e      	bne.n	8001460 <read_pwm+0x904>
					{
						read_10.start = htim1.Instance->CNT;
 8001422:	4b8c      	ldr	r3, [pc, #560]	@ (8001654 <read_pwm+0xaf8>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001428:	4a8b      	ldr	r2, [pc, #556]	@ (8001658 <read_pwm+0xafc>)
 800142a:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH10_Pin;
 800142c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001430:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001434:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001438:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800143a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800143e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001442:	4a86      	ldr	r2, [pc, #536]	@ (800165c <read_pwm+0xb00>)
 8001444:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800144a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
 8001452:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001456:	4619      	mov	r1, r3
 8001458:	487d      	ldr	r0, [pc, #500]	@ (8001650 <read_pwm+0xaf4>)
 800145a:	f001 fae5 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH10_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800145e:	e13f      	b.n	80016e0 <read_pwm+0xb84>
						read_10.end = htim1.Instance->CNT;
 8001460:	4b7c      	ldr	r3, [pc, #496]	@ (8001654 <read_pwm+0xaf8>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001466:	4a7c      	ldr	r2, [pc, #496]	@ (8001658 <read_pwm+0xafc>)
 8001468:	6053      	str	r3, [r2, #4]
						if( read_10.start > read_10.end)
 800146a:	4b7b      	ldr	r3, [pc, #492]	@ (8001658 <read_pwm+0xafc>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4b7a      	ldr	r3, [pc, #488]	@ (8001658 <read_pwm+0xafc>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	429a      	cmp	r2, r3
 8001474:	d90a      	bls.n	800148c <read_pwm+0x930>
							read_10.out = 65535 - read_10.start + read_10.end;
 8001476:	4b78      	ldr	r3, [pc, #480]	@ (8001658 <read_pwm+0xafc>)
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	4b77      	ldr	r3, [pc, #476]	@ (8001658 <read_pwm+0xafc>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001484:	33ff      	adds	r3, #255	@ 0xff
 8001486:	4a74      	ldr	r2, [pc, #464]	@ (8001658 <read_pwm+0xafc>)
 8001488:	6093      	str	r3, [r2, #8]
 800148a:	e006      	b.n	800149a <read_pwm+0x93e>
							read_10.out = read_10.end - read_10.start;
 800148c:	4b72      	ldr	r3, [pc, #456]	@ (8001658 <read_pwm+0xafc>)
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	4b71      	ldr	r3, [pc, #452]	@ (8001658 <read_pwm+0xafc>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	4a70      	ldr	r2, [pc, #448]	@ (8001658 <read_pwm+0xafc>)
 8001498:	6093      	str	r3, [r2, #8]
						if(read_10.out > 60000)
 800149a:	4b6f      	ldr	r3, [pc, #444]	@ (8001658 <read_pwm+0xafc>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d904      	bls.n	80014b0 <read_pwm+0x954>
							read_10.out = 60000;
 80014a6:	4b6c      	ldr	r3, [pc, #432]	@ (8001658 <read_pwm+0xafc>)
 80014a8:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	e01a      	b.n	80014e6 <read_pwm+0x98a>
						else if(read_10.out < 6200)
 80014b0:	4b69      	ldr	r3, [pc, #420]	@ (8001658 <read_pwm+0xafc>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f641 0237 	movw	r2, #6199	@ 0x1837
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d804      	bhi.n	80014c6 <read_pwm+0x96a>
							read_10.out = 6200;
 80014bc:	4b66      	ldr	r3, [pc, #408]	@ (8001658 <read_pwm+0xafc>)
 80014be:	f641 0238 	movw	r2, #6200	@ 0x1838
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	e00f      	b.n	80014e6 <read_pwm+0x98a>
						else if(41000 <= read_10.out && read_10.out <= 42000)
 80014c6:	4b64      	ldr	r3, [pc, #400]	@ (8001658 <read_pwm+0xafc>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d909      	bls.n	80014e6 <read_pwm+0x98a>
 80014d2:	4b61      	ldr	r3, [pc, #388]	@ (8001658 <read_pwm+0xafc>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80014da:	4293      	cmp	r3, r2
 80014dc:	d803      	bhi.n	80014e6 <read_pwm+0x98a>
							read_10.out = 42100;
 80014de:	4b5e      	ldr	r3, [pc, #376]	@ (8001658 <read_pwm+0xafc>)
 80014e0:	f24a 4274 	movw	r2, #42100	@ 0xa474
 80014e4:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH10_Pin;
 80014e6:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80014ea:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014f2:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014f4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80014f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014fc:	4a53      	ldr	r2, [pc, #332]	@ (800164c <read_pwm+0xaf0>)
 80014fe:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001504:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001510:	4619      	mov	r1, r3
 8001512:	484f      	ldr	r0, [pc, #316]	@ (8001650 <read_pwm+0xaf4>)
 8001514:	f001 fa88 	bl	8002a28 <HAL_GPIO_Init>
					break;
 8001518:	e0e2      	b.n	80016e0 <read_pwm+0xb84>
			case 11:
					if(HAL_GPIO_ReadPin(CH11_GPIO_Port, CH11_Pin)==1)
 800151a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800151e:	484c      	ldr	r0, [pc, #304]	@ (8001650 <read_pwm+0xaf4>)
 8001520:	f001 fc16 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001524:	4603      	mov	r3, r0
 8001526:	2b01      	cmp	r3, #1
 8001528:	d11e      	bne.n	8001568 <read_pwm+0xa0c>
					{
						read_11.start = htim1.Instance->CNT;
 800152a:	4b4a      	ldr	r3, [pc, #296]	@ (8001654 <read_pwm+0xaf8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001530:	4a4b      	ldr	r2, [pc, #300]	@ (8001660 <read_pwm+0xb04>)
 8001532:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH11_Pin;
 8001534:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001538:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800153c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001540:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001542:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001546:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800154a:	4a44      	ldr	r2, [pc, #272]	@ (800165c <read_pwm+0xb00>)
 800154c:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001552:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 0318 	add.w	r3, r7, #24
 800155e:	4619      	mov	r1, r3
 8001560:	483b      	ldr	r0, [pc, #236]	@ (8001650 <read_pwm+0xaf4>)
 8001562:	f001 fa61 	bl	8002a28 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH11_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8001566:	e0bb      	b.n	80016e0 <read_pwm+0xb84>
						read_11.end = htim1.Instance->CNT;
 8001568:	4b3a      	ldr	r3, [pc, #232]	@ (8001654 <read_pwm+0xaf8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800156e:	4a3c      	ldr	r2, [pc, #240]	@ (8001660 <read_pwm+0xb04>)
 8001570:	6053      	str	r3, [r2, #4]
						if( read_11.start > read_11.end)
 8001572:	4b3b      	ldr	r3, [pc, #236]	@ (8001660 <read_pwm+0xb04>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	4b3a      	ldr	r3, [pc, #232]	@ (8001660 <read_pwm+0xb04>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	429a      	cmp	r2, r3
 800157c:	d90a      	bls.n	8001594 <read_pwm+0xa38>
							read_11.out = 65535 - read_11.start + read_11.end;
 800157e:	4b38      	ldr	r3, [pc, #224]	@ (8001660 <read_pwm+0xb04>)
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	4b37      	ldr	r3, [pc, #220]	@ (8001660 <read_pwm+0xb04>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800158c:	33ff      	adds	r3, #255	@ 0xff
 800158e:	4a34      	ldr	r2, [pc, #208]	@ (8001660 <read_pwm+0xb04>)
 8001590:	6093      	str	r3, [r2, #8]
 8001592:	e006      	b.n	80015a2 <read_pwm+0xa46>
							read_11.out = read_11.end - read_11.start;
 8001594:	4b32      	ldr	r3, [pc, #200]	@ (8001660 <read_pwm+0xb04>)
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	4b31      	ldr	r3, [pc, #196]	@ (8001660 <read_pwm+0xb04>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	4a30      	ldr	r2, [pc, #192]	@ (8001660 <read_pwm+0xb04>)
 80015a0:	6093      	str	r3, [r2, #8]
						if(read_11.out > 60000)
 80015a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001660 <read_pwm+0xb04>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d904      	bls.n	80015b8 <read_pwm+0xa5c>
							read_11.out = 60000;
 80015ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001660 <read_pwm+0xb04>)
 80015b0:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	e01a      	b.n	80015ee <read_pwm+0xa92>
						else if(read_11.out < 6100)
 80015b8:	4b29      	ldr	r3, [pc, #164]	@ (8001660 <read_pwm+0xb04>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f241 72d3 	movw	r2, #6099	@ 0x17d3
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d804      	bhi.n	80015ce <read_pwm+0xa72>
							read_11.out = 6100;
 80015c4:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <read_pwm+0xb04>)
 80015c6:	f241 72d4 	movw	r2, #6100	@ 0x17d4
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	e00f      	b.n	80015ee <read_pwm+0xa92>
						else if(41000 <= read_11.out && read_11.out <= 42000)
 80015ce:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <read_pwm+0xb04>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d909      	bls.n	80015ee <read_pwm+0xa92>
 80015da:	4b21      	ldr	r3, [pc, #132]	@ (8001660 <read_pwm+0xb04>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d803      	bhi.n	80015ee <read_pwm+0xa92>
							read_11.out = 42100;
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <read_pwm+0xb04>)
 80015e8:	f24a 4274 	movw	r2, #42100	@ 0xa474
 80015ec:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH11_Pin;
 80015ee:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80015f2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015fa:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015fc:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001600:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001604:	4a11      	ldr	r2, [pc, #68]	@ (800164c <read_pwm+0xaf0>)
 8001606:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800160c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 0308 	add.w	r3, r7, #8
 8001618:	4619      	mov	r1, r3
 800161a:	480d      	ldr	r0, [pc, #52]	@ (8001650 <read_pwm+0xaf4>)
 800161c:	f001 fa04 	bl	8002a28 <HAL_GPIO_Init>
					break;
 8001620:	e05e      	b.n	80016e0 <read_pwm+0xb84>
			case 12:
					if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0)
 8001622:	2104      	movs	r1, #4
 8001624:	480a      	ldr	r0, [pc, #40]	@ (8001650 <read_pwm+0xaf4>)
 8001626:	f001 fb93 	bl	8002d50 <HAL_GPIO_ReadPin>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d103      	bne.n	8001638 <read_pwm+0xadc>
					{
						HAL_TIM_Base_Start_IT(&htim6);
 8001630:	480c      	ldr	r0, [pc, #48]	@ (8001664 <read_pwm+0xb08>)
 8001632:	f002 f88d 	bl	8003750 <HAL_TIM_Base_Start_IT>
					else
					{
						HAL_TIM_Base_Stop_IT(&htim6);
						htim6.Instance -> CNT =0;
					}
					break;
 8001636:	e053      	b.n	80016e0 <read_pwm+0xb84>
						HAL_TIM_Base_Stop_IT(&htim6);
 8001638:	480a      	ldr	r0, [pc, #40]	@ (8001664 <read_pwm+0xb08>)
 800163a:	f002 f8e9 	bl	8003810 <HAL_TIM_Base_Stop_IT>
						htim6.Instance -> CNT =0;
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <read_pwm+0xb08>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2200      	movs	r2, #0
 8001644:	625a      	str	r2, [r3, #36]	@ 0x24
					break;
 8001646:	e04b      	b.n	80016e0 <read_pwm+0xb84>
 8001648:	200002a8 	.word	0x200002a8
 800164c:	10110000 	.word	0x10110000
 8001650:	40010c00 	.word	0x40010c00
 8001654:	2000002c 	.word	0x2000002c
 8001658:	200002b8 	.word	0x200002b8
 800165c:	10210000 	.word	0x10210000
 8001660:	200002c8 	.word	0x200002c8
 8001664:	20000104 	.word	0x20000104
			case 13:
					if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0)
 8001668:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800166c:	481f      	ldr	r0, [pc, #124]	@ (80016ec <read_pwm+0xb90>)
 800166e:	f001 fb6f 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d103      	bne.n	8001680 <read_pwm+0xb24>
					{
						HAL_TIM_Base_Start_IT(&htim6);
 8001678:	481d      	ldr	r0, [pc, #116]	@ (80016f0 <read_pwm+0xb94>)
 800167a:	f002 f869 	bl	8003750 <HAL_TIM_Base_Start_IT>
					else
					{
						HAL_TIM_Base_Stop_IT(&htim6);
						htim6.Instance -> CNT =0;
					}
					break;
 800167e:	e02f      	b.n	80016e0 <read_pwm+0xb84>
						HAL_TIM_Base_Stop_IT(&htim6);
 8001680:	481b      	ldr	r0, [pc, #108]	@ (80016f0 <read_pwm+0xb94>)
 8001682:	f002 f8c5 	bl	8003810 <HAL_TIM_Base_Stop_IT>
						htim6.Instance -> CNT =0;
 8001686:	4b1a      	ldr	r3, [pc, #104]	@ (80016f0 <read_pwm+0xb94>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2200      	movs	r2, #0
 800168c:	625a      	str	r2, [r3, #36]	@ 0x24
					break;
 800168e:	e027      	b.n	80016e0 <read_pwm+0xb84>
			case 14:
					if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin)==0)
 8001690:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001694:	4815      	ldr	r0, [pc, #84]	@ (80016ec <read_pwm+0xb90>)
 8001696:	f001 fb5b 	bl	8002d50 <HAL_GPIO_ReadPin>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d103      	bne.n	80016a8 <read_pwm+0xb4c>
					{
						HAL_TIM_Base_Start_IT(&htim6);
 80016a0:	4813      	ldr	r0, [pc, #76]	@ (80016f0 <read_pwm+0xb94>)
 80016a2:	f002 f855 	bl	8003750 <HAL_TIM_Base_Start_IT>
					else
					{
						HAL_TIM_Base_Stop_IT(&htim6);
						htim6.Instance -> CNT =0;
					}
					break;
 80016a6:	e01b      	b.n	80016e0 <read_pwm+0xb84>
						HAL_TIM_Base_Stop_IT(&htim6);
 80016a8:	4811      	ldr	r0, [pc, #68]	@ (80016f0 <read_pwm+0xb94>)
 80016aa:	f002 f8b1 	bl	8003810 <HAL_TIM_Base_Stop_IT>
						htim6.Instance -> CNT =0;
 80016ae:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <read_pwm+0xb94>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2200      	movs	r2, #0
 80016b4:	625a      	str	r2, [r3, #36]	@ 0x24
					break;
 80016b6:	e013      	b.n	80016e0 <read_pwm+0xb84>
			case 15:
					if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)==0)
 80016b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016bc:	480b      	ldr	r0, [pc, #44]	@ (80016ec <read_pwm+0xb90>)
 80016be:	f001 fb47 	bl	8002d50 <HAL_GPIO_ReadPin>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d103      	bne.n	80016d0 <read_pwm+0xb74>
					{
						HAL_TIM_Base_Start_IT(&htim6);
 80016c8:	4809      	ldr	r0, [pc, #36]	@ (80016f0 <read_pwm+0xb94>)
 80016ca:	f002 f841 	bl	8003750 <HAL_TIM_Base_Start_IT>
					else
					{
						HAL_TIM_Base_Stop_IT(&htim6);
						htim6.Instance -> CNT =0;
					}
					break;
 80016ce:	e006      	b.n	80016de <read_pwm+0xb82>
						HAL_TIM_Base_Stop_IT(&htim6);
 80016d0:	4807      	ldr	r0, [pc, #28]	@ (80016f0 <read_pwm+0xb94>)
 80016d2:	f002 f89d 	bl	8003810 <HAL_TIM_Base_Stop_IT>
						htim6.Instance -> CNT =0;
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <read_pwm+0xb94>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2200      	movs	r2, #0
 80016dc:	625a      	str	r2, [r3, #36]	@ 0x24
					break;
 80016de:	bf00      	nop
		}
	}
 80016e0:	bf00      	nop
 80016e2:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40011800 	.word	0x40011800
 80016f0:	20000104 	.word	0x20000104

080016f4 <convert>:

void convert(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af02      	add	r7, sp, #8
	//////// JOYSTIK GIUA
	if(read_1.out != 43200 && read_2.out != 43250)
 80016fa:	4b99      	ldr	r3, [pc, #612]	@ (8001960 <convert+0x26c>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8001702:	4293      	cmp	r3, r2
 8001704:	d07c      	beq.n	8001800 <convert+0x10c>
 8001706:	4b97      	ldr	r3, [pc, #604]	@ (8001964 <convert+0x270>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 800170e:	4293      	cmp	r3, r2
 8001710:	d076      	beq.n	8001800 <convert+0x10c>
	{
		if((val ==4)&&(read_1.out>read_2.out)&&(read_1.out<60000))//(read_1.out > 43200)
 8001712:	4b95      	ldr	r3, [pc, #596]	@ (8001968 <convert+0x274>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b04      	cmp	r3, #4
 8001718:	d10f      	bne.n	800173a <convert+0x46>
 800171a:	4b91      	ldr	r3, [pc, #580]	@ (8001960 <convert+0x26c>)
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	4b91      	ldr	r3, [pc, #580]	@ (8001964 <convert+0x270>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	429a      	cmp	r2, r3
 8001724:	d909      	bls.n	800173a <convert+0x46>
 8001726:	4b8e      	ldr	r3, [pc, #568]	@ (8001960 <convert+0x26c>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800172e:	4293      	cmp	r3, r2
 8001730:	d803      	bhi.n	800173a <convert+0x46>
				{
					val = 4;
 8001732:	4b8d      	ldr	r3, [pc, #564]	@ (8001968 <convert+0x274>)
 8001734:	2204      	movs	r2, #4
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	e01f      	b.n	800177a <convert+0x86>
				}
				else if((read_1.out < read_2.out)&&(read_1.out<10000))//(read_1.out < 43200)
 800173a:	4b89      	ldr	r3, [pc, #548]	@ (8001960 <convert+0x26c>)
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	4b89      	ldr	r3, [pc, #548]	@ (8001964 <convert+0x270>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	429a      	cmp	r2, r3
 8001744:	d209      	bcs.n	800175a <convert+0x66>
 8001746:	4b86      	ldr	r3, [pc, #536]	@ (8001960 <convert+0x26c>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800174e:	4293      	cmp	r3, r2
 8001750:	d803      	bhi.n	800175a <convert+0x66>
				{
					val = 2;
 8001752:	4b85      	ldr	r3, [pc, #532]	@ (8001968 <convert+0x274>)
 8001754:	2202      	movs	r2, #2
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	e00f      	b.n	800177a <convert+0x86>
				}
				else if((read_1.out>read_2.out)&&(change = 1))//(read_1.out > 43200)
 800175a:	4b81      	ldr	r3, [pc, #516]	@ (8001960 <convert+0x26c>)
 800175c:	689a      	ldr	r2, [r3, #8]
 800175e:	4b81      	ldr	r3, [pc, #516]	@ (8001964 <convert+0x270>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	429a      	cmp	r2, r3
 8001764:	d906      	bls.n	8001774 <convert+0x80>
 8001766:	4b81      	ldr	r3, [pc, #516]	@ (800196c <convert+0x278>)
 8001768:	2201      	movs	r2, #1
 800176a:	601a      	str	r2, [r3, #0]
				{
					val = 1;
 800176c:	4b7e      	ldr	r3, [pc, #504]	@ (8001968 <convert+0x274>)
 800176e:	2201      	movs	r2, #1
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	e002      	b.n	800177a <convert+0x86>
				}
				else
				{
					val=  3;
 8001774:	4b7c      	ldr	r3, [pc, #496]	@ (8001968 <convert+0x274>)
 8001776:	2203      	movs	r2, #3
 8001778:	601a      	str	r2, [r3, #0]
				}
				if(read_1.out == 7000 && read_2.out == 7000)
 800177a:	4b79      	ldr	r3, [pc, #484]	@ (8001960 <convert+0x26c>)
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001782:	4293      	cmp	r3, r2
 8001784:	d109      	bne.n	800179a <convert+0xa6>
 8001786:	4b77      	ldr	r3, [pc, #476]	@ (8001964 <convert+0x270>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800178e:	4293      	cmp	r3, r2
 8001790:	d103      	bne.n	800179a <convert+0xa6>
				{
					val =5;
 8001792:	4b75      	ldr	r3, [pc, #468]	@ (8001968 <convert+0x274>)
 8001794:	2205      	movs	r2, #5
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	e031      	b.n	80017fe <convert+0x10a>
				}
				else if(read_1.out == 61200 && read_2.out == 7000)
 800179a:	4b71      	ldr	r3, [pc, #452]	@ (8001960 <convert+0x26c>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f64e 7210 	movw	r2, #61200	@ 0xef10
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d109      	bne.n	80017ba <convert+0xc6>
 80017a6:	4b6f      	ldr	r3, [pc, #444]	@ (8001964 <convert+0x270>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d103      	bne.n	80017ba <convert+0xc6>
				{
					val = 6;
 80017b2:	4b6d      	ldr	r3, [pc, #436]	@ (8001968 <convert+0x274>)
 80017b4:	2206      	movs	r2, #6
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	e021      	b.n	80017fe <convert+0x10a>
				}
				else if (read_1.out == 7000 && read_2.out ==61200)
 80017ba:	4b69      	ldr	r3, [pc, #420]	@ (8001960 <convert+0x26c>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d109      	bne.n	80017da <convert+0xe6>
 80017c6:	4b67      	ldr	r3, [pc, #412]	@ (8001964 <convert+0x270>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f64e 7210 	movw	r2, #61200	@ 0xef10
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d103      	bne.n	80017da <convert+0xe6>
				{
					val = 7;
 80017d2:	4b65      	ldr	r3, [pc, #404]	@ (8001968 <convert+0x274>)
 80017d4:	2207      	movs	r2, #7
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	e011      	b.n	80017fe <convert+0x10a>
				}
				else if (read_1.out == 61200 && read_2.out ==61200)
 80017da:	4b61      	ldr	r3, [pc, #388]	@ (8001960 <convert+0x26c>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f64e 7210 	movw	r2, #61200	@ 0xef10
 80017e2:	4293      	cmp	r3, r2
 80017e4:	f040 808d 	bne.w	8001902 <convert+0x20e>
 80017e8:	4b5e      	ldr	r3, [pc, #376]	@ (8001964 <convert+0x270>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f64e 7210 	movw	r2, #61200	@ 0xef10
 80017f0:	4293      	cmp	r3, r2
 80017f2:	f040 8086 	bne.w	8001902 <convert+0x20e>
				{
					val = 8;
 80017f6:	4b5c      	ldr	r3, [pc, #368]	@ (8001968 <convert+0x274>)
 80017f8:	2208      	movs	r2, #8
 80017fa:	601a      	str	r2, [r3, #0]
				if(read_1.out == 7000 && read_2.out == 7000)
 80017fc:	e081      	b.n	8001902 <convert+0x20e>
 80017fe:	e080      	b.n	8001902 <convert+0x20e>
				}
	}
	else
	{
		// xoay phai
		if(read_1.out > 43200)
 8001800:	4b57      	ldr	r3, [pc, #348]	@ (8001960 <convert+0x26c>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8001808:	4293      	cmp	r3, r2
 800180a:	d917      	bls.n	800183c <convert+0x148>
		{
			read1_out = map(read_1.out,43200,61200,28700,0);
 800180c:	4b54      	ldr	r3, [pc, #336]	@ (8001960 <convert+0x26c>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	b298      	uxth	r0, r3
 8001812:	2300      	movs	r3, #0
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	f247 031c 	movw	r3, #28700	@ 0x701c
 800181a:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800181e:	f64a 01c0 	movw	r1, #43200	@ 0xa8c0
 8001822:	f7ff f915 	bl	8000a50 <map>
 8001826:	4603      	mov	r3, r0
 8001828:	461a      	mov	r2, r3
 800182a:	4b51      	ldr	r3, [pc, #324]	@ (8001970 <convert+0x27c>)
 800182c:	601a      	str	r2, [r3, #0]
			val = 1;
 800182e:	4b4e      	ldr	r3, [pc, #312]	@ (8001968 <convert+0x274>)
 8001830:	2201      	movs	r2, #1
 8001832:	601a      	str	r2, [r3, #0]
			change = 1;
 8001834:	4b4d      	ldr	r3, [pc, #308]	@ (800196c <convert+0x278>)
 8001836:	2201      	movs	r2, #1
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	e021      	b.n	8001880 <convert+0x18c>

		}
		//xoay trai
		else if(read_1.out < 43200)
 800183c:	4b48      	ldr	r3, [pc, #288]	@ (8001960 <convert+0x26c>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 8001844:	4293      	cmp	r3, r2
 8001846:	d817      	bhi.n	8001878 <convert+0x184>
		{
			read1_out = map(read_1.out,7000,43200,0,28700);
 8001848:	4b45      	ldr	r3, [pc, #276]	@ (8001960 <convert+0x26c>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	b298      	uxth	r0, r3
 800184e:	f247 031c 	movw	r3, #28700	@ 0x701c
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	2300      	movs	r3, #0
 8001856:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 800185a:	f641 3158 	movw	r1, #7000	@ 0x1b58
 800185e:	f7ff f8f7 	bl	8000a50 <map>
 8001862:	4603      	mov	r3, r0
 8001864:	461a      	mov	r2, r3
 8001866:	4b42      	ldr	r3, [pc, #264]	@ (8001970 <convert+0x27c>)
 8001868:	601a      	str	r2, [r3, #0]
			val = 2;
 800186a:	4b3f      	ldr	r3, [pc, #252]	@ (8001968 <convert+0x274>)
 800186c:	2202      	movs	r2, #2
 800186e:	601a      	str	r2, [r3, #0]
			change = 2;
 8001870:	4b3e      	ldr	r3, [pc, #248]	@ (800196c <convert+0x278>)
 8001872:	2202      	movs	r2, #2
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	e003      	b.n	8001880 <convert+0x18c>
		}
		else
		{
			read1_out = 28700;
 8001878:	4b3d      	ldr	r3, [pc, #244]	@ (8001970 <convert+0x27c>)
 800187a:	f247 021c 	movw	r2, #28700	@ 0x701c
 800187e:	601a      	str	r2, [r3, #0]
		}

		//ch2 tien lui banh
		if(read_2.out > 43250)
 8001880:	4b38      	ldr	r3, [pc, #224]	@ (8001964 <convert+0x270>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8001888:	4293      	cmp	r3, r2
 800188a:	d917      	bls.n	80018bc <convert+0x1c8>
		{
			read2_out = map(read_2.out,43250,61200,28700,0);
 800188c:	4b35      	ldr	r3, [pc, #212]	@ (8001964 <convert+0x270>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	b298      	uxth	r0, r3
 8001892:	2300      	movs	r3, #0
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	f247 031c 	movw	r3, #28700	@ 0x701c
 800189a:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800189e:	f64a 01f2 	movw	r1, #43250	@ 0xa8f2
 80018a2:	f7ff f8d5 	bl	8000a50 <map>
 80018a6:	4603      	mov	r3, r0
 80018a8:	461a      	mov	r2, r3
 80018aa:	4b32      	ldr	r3, [pc, #200]	@ (8001974 <convert+0x280>)
 80018ac:	601a      	str	r2, [r3, #0]
			val = 3;
 80018ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <convert+0x274>)
 80018b0:	2203      	movs	r2, #3
 80018b2:	601a      	str	r2, [r3, #0]
			change = 3;
 80018b4:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <convert+0x278>)
 80018b6:	2203      	movs	r2, #3
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	e023      	b.n	8001904 <convert+0x210>
		}
		else if((read_2.out < 43250))//||((read1_out>read2_out)&&(read_2.out < 43250))
 80018bc:	4b29      	ldr	r3, [pc, #164]	@ (8001964 <convert+0x270>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f64a 02f1 	movw	r2, #43249	@ 0xa8f1
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d817      	bhi.n	80018f8 <convert+0x204>
		{
			read2_out = map(read_2.out,7000,43250,0,28700);
 80018c8:	4b26      	ldr	r3, [pc, #152]	@ (8001964 <convert+0x270>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	b298      	uxth	r0, r3
 80018ce:	f247 031c 	movw	r3, #28700	@ 0x701c
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	2300      	movs	r3, #0
 80018d6:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 80018da:	f641 3158 	movw	r1, #7000	@ 0x1b58
 80018de:	f7ff f8b7 	bl	8000a50 <map>
 80018e2:	4603      	mov	r3, r0
 80018e4:	461a      	mov	r2, r3
 80018e6:	4b23      	ldr	r3, [pc, #140]	@ (8001974 <convert+0x280>)
 80018e8:	601a      	str	r2, [r3, #0]
			val = 4;
 80018ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001968 <convert+0x274>)
 80018ec:	2204      	movs	r2, #4
 80018ee:	601a      	str	r2, [r3, #0]
			change = 4;
 80018f0:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <convert+0x278>)
 80018f2:	2204      	movs	r2, #4
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	e005      	b.n	8001904 <convert+0x210>
		}
		else
		{
			read2_out = 28700;
 80018f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001974 <convert+0x280>)
 80018fa:	f247 021c 	movw	r2, #28700	@ 0x701c
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	e000      	b.n	8001904 <convert+0x210>
				if(read_1.out == 7000 && read_2.out == 7000)
 8001902:	bf00      	nop
		}
	}
		//////////////////++++++end+++++/////////////////

	//ch5 volume speed choi
	read5_out = map(read_5.out,7200,61200,28700,0);
 8001904:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <convert+0x284>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	b298      	uxth	r0, r3
 800190a:	2300      	movs	r3, #0
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	f247 031c 	movw	r3, #28700	@ 0x701c
 8001912:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001916:	f44f 51e1 	mov.w	r1, #7200	@ 0x1c20
 800191a:	f7ff f899 	bl	8000a50 <map>
 800191e:	4603      	mov	r3, r0
 8001920:	461a      	mov	r2, r3
 8001922:	4b16      	ldr	r3, [pc, #88]	@ (800197c <convert+0x288>)
 8001924:	601a      	str	r2, [r3, #0]

	//save status joystick
	if(read_6.out > 7500)
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <convert+0x28c>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 800192e:	4293      	cmp	r3, r2
 8001930:	d903      	bls.n	800193a <convert+0x246>
	{
		save = 1;
 8001932:	4b14      	ldr	r3, [pc, #80]	@ (8001984 <convert+0x290>)
 8001934:	2201      	movs	r2, #1
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	e002      	b.n	8001940 <convert+0x24c>
	}
	else
	{
		save = 0;
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <convert+0x290>)
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
	}

	// ch7 disable sensor
	if(read_7.out>8000)
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <convert+0x294>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8001948:	d903      	bls.n	8001952 <convert+0x25e>
	{
		lock_ss = 1;
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <convert+0x298>)
 800194c:	2201      	movs	r2, #1
 800194e:	601a      	str	r2, [r3, #0]
	}
	else{
		lock_ss = 0;
	}

}
 8001950:	e002      	b.n	8001958 <convert+0x264>
		lock_ss = 0;
 8001952:	4b0e      	ldr	r3, [pc, #56]	@ (800198c <convert+0x298>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000228 	.word	0x20000228
 8001964:	20000238 	.word	0x20000238
 8001968:	2000020c 	.word	0x2000020c
 800196c:	20000218 	.word	0x20000218
 8001970:	20000194 	.word	0x20000194
 8001974:	20000198 	.word	0x20000198
 8001978:	20000268 	.word	0x20000268
 800197c:	2000019c 	.word	0x2000019c
 8001980:	20000278 	.word	0x20000278
 8001984:	20000208 	.word	0x20000208
 8001988:	20000288 	.word	0x20000288
 800198c:	2000021c 	.word	0x2000021c

08001990 <direction>:
void direction(int running,uint32_t speed_CCR1,uint32_t speed_CCR2)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
	//tien
	if(running == 1)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d111      	bne.n	80019c6 <direction+0x36>
	{
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 80019a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001a50 <direction+0xc0>)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 80019a8:	4a29      	ldr	r2, [pc, #164]	@ (8001a50 <direction+0xc0>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, RESET);
 80019ae:	2200      	movs	r2, #0
 80019b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b4:	4827      	ldr	r0, [pc, #156]	@ (8001a54 <direction+0xc4>)
 80019b6:	f001 f9e2 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
 80019ba:	2201      	movs	r2, #1
 80019bc:	2140      	movs	r1, #64	@ 0x40
 80019be:	4825      	ldr	r0, [pc, #148]	@ (8001a54 <direction+0xc4>)
 80019c0:	f001 f9dd 	bl	8002d7e <HAL_GPIO_WritePin>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
	}
}
 80019c4:	e03f      	b.n	8001a46 <direction+0xb6>
	else if(running == 2)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d113      	bne.n	80019f4 <direction+0x64>
			TIM3 -> CCR1 = speed_CCR1;
 80019cc:	4a20      	ldr	r2, [pc, #128]	@ (8001a50 <direction+0xc0>)
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2+1000; // DC PHAI
 80019d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001a50 <direction+0xc0>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80019da:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
 80019dc:	2201      	movs	r2, #1
 80019de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019e2:	481c      	ldr	r0, [pc, #112]	@ (8001a54 <direction+0xc4>)
 80019e4:	f001 f9cb 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, RESET);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2140      	movs	r1, #64	@ 0x40
 80019ec:	4819      	ldr	r0, [pc, #100]	@ (8001a54 <direction+0xc4>)
 80019ee:	f001 f9c6 	bl	8002d7e <HAL_GPIO_WritePin>
}
 80019f2:	e028      	b.n	8001a46 <direction+0xb6>
	else if(running == 3)
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2b03      	cmp	r3, #3
 80019f8:	d111      	bne.n	8001a1e <direction+0x8e>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 80019fa:	4a15      	ldr	r2, [pc, #84]	@ (8001a50 <direction+0xc0>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001a00:	4a13      	ldr	r2, [pc, #76]	@ (8001a50 <direction+0xc0>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a0c:	4811      	ldr	r0, [pc, #68]	@ (8001a54 <direction+0xc4>)
 8001a0e:	f001 f9b6 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, RESET);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2140      	movs	r1, #64	@ 0x40
 8001a16:	480f      	ldr	r0, [pc, #60]	@ (8001a54 <direction+0xc4>)
 8001a18:	f001 f9b1 	bl	8002d7e <HAL_GPIO_WritePin>
}
 8001a1c:	e013      	b.n	8001a46 <direction+0xb6>
	else if(running == 4)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d110      	bne.n	8001a46 <direction+0xb6>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 8001a24:	4a0a      	ldr	r2, [pc, #40]	@ (8001a50 <direction+0xc0>)
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001a2a:	4a09      	ldr	r2, [pc, #36]	@ (8001a50 <direction+0xc0>)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
 8001a30:	2201      	movs	r2, #1
 8001a32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a36:	4807      	ldr	r0, [pc, #28]	@ (8001a54 <direction+0xc4>)
 8001a38:	f001 f9a1 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2140      	movs	r1, #64	@ 0x40
 8001a40:	4804      	ldr	r0, [pc, #16]	@ (8001a54 <direction+0xc4>)
 8001a42:	f001 f99c 	bl	8002d7e <HAL_GPIO_WritePin>
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40000400 	.word	0x40000400
 8001a54:	40011000 	.word	0x40011000

08001a58 <Status_SS>:

void Status_SS(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	if(flag_tim6 ==1){
 8001a5c:	4bb5      	ldr	r3, [pc, #724]	@ (8001d34 <Status_SS+0x2dc>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	f040 8203 	bne.w	8001e6c <Status_SS+0x414>
		if(flag_tim6 ==1){
 8001a66:	4bb3      	ldr	r3, [pc, #716]	@ (8001d34 <Status_SS+0x2dc>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	f040 81fe 	bne.w	8001e6c <Status_SS+0x414>
			if((HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0) && run==1 && lock_ss ==0)
 8001a70:	2104      	movs	r1, #4
 8001a72:	48b1      	ldr	r0, [pc, #708]	@ (8001d38 <Status_SS+0x2e0>)
 8001a74:	f001 f96c 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d16d      	bne.n	8001b5a <Status_SS+0x102>
 8001a7e:	4baf      	ldr	r3, [pc, #700]	@ (8001d3c <Status_SS+0x2e4>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d169      	bne.n	8001b5a <Status_SS+0x102>
 8001a86:	4bae      	ldr	r3, [pc, #696]	@ (8001d40 <Status_SS+0x2e8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d165      	bne.n	8001b5a <Status_SS+0x102>
			{
					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	48ac      	ldr	r0, [pc, #688]	@ (8001d44 <Status_SS+0x2ec>)
 8001a94:	f001 f973 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a9e:	48aa      	ldr	r0, [pc, #680]	@ (8001d48 <Status_SS+0x2f0>)
 8001aa0:	f001 f96d 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001aaa:	48a7      	ldr	r0, [pc, #668]	@ (8001d48 <Status_SS+0x2f0>)
 8001aac:	f001 f967 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ab6:	48a4      	ldr	r0, [pc, #656]	@ (8001d48 <Status_SS+0x2f0>)
 8001ab8:	f001 f961 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	2180      	movs	r1, #128	@ 0x80
 8001ac0:	48a0      	ldr	r0, [pc, #640]	@ (8001d44 <Status_SS+0x2ec>)
 8001ac2:	f001 f95c 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001acc:	489e      	ldr	r0, [pc, #632]	@ (8001d48 <Status_SS+0x2f0>)
 8001ace:	f001 f956 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ad8:	489b      	ldr	r0, [pc, #620]	@ (8001d48 <Status_SS+0x2f0>)
 8001ada:	f001 f950 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ae4:	4898      	ldr	r0, [pc, #608]	@ (8001d48 <Status_SS+0x2f0>)
 8001ae6:	f001 f94a 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);
 8001aea:	2201      	movs	r2, #1
 8001aec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001af0:	4891      	ldr	r0, [pc, #580]	@ (8001d38 <Status_SS+0x2e0>)
 8001af2:	f001 f944 	bl	8002d7e <HAL_GPIO_WritePin>

					direction(2,20000,15000);// ss1: lui nhe sang phai
 8001af6:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001afa:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001afe:	2002      	movs	r0, #2
 8001b00:	f7ff ff46 	bl	8001990 <direction>
					HAL_Delay(1000);
 8001b04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b08:	f000 fe5c 	bl	80027c4 <HAL_Delay>
					direction(2,28700,28700);
 8001b0c:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001b10:	f247 011c 	movw	r1, #28700	@ 0x701c
 8001b14:	2002      	movs	r0, #2
 8001b16:	f7ff ff3b 	bl	8001990 <direction>

					if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	4886      	ldr	r0, [pc, #536]	@ (8001d38 <Status_SS+0x2e0>)
 8001b1e:	f001 f917 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d107      	bne.n	8001b38 <Status_SS+0xe0>
						direction(2,20000,15000);// ss1: lui nhe sang phai
 8001b28:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001b2c:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001b30:	2002      	movs	r0, #2
 8001b32:	f7ff ff2d 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001b36:	e192      	b.n	8001e5e <Status_SS+0x406>
					}
					else if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001b38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b3c:	4883      	ldr	r0, [pc, #524]	@ (8001d4c <Status_SS+0x2f4>)
 8001b3e:	f001 f907 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f040 818a 	bne.w	8001e5e <Status_SS+0x406>
						direction(2,15000,22000);// ss1: lui nhe sang phai
 8001b4a:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001b4e:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001b52:	2002      	movs	r0, #2
 8001b54:	f7ff ff1c 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001b58:	e181      	b.n	8001e5e <Status_SS+0x406>
					}

			}
			else if((HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0) && run ==1 && lock_ss ==0)
 8001b5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b5e:	487b      	ldr	r0, [pc, #492]	@ (8001d4c <Status_SS+0x2f4>)
 8001b60:	f001 f8f6 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d16e      	bne.n	8001c48 <Status_SS+0x1f0>
 8001b6a:	4b74      	ldr	r3, [pc, #464]	@ (8001d3c <Status_SS+0x2e4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d16a      	bne.n	8001c48 <Status_SS+0x1f0>
 8001b72:	4b73      	ldr	r3, [pc, #460]	@ (8001d40 <Status_SS+0x2e8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d166      	bne.n	8001c48 <Status_SS+0x1f0>
			{
					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	4871      	ldr	r0, [pc, #452]	@ (8001d44 <Status_SS+0x2ec>)
 8001b80:	f001 f8fd 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001b84:	2200      	movs	r2, #0
 8001b86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b8a:	486f      	ldr	r0, [pc, #444]	@ (8001d48 <Status_SS+0x2f0>)
 8001b8c:	f001 f8f7 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001b90:	2200      	movs	r2, #0
 8001b92:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b96:	486c      	ldr	r0, [pc, #432]	@ (8001d48 <Status_SS+0x2f0>)
 8001b98:	f001 f8f1 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ba2:	4869      	ldr	r0, [pc, #420]	@ (8001d48 <Status_SS+0x2f0>)
 8001ba4:	f001 f8eb 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	2180      	movs	r1, #128	@ 0x80
 8001bac:	4865      	ldr	r0, [pc, #404]	@ (8001d44 <Status_SS+0x2ec>)
 8001bae:	f001 f8e6 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bb8:	4863      	ldr	r0, [pc, #396]	@ (8001d48 <Status_SS+0x2f0>)
 8001bba:	f001 f8e0 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bc4:	4860      	ldr	r0, [pc, #384]	@ (8001d48 <Status_SS+0x2f0>)
 8001bc6:	f001 f8da 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bd0:	485d      	ldr	r0, [pc, #372]	@ (8001d48 <Status_SS+0x2f0>)
 8001bd2:	f001 f8d4 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bdc:	4856      	ldr	r0, [pc, #344]	@ (8001d38 <Status_SS+0x2e0>)
 8001bde:	f001 f8ce 	bl	8002d7e <HAL_GPIO_WritePin>

					direction(1,20000,15000);// ss1: tien nhe sang trai lui +13000
 8001be2:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001be6:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001bea:	2001      	movs	r0, #1
 8001bec:	f7ff fed0 	bl	8001990 <direction>
					HAL_Delay(1000);
 8001bf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bf4:	f000 fde6 	bl	80027c4 <HAL_Delay>
					direction(1,28700,28700);
 8001bf8:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001bfc:	f247 011c 	movw	r1, #28700	@ 0x701c
 8001c00:	2001      	movs	r0, #1
 8001c02:	f7ff fec5 	bl	8001990 <direction>

					if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001c06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c0a:	4850      	ldr	r0, [pc, #320]	@ (8001d4c <Status_SS+0x2f4>)
 8001c0c:	f001 f8a0 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d107      	bne.n	8001c26 <Status_SS+0x1ce>
						direction(1,20000,15000);// ss1: tien nhe sang trai lui +13000
 8001c16:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001c1a:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f7ff feb6 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001c24:	e11d      	b.n	8001e62 <Status_SS+0x40a>
					}
					else if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001c26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c2a:	4848      	ldr	r0, [pc, #288]	@ (8001d4c <Status_SS+0x2f4>)
 8001c2c:	f001 f890 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f000 8115 	beq.w	8001e62 <Status_SS+0x40a>
						direction(1,15000,22000);// ss1: tiennhe sang trai
 8001c38:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001c3c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001c40:	2001      	movs	r0, #1
 8001c42:	f7ff fea5 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001c46:	e10c      	b.n	8001e62 <Status_SS+0x40a>
					}
			}
			else if((HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin)==0) && run == 1 && lock_ss ==0)
 8001c48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c4c:	483f      	ldr	r0, [pc, #252]	@ (8001d4c <Status_SS+0x2f4>)
 8001c4e:	f001 f87f 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d17b      	bne.n	8001d50 <Status_SS+0x2f8>
 8001c58:	4b38      	ldr	r3, [pc, #224]	@ (8001d3c <Status_SS+0x2e4>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d177      	bne.n	8001d50 <Status_SS+0x2f8>
 8001c60:	4b37      	ldr	r3, [pc, #220]	@ (8001d40 <Status_SS+0x2e8>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d173      	bne.n	8001d50 <Status_SS+0x2f8>
			{
					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2180      	movs	r1, #128	@ 0x80
 8001c6c:	4835      	ldr	r0, [pc, #212]	@ (8001d44 <Status_SS+0x2ec>)
 8001c6e:	f001 f886 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001c72:	2200      	movs	r2, #0
 8001c74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c78:	4833      	ldr	r0, [pc, #204]	@ (8001d48 <Status_SS+0x2f0>)
 8001c7a:	f001 f880 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c84:	4830      	ldr	r0, [pc, #192]	@ (8001d48 <Status_SS+0x2f0>)
 8001c86:	f001 f87a 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c90:	482d      	ldr	r0, [pc, #180]	@ (8001d48 <Status_SS+0x2f0>)
 8001c92:	f001 f874 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001c96:	2201      	movs	r2, #1
 8001c98:	2180      	movs	r1, #128	@ 0x80
 8001c9a:	482a      	ldr	r0, [pc, #168]	@ (8001d44 <Status_SS+0x2ec>)
 8001c9c:	f001 f86f 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ca6:	4828      	ldr	r0, [pc, #160]	@ (8001d48 <Status_SS+0x2f0>)
 8001ca8:	f001 f869 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001cac:	2201      	movs	r2, #1
 8001cae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cb2:	4825      	ldr	r0, [pc, #148]	@ (8001d48 <Status_SS+0x2f0>)
 8001cb4:	f001 f863 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cbe:	4822      	ldr	r0, [pc, #136]	@ (8001d48 <Status_SS+0x2f0>)
 8001cc0:	f001 f85d 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cca:	481b      	ldr	r0, [pc, #108]	@ (8001d38 <Status_SS+0x2e0>)
 8001ccc:	f001 f857 	bl	8002d7e <HAL_GPIO_WritePin>

					direction(2,15000,22000);// ss1: lui nhe sang phai
 8001cd0:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001cd4:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001cd8:	2002      	movs	r0, #2
 8001cda:	f7ff fe59 	bl	8001990 <direction>
					HAL_Delay(1000);
 8001cde:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ce2:	f000 fd6f 	bl	80027c4 <HAL_Delay>
					direction(2,28700,28700);
 8001ce6:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001cea:	f247 011c 	movw	r1, #28700	@ 0x701c
 8001cee:	2002      	movs	r0, #2
 8001cf0:	f7ff fe4e 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001cf4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cf8:	4814      	ldr	r0, [pc, #80]	@ (8001d4c <Status_SS+0x2f4>)
 8001cfa:	f001 f829 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d107      	bne.n	8001d14 <Status_SS+0x2bc>
						direction(2,15000,22000);// ss1: lui nhe sang phai
 8001d04:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001d08:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f7ff fe3f 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001d12:	e0a8      	b.n	8001e66 <Status_SS+0x40e>
					}
					else if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001d14:	2104      	movs	r1, #4
 8001d16:	4808      	ldr	r0, [pc, #32]	@ (8001d38 <Status_SS+0x2e0>)
 8001d18:	f001 f81a 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f040 80a1 	bne.w	8001e66 <Status_SS+0x40e>
						direction(2,20000,15000);// ss1: lui nhe sang phai
 8001d24:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001d28:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001d2c:	2002      	movs	r0, #2
 8001d2e:	f7ff fe2f 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001d32:	e098      	b.n	8001e66 <Status_SS+0x40e>
 8001d34:	200001f4 	.word	0x200001f4
 8001d38:	40010c00 	.word	0x40010c00
 8001d3c:	20000214 	.word	0x20000214
 8001d40:	2000021c 	.word	0x2000021c
 8001d44:	40011000 	.word	0x40011000
 8001d48:	40011400 	.word	0x40011400
 8001d4c:	40011800 	.word	0x40011800
					}
			}
			else if((HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)==0) && run ==1 && lock_ss ==0)
 8001d50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d54:	4846      	ldr	r0, [pc, #280]	@ (8001e70 <Status_SS+0x418>)
 8001d56:	f000 fffb 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d16d      	bne.n	8001e3c <Status_SS+0x3e4>
 8001d60:	4b44      	ldr	r3, [pc, #272]	@ (8001e74 <Status_SS+0x41c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d169      	bne.n	8001e3c <Status_SS+0x3e4>
 8001d68:	4b43      	ldr	r3, [pc, #268]	@ (8001e78 <Status_SS+0x420>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d165      	bne.n	8001e3c <Status_SS+0x3e4>
			{
					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001d70:	2200      	movs	r2, #0
 8001d72:	2180      	movs	r1, #128	@ 0x80
 8001d74:	4841      	ldr	r0, [pc, #260]	@ (8001e7c <Status_SS+0x424>)
 8001d76:	f001 f802 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d80:	483f      	ldr	r0, [pc, #252]	@ (8001e80 <Status_SS+0x428>)
 8001d82:	f000 fffc 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001d86:	2200      	movs	r2, #0
 8001d88:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d8c:	483c      	ldr	r0, [pc, #240]	@ (8001e80 <Status_SS+0x428>)
 8001d8e:	f000 fff6 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d98:	4839      	ldr	r0, [pc, #228]	@ (8001e80 <Status_SS+0x428>)
 8001d9a:	f000 fff0 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001d9e:	2201      	movs	r2, #1
 8001da0:	2180      	movs	r1, #128	@ 0x80
 8001da2:	4836      	ldr	r0, [pc, #216]	@ (8001e7c <Status_SS+0x424>)
 8001da4:	f000 ffeb 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001da8:	2201      	movs	r2, #1
 8001daa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001dae:	4834      	ldr	r0, [pc, #208]	@ (8001e80 <Status_SS+0x428>)
 8001db0:	f000 ffe5 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001db4:	2201      	movs	r2, #1
 8001db6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001dba:	4831      	ldr	r0, [pc, #196]	@ (8001e80 <Status_SS+0x428>)
 8001dbc:	f000 ffdf 	bl	8002d7e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dc6:	482e      	ldr	r0, [pc, #184]	@ (8001e80 <Status_SS+0x428>)
 8001dc8:	f000 ffd9 	bl	8002d7e <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dd2:	482c      	ldr	r0, [pc, #176]	@ (8001e84 <Status_SS+0x42c>)
 8001dd4:	f000 ffd3 	bl	8002d7e <HAL_GPIO_WritePin>

					direction(1,15000,22000);// ss1: tiennhe sang trai
 8001dd8:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001ddc:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001de0:	2001      	movs	r0, #1
 8001de2:	f7ff fdd5 	bl	8001990 <direction>
					HAL_Delay(1000);
 8001de6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001dea:	f000 fceb 	bl	80027c4 <HAL_Delay>
					direction(1,28700,28700);
 8001dee:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001df2:	f247 011c 	movw	r1, #28700	@ 0x701c
 8001df6:	2001      	movs	r0, #1
 8001df8:	f7ff fdca 	bl	8001990 <direction>

					if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001dfc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e00:	481b      	ldr	r0, [pc, #108]	@ (8001e70 <Status_SS+0x418>)
 8001e02:	f000 ffa5 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d007      	beq.n	8001e1c <Status_SS+0x3c4>
						direction(1,15000,22000);// ss1: tiennhe sang trai
 8001e0c:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001e10:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001e14:	2001      	movs	r0, #1
 8001e16:	f7ff fdbb 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001e1a:	e026      	b.n	8001e6a <Status_SS+0x412>
					}
					else if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001e1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e20:	4813      	ldr	r0, [pc, #76]	@ (8001e70 <Status_SS+0x418>)
 8001e22:	f000 ff95 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d11e      	bne.n	8001e6a <Status_SS+0x412>
						direction(1,20000,15000);// ss1: tien nhe sang trai lui +13000
 8001e2c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001e30:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001e34:	2001      	movs	r0, #1
 8001e36:	f7ff fdab 	bl	8001990 <direction>
					if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001e3a:	e016      	b.n	8001e6a <Status_SS+0x412>
					}
			}
			else{
					HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e42:	4810      	ldr	r0, [pc, #64]	@ (8001e84 <Status_SS+0x42c>)
 8001e44:	f000 ff9b 	bl	8002d7e <HAL_GPIO_WritePin>
					flag_tim6 =0;
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <Status_SS+0x430>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
					HAL_TIM_Base_Stop_IT(&htim6);
 8001e4e:	480f      	ldr	r0, [pc, #60]	@ (8001e8c <Status_SS+0x434>)
 8001e50:	f001 fcde 	bl	8003810 <HAL_TIM_Base_Stop_IT>
					htim6.Instance -> CNT =0;
 8001e54:	4b0d      	ldr	r3, [pc, #52]	@ (8001e8c <Status_SS+0x434>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24
			}
		}
	}

}
 8001e5c:	e006      	b.n	8001e6c <Status_SS+0x414>
					if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001e5e:	bf00      	nop
 8001e60:	e004      	b.n	8001e6c <Status_SS+0x414>
					if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001e62:	bf00      	nop
 8001e64:	e002      	b.n	8001e6c <Status_SS+0x414>
					if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001e66:	bf00      	nop
 8001e68:	e000      	b.n	8001e6c <Status_SS+0x414>
					if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001e6a:	bf00      	nop
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40011800 	.word	0x40011800
 8001e74:	20000214 	.word	0x20000214
 8001e78:	2000021c 	.word	0x2000021c
 8001e7c:	40011000 	.word	0x40011000
 8001e80:	40011400 	.word	0x40011400
 8001e84:	40010c00 	.word	0x40010c00
 8001e88:	200001f4 	.word	0x200001f4
 8001e8c:	20000104 	.word	0x20000104

08001e90 <control>:

void control(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	Read_ss1 = HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin);
 8001e94:	2104      	movs	r1, #4
 8001e96:	48aa      	ldr	r0, [pc, #680]	@ (8002140 <control+0x2b0>)
 8001e98:	f000 ff5a 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	4ba8      	ldr	r3, [pc, #672]	@ (8002144 <control+0x2b4>)
 8001ea2:	601a      	str	r2, [r3, #0]
	Read_ss2 = HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin);
 8001ea4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ea8:	48a7      	ldr	r0, [pc, #668]	@ (8002148 <control+0x2b8>)
 8001eaa:	f000 ff51 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4ba6      	ldr	r3, [pc, #664]	@ (800214c <control+0x2bc>)
 8001eb4:	601a      	str	r2, [r3, #0]
	Read_ss3 = HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin);
 8001eb6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001eba:	48a3      	ldr	r0, [pc, #652]	@ (8002148 <control+0x2b8>)
 8001ebc:	f000 ff48 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	4ba2      	ldr	r3, [pc, #648]	@ (8002150 <control+0x2c0>)
 8001ec6:	601a      	str	r2, [r3, #0]
	Read_ss4 = HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin);
 8001ec8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ecc:	489e      	ldr	r0, [pc, #632]	@ (8002148 <control+0x2b8>)
 8001ece:	f000 ff3f 	bl	8002d50 <HAL_GPIO_ReadPin>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b9f      	ldr	r3, [pc, #636]	@ (8002154 <control+0x2c4>)
 8001ed8:	601a      	str	r2, [r3, #0]

	if((Read_ss1 ==0 && Read_ss2 ==0 && Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001eda:	4b9a      	ldr	r3, [pc, #616]	@ (8002144 <control+0x2b4>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10f      	bne.n	8001f02 <control+0x72>
 8001ee2:	4b9a      	ldr	r3, [pc, #616]	@ (800214c <control+0x2bc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10b      	bne.n	8001f02 <control+0x72>
 8001eea:	4b99      	ldr	r3, [pc, #612]	@ (8002150 <control+0x2c0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d107      	bne.n	8001f02 <control+0x72>
 8001ef2:	4b98      	ldr	r3, [pc, #608]	@ (8002154 <control+0x2c4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d103      	bne.n	8001f02 <control+0x72>
 8001efa:	4b97      	ldr	r3, [pc, #604]	@ (8002158 <control+0x2c8>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d031      	beq.n	8001f66 <control+0xd6>
		(Read_ss1 ==0 && Read_ss2 ==0 && lock_ss==0)||(Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f02:	4b90      	ldr	r3, [pc, #576]	@ (8002144 <control+0x2b4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
	if((Read_ss1 ==0 && Read_ss2 ==0 && Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d107      	bne.n	8001f1a <control+0x8a>
		(Read_ss1 ==0 && Read_ss2 ==0 && lock_ss==0)||(Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f0a:	4b90      	ldr	r3, [pc, #576]	@ (800214c <control+0x2bc>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d103      	bne.n	8001f1a <control+0x8a>
 8001f12:	4b91      	ldr	r3, [pc, #580]	@ (8002158 <control+0x2c8>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d025      	beq.n	8001f66 <control+0xd6>
 8001f1a:	4b8d      	ldr	r3, [pc, #564]	@ (8002150 <control+0x2c0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d107      	bne.n	8001f32 <control+0xa2>
 8001f22:	4b8c      	ldr	r3, [pc, #560]	@ (8002154 <control+0x2c4>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d103      	bne.n	8001f32 <control+0xa2>
 8001f2a:	4b8b      	ldr	r3, [pc, #556]	@ (8002158 <control+0x2c8>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d019      	beq.n	8001f66 <control+0xd6>
		(save ==0 && read1_out == 28700&&read2_out==28700&&read5_out==28700)||
 8001f32:	4b8a      	ldr	r3, [pc, #552]	@ (800215c <control+0x2cc>)
 8001f34:	681b      	ldr	r3, [r3, #0]
		(Read_ss1 ==0 && Read_ss2 ==0 && lock_ss==0)||(Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d111      	bne.n	8001f5e <control+0xce>
		(save ==0 && read1_out == 28700&&read2_out==28700&&read5_out==28700)||
 8001f3a:	4b89      	ldr	r3, [pc, #548]	@ (8002160 <control+0x2d0>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d10b      	bne.n	8001f5e <control+0xce>
 8001f46:	4b87      	ldr	r3, [pc, #540]	@ (8002164 <control+0x2d4>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d105      	bne.n	8001f5e <control+0xce>
 8001f52:	4b85      	ldr	r3, [pc, #532]	@ (8002168 <control+0x2d8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d003      	beq.n	8001f66 <control+0xd6>
		(read_7.out == 0))
 8001f5e:	4b83      	ldr	r3, [pc, #524]	@ (800216c <control+0x2dc>)
 8001f60:	689b      	ldr	r3, [r3, #8]
		(save ==0 && read1_out == 28700&&read2_out==28700&&read5_out==28700)||
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d14f      	bne.n	8002006 <control+0x176>
	{
		run =0;
 8001f66:	4b82      	ldr	r3, [pc, #520]	@ (8002170 <control+0x2e0>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2180      	movs	r1, #128	@ 0x80
 8001f70:	4880      	ldr	r0, [pc, #512]	@ (8002174 <control+0x2e4>)
 8001f72:	f000 ff04 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001f76:	2200      	movs	r2, #0
 8001f78:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f7c:	487e      	ldr	r0, [pc, #504]	@ (8002178 <control+0x2e8>)
 8001f7e:	f000 fefe 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f88:	487b      	ldr	r0, [pc, #492]	@ (8002178 <control+0x2e8>)
 8001f8a:	f000 fef8 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f94:	4878      	ldr	r0, [pc, #480]	@ (8002178 <control+0x2e8>)
 8001f96:	f000 fef2 	bl	8002d7e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(EN_1A_GPIO_Port, EN_1A_Pin, RESET);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fa0:	4874      	ldr	r0, [pc, #464]	@ (8002174 <control+0x2e4>)
 8001fa2:	f000 feec 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1B_GPIO_Port, EN_1B_Pin, RESET);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fac:	4872      	ldr	r0, [pc, #456]	@ (8002178 <control+0x2e8>)
 8001fae:	f000 fee6 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, RESET);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fb8:	486f      	ldr	r0, [pc, #444]	@ (8002178 <control+0x2e8>)
 8001fba:	f000 fee0 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, RESET);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fc4:	486c      	ldr	r0, [pc, #432]	@ (8002178 <control+0x2e8>)
 8001fc6:	f000 feda 	bl	8002d7e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2180      	movs	r1, #128	@ 0x80
 8001fce:	4869      	ldr	r0, [pc, #420]	@ (8002174 <control+0x2e4>)
 8001fd0:	f000 fed5 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fda:	4867      	ldr	r0, [pc, #412]	@ (8002178 <control+0x2e8>)
 8001fdc:	f000 fecf 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001fe6:	4864      	ldr	r0, [pc, #400]	@ (8002178 <control+0x2e8>)
 8001fe8:	f000 fec9 	bl	8002d7e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8001fec:	2201      	movs	r2, #1
 8001fee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ff2:	4861      	ldr	r0, [pc, #388]	@ (8002178 <control+0x2e8>)
 8001ff4:	f000 fec3 	bl	8002d7e <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ffe:	4850      	ldr	r0, [pc, #320]	@ (8002140 <control+0x2b0>)
 8002000:	f000 febd 	bl	8002d7e <HAL_GPIO_WritePin>
			else{
				HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, RESET);
			}

	}
}
 8002004:	e16d      	b.n	80022e2 <control+0x452>
			run =1;
 8002006:	4b5a      	ldr	r3, [pc, #360]	@ (8002170 <control+0x2e0>)
 8002008:	2201      	movs	r2, #1
 800200a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, EN_1A_Pin, SET);
 800200c:	2201      	movs	r2, #1
 800200e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002012:	4858      	ldr	r0, [pc, #352]	@ (8002174 <control+0x2e4>)
 8002014:	f000 feb3 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, EN_1B_Pin, SET);
 8002018:	2201      	movs	r2, #1
 800201a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800201e:	4856      	ldr	r0, [pc, #344]	@ (8002178 <control+0x2e8>)
 8002020:	f000 fead 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, SET);
 8002024:	2201      	movs	r2, #1
 8002026:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800202a:	4853      	ldr	r0, [pc, #332]	@ (8002178 <control+0x2e8>)
 800202c:	f000 fea7 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, SET);
 8002030:	2201      	movs	r2, #1
 8002032:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002036:	4850      	ldr	r0, [pc, #320]	@ (8002178 <control+0x2e8>)
 8002038:	f000 fea1 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 800203c:	2201      	movs	r2, #1
 800203e:	2180      	movs	r1, #128	@ 0x80
 8002040:	484c      	ldr	r0, [pc, #304]	@ (8002174 <control+0x2e4>)
 8002042:	f000 fe9c 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8002046:	2201      	movs	r2, #1
 8002048:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800204c:	484a      	ldr	r0, [pc, #296]	@ (8002178 <control+0x2e8>)
 800204e:	f000 fe96 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8002052:	2201      	movs	r2, #1
 8002054:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002058:	4847      	ldr	r0, [pc, #284]	@ (8002178 <control+0x2e8>)
 800205a:	f000 fe90 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002064:	4844      	ldr	r0, [pc, #272]	@ (8002178 <control+0x2e8>)
 8002066:	f000 fe8a 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, RESET);// BUZZE KEU
 800206a:	2200      	movs	r2, #0
 800206c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002070:	4833      	ldr	r0, [pc, #204]	@ (8002140 <control+0x2b0>)
 8002072:	f000 fe84 	bl	8002d7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, RESET);
 8002076:	2200      	movs	r2, #0
 8002078:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800207c:	4830      	ldr	r0, [pc, #192]	@ (8002140 <control+0x2b0>)
 800207e:	f000 fe7e 	bl	8002d7e <HAL_GPIO_WritePin>
			if(flag_tim6 == 0){
 8002082:	4b3e      	ldr	r3, [pc, #248]	@ (800217c <control+0x2ec>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	f040 80b7 	bne.w	80021fa <control+0x36a>
				if(save ==1)
 800208c:	4b33      	ldr	r3, [pc, #204]	@ (800215c <control+0x2cc>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d125      	bne.n	80020e0 <control+0x250>
				  if(read2_out != read2_check)
 8002094:	4b33      	ldr	r3, [pc, #204]	@ (8002164 <control+0x2d4>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4b39      	ldr	r3, [pc, #228]	@ (8002180 <control+0x2f0>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	f000 80ac 	beq.w	80021fa <control+0x36a>
					  read2_out = read2_check;
 80020a2:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <control+0x2f0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002164 <control+0x2d4>)
 80020a8:	6013      	str	r3, [r2, #0]
					  if(DIR == 1)
 80020aa:	4b36      	ldr	r3, [pc, #216]	@ (8002184 <control+0x2f4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d108      	bne.n	80020c4 <control+0x234>
						  direction(1,read2_check,read2_check);
 80020b2:	4b33      	ldr	r3, [pc, #204]	@ (8002180 <control+0x2f0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a32      	ldr	r2, [pc, #200]	@ (8002180 <control+0x2f0>)
 80020b8:	6812      	ldr	r2, [r2, #0]
 80020ba:	4619      	mov	r1, r3
 80020bc:	2001      	movs	r0, #1
 80020be:	f7ff fc67 	bl	8001990 <direction>
 80020c2:	e09a      	b.n	80021fa <control+0x36a>
					  else if (DIR == 0){
 80020c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002184 <control+0x2f4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f040 8096 	bne.w	80021fa <control+0x36a>
						  direction(2,read2_check,read2_check);
 80020ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002180 <control+0x2f0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a2b      	ldr	r2, [pc, #172]	@ (8002180 <control+0x2f0>)
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	4619      	mov	r1, r3
 80020d8:	2002      	movs	r0, #2
 80020da:	f7ff fc59 	bl	8001990 <direction>
 80020de:	e08c      	b.n	80021fa <control+0x36a>
				  read2_check = read2_out;
 80020e0:	4b20      	ldr	r3, [pc, #128]	@ (8002164 <control+0x2d4>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a26      	ldr	r2, [pc, #152]	@ (8002180 <control+0x2f0>)
 80020e6:	6013      	str	r3, [r2, #0]
				  switch (val)
 80020e8:	4b27      	ldr	r3, [pc, #156]	@ (8002188 <control+0x2f8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	3b01      	subs	r3, #1
 80020ee:	2b07      	cmp	r3, #7
 80020f0:	f200 8083 	bhi.w	80021fa <control+0x36a>
 80020f4:	a201      	add	r2, pc, #4	@ (adr r2, 80020fc <control+0x26c>)
 80020f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fa:	bf00      	nop
 80020fc:	0800211d 	.word	0x0800211d
 8002100:	0800212f 	.word	0x0800212f
 8002104:	0800218d 	.word	0x0800218d
 8002108:	080021a5 	.word	0x080021a5
 800210c:	080021bd 	.word	0x080021bd
 8002110:	080021cd 	.word	0x080021cd
 8002114:	080021dd 	.word	0x080021dd
 8002118:	080021eb 	.word	0x080021eb
							direction(4,read1_out,read1_out);
 800211c:	4b10      	ldr	r3, [pc, #64]	@ (8002160 <control+0x2d0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a0f      	ldr	r2, [pc, #60]	@ (8002160 <control+0x2d0>)
 8002122:	6812      	ldr	r2, [r2, #0]
 8002124:	4619      	mov	r1, r3
 8002126:	2004      	movs	r0, #4
 8002128:	f7ff fc32 	bl	8001990 <direction>
							break;
 800212c:	e065      	b.n	80021fa <control+0x36a>
							direction(3,read1_out,read1_out);
 800212e:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <control+0x2d0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a0b      	ldr	r2, [pc, #44]	@ (8002160 <control+0x2d0>)
 8002134:	6812      	ldr	r2, [r2, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	2003      	movs	r0, #3
 800213a:	f7ff fc29 	bl	8001990 <direction>
							break;
 800213e:	e05c      	b.n	80021fa <control+0x36a>
 8002140:	40010c00 	.word	0x40010c00
 8002144:	200001f8 	.word	0x200001f8
 8002148:	40011800 	.word	0x40011800
 800214c:	200001fc 	.word	0x200001fc
 8002150:	20000200 	.word	0x20000200
 8002154:	20000204 	.word	0x20000204
 8002158:	2000021c 	.word	0x2000021c
 800215c:	20000208 	.word	0x20000208
 8002160:	20000194 	.word	0x20000194
 8002164:	20000198 	.word	0x20000198
 8002168:	2000019c 	.word	0x2000019c
 800216c:	20000288 	.word	0x20000288
 8002170:	20000214 	.word	0x20000214
 8002174:	40011000 	.word	0x40011000
 8002178:	40011400 	.word	0x40011400
 800217c:	200001f4 	.word	0x200001f4
 8002180:	200001f0 	.word	0x200001f0
 8002184:	20000210 	.word	0x20000210
 8002188:	2000020c 	.word	0x2000020c
							direction(2,read2_out,read2_out);
 800218c:	4b56      	ldr	r3, [pc, #344]	@ (80022e8 <control+0x458>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a55      	ldr	r2, [pc, #340]	@ (80022e8 <control+0x458>)
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	4619      	mov	r1, r3
 8002196:	2002      	movs	r0, #2
 8002198:	f7ff fbfa 	bl	8001990 <direction>
							DIR =0;
 800219c:	4b53      	ldr	r3, [pc, #332]	@ (80022ec <control+0x45c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
							break;
 80021a2:	e02a      	b.n	80021fa <control+0x36a>
							direction(1,read2_out,read2_out);
 80021a4:	4b50      	ldr	r3, [pc, #320]	@ (80022e8 <control+0x458>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a4f      	ldr	r2, [pc, #316]	@ (80022e8 <control+0x458>)
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	4619      	mov	r1, r3
 80021ae:	2001      	movs	r0, #1
 80021b0:	f7ff fbee 	bl	8001990 <direction>
							DIR=1;
 80021b4:	4b4d      	ldr	r3, [pc, #308]	@ (80022ec <control+0x45c>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	601a      	str	r2, [r3, #0]
							break;
 80021ba:	e01e      	b.n	80021fa <control+0x36a>
							direction(1,10000,23000);
 80021bc:	f645 12d8 	movw	r2, #23000	@ 0x59d8
 80021c0:	f242 7110 	movw	r1, #10000	@ 0x2710
 80021c4:	2001      	movs	r0, #1
 80021c6:	f7ff fbe3 	bl	8001990 <direction>
							break;
 80021ca:	e016      	b.n	80021fa <control+0x36a>
							direction(1,23000,10000);
 80021cc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80021d0:	f645 11d8 	movw	r1, #23000	@ 0x59d8
 80021d4:	2001      	movs	r0, #1
 80021d6:	f7ff fbdb 	bl	8001990 <direction>
							break;
 80021da:	e00e      	b.n	80021fa <control+0x36a>
							direction(2,20000,0);
 80021dc:	2200      	movs	r2, #0
 80021de:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80021e2:	2002      	movs	r0, #2
 80021e4:	f7ff fbd4 	bl	8001990 <direction>
							break;
 80021e8:	e007      	b.n	80021fa <control+0x36a>
							direction(2,800,10000);
 80021ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80021ee:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80021f2:	2002      	movs	r0, #2
 80021f4:	f7ff fbcc 	bl	8001990 <direction>
							break;
 80021f8:	bf00      	nop
			if(read_10.out > 43000){
 80021fa:	4b3d      	ldr	r3, [pc, #244]	@ (80022f0 <control+0x460>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f24a 72f8 	movw	r2, #43000	@ 0xa7f8
 8002202:	4293      	cmp	r3, r2
 8002204:	d90a      	bls.n	800221c <control+0x38c>
					TIM3 -> CCR3 = read5_out;
 8002206:	4a3b      	ldr	r2, [pc, #236]	@ (80022f4 <control+0x464>)
 8002208:	4b3b      	ldr	r3, [pc, #236]	@ (80022f8 <control+0x468>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	63d3      	str	r3, [r2, #60]	@ 0x3c
					HAL_GPIO_WritePin(F_R_2B_GPIO_Port, F_R_2B_Pin, SET);
 800220e:	2201      	movs	r2, #1
 8002210:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002214:	4839      	ldr	r0, [pc, #228]	@ (80022fc <control+0x46c>)
 8002216:	f000 fdb2 	bl	8002d7e <HAL_GPIO_WritePin>
 800221a:	e016      	b.n	800224a <control+0x3ba>
			else if(read_10.out < 41000){
 800221c:	4b34      	ldr	r3, [pc, #208]	@ (80022f0 <control+0x460>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f24a 0227 	movw	r2, #40999	@ 0xa027
 8002224:	4293      	cmp	r3, r2
 8002226:	d80a      	bhi.n	800223e <control+0x3ae>
					HAL_GPIO_WritePin(F_R_2B_GPIO_Port, F_R_2B_Pin, RESET);
 8002228:	2200      	movs	r2, #0
 800222a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800222e:	4833      	ldr	r0, [pc, #204]	@ (80022fc <control+0x46c>)
 8002230:	f000 fda5 	bl	8002d7e <HAL_GPIO_WritePin>
					TIM3 -> CCR3 = read5_out;
 8002234:	4a2f      	ldr	r2, [pc, #188]	@ (80022f4 <control+0x464>)
 8002236:	4b30      	ldr	r3, [pc, #192]	@ (80022f8 <control+0x468>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800223c:	e005      	b.n	800224a <control+0x3ba>
					HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, RESET);
 800223e:	2200      	movs	r2, #0
 8002240:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002244:	482d      	ldr	r0, [pc, #180]	@ (80022fc <control+0x46c>)
 8002246:	f000 fd9a 	bl	8002d7e <HAL_GPIO_WritePin>
			if(read_11.out > 43000){
 800224a:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <control+0x470>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f24a 72f8 	movw	r2, #43000	@ 0xa7f8
 8002252:	4293      	cmp	r3, r2
 8002254:	d90a      	bls.n	800226c <control+0x3dc>
					HAL_GPIO_WritePin(F_R_2A_GPIO_Port, F_R_2A_Pin, SET);
 8002256:	2201      	movs	r2, #1
 8002258:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800225c:	4827      	ldr	r0, [pc, #156]	@ (80022fc <control+0x46c>)
 800225e:	f000 fd8e 	bl	8002d7e <HAL_GPIO_WritePin>
					TIM3 -> CCR3 = read5_out;
 8002262:	4a24      	ldr	r2, [pc, #144]	@ (80022f4 <control+0x464>)
 8002264:	4b24      	ldr	r3, [pc, #144]	@ (80022f8 <control+0x468>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800226a:	e016      	b.n	800229a <control+0x40a>
			else if(read_11.out < 41000){
 800226c:	4b24      	ldr	r3, [pc, #144]	@ (8002300 <control+0x470>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f24a 0227 	movw	r2, #40999	@ 0xa027
 8002274:	4293      	cmp	r3, r2
 8002276:	d80a      	bhi.n	800228e <control+0x3fe>
					HAL_GPIO_WritePin(F_R_2A_GPIO_Port, F_R_2A_Pin, RESET);
 8002278:	2200      	movs	r2, #0
 800227a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800227e:	481f      	ldr	r0, [pc, #124]	@ (80022fc <control+0x46c>)
 8002280:	f000 fd7d 	bl	8002d7e <HAL_GPIO_WritePin>
					TIM3 -> CCR3 = read5_out;
 8002284:	4a1b      	ldr	r2, [pc, #108]	@ (80022f4 <control+0x464>)
 8002286:	4b1c      	ldr	r3, [pc, #112]	@ (80022f8 <control+0x468>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800228c:	e005      	b.n	800229a <control+0x40a>
				HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, RESET);
 800228e:	2200      	movs	r2, #0
 8002290:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002294:	4819      	ldr	r0, [pc, #100]	@ (80022fc <control+0x46c>)
 8002296:	f000 fd72 	bl	8002d7e <HAL_GPIO_WritePin>
			if(read_8.out<8000){
 800229a:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <control+0x474>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80022a2:	d206      	bcs.n	80022b2 <control+0x422>
				HAL_GPIO_WritePin(LIGHT_GPIO_Port, LIGHT_Pin, SET);
 80022a4:	2201      	movs	r2, #1
 80022a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022aa:	4817      	ldr	r0, [pc, #92]	@ (8002308 <control+0x478>)
 80022ac:	f000 fd67 	bl	8002d7e <HAL_GPIO_WritePin>
 80022b0:	e005      	b.n	80022be <control+0x42e>
				HAL_GPIO_WritePin(LIGHT_GPIO_Port, LIGHT_Pin, RESET);
 80022b2:	2200      	movs	r2, #0
 80022b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022b8:	4813      	ldr	r0, [pc, #76]	@ (8002308 <control+0x478>)
 80022ba:	f000 fd60 	bl	8002d7e <HAL_GPIO_WritePin>
			if(read_9.out>8000){
 80022be:	4b13      	ldr	r3, [pc, #76]	@ (800230c <control+0x47c>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80022c6:	d906      	bls.n	80022d6 <control+0x446>
				HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, SET);
 80022c8:	2201      	movs	r2, #1
 80022ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022ce:	480e      	ldr	r0, [pc, #56]	@ (8002308 <control+0x478>)
 80022d0:	f000 fd55 	bl	8002d7e <HAL_GPIO_WritePin>
}
 80022d4:	e005      	b.n	80022e2 <control+0x452>
				HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022dc:	480a      	ldr	r0, [pc, #40]	@ (8002308 <control+0x478>)
 80022de:	f000 fd4e 	bl	8002d7e <HAL_GPIO_WritePin>
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000198 	.word	0x20000198
 80022ec:	20000210 	.word	0x20000210
 80022f0:	200002b8 	.word	0x200002b8
 80022f4:	40000400 	.word	0x40000400
 80022f8:	2000019c 	.word	0x2000019c
 80022fc:	40011400 	.word	0x40011400
 8002300:	200002c8 	.word	0x200002c8
 8002304:	20000298 	.word	0x20000298
 8002308:	40010c00 	.word	0x40010c00
 800230c:	200002a8 	.word	0x200002a8

08002310 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002316:	4b15      	ldr	r3, [pc, #84]	@ (800236c <HAL_MspInit+0x5c>)
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	4a14      	ldr	r2, [pc, #80]	@ (800236c <HAL_MspInit+0x5c>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6193      	str	r3, [r2, #24]
 8002322:	4b12      	ldr	r3, [pc, #72]	@ (800236c <HAL_MspInit+0x5c>)
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800232e:	4b0f      	ldr	r3, [pc, #60]	@ (800236c <HAL_MspInit+0x5c>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	4a0e      	ldr	r2, [pc, #56]	@ (800236c <HAL_MspInit+0x5c>)
 8002334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002338:	61d3      	str	r3, [r2, #28]
 800233a:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <HAL_MspInit+0x5c>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002346:	4b0a      	ldr	r3, [pc, #40]	@ (8002370 <HAL_MspInit+0x60>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	4a04      	ldr	r2, [pc, #16]	@ (8002370 <HAL_MspInit+0x60>)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002362:	bf00      	nop
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	40021000 	.word	0x40021000
 8002370:	40010000 	.word	0x40010000

08002374 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a28      	ldr	r2, [pc, #160]	@ (8002424 <HAL_TIM_Base_MspInit+0xb0>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d10c      	bne.n	80023a0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002386:	4b28      	ldr	r3, [pc, #160]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	4a27      	ldr	r2, [pc, #156]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 800238c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002390:	6193      	str	r3, [r2, #24]
 8002392:	4b25      	ldr	r3, [pc, #148]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800239e:	e03c      	b.n	800241a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023a8:	d10c      	bne.n	80023c4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	61d3      	str	r3, [r2, #28]
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]
}
 80023c2:	e02a      	b.n	800241a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a18      	ldr	r2, [pc, #96]	@ (800242c <HAL_TIM_Base_MspInit+0xb8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d10c      	bne.n	80023e8 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023ce:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	4a15      	ldr	r2, [pc, #84]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023d4:	f043 0302 	orr.w	r3, r3, #2
 80023d8:	61d3      	str	r3, [r2, #28]
 80023da:	4b13      	ldr	r3, [pc, #76]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
}
 80023e6:	e018      	b.n	800241a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a10      	ldr	r2, [pc, #64]	@ (8002430 <HAL_TIM_Base_MspInit+0xbc>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d113      	bne.n	800241a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80023f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	4a0c      	ldr	r2, [pc, #48]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 80023f8:	f043 0310 	orr.w	r3, r3, #16
 80023fc:	61d3      	str	r3, [r2, #28]
 80023fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002428 <HAL_TIM_Base_MspInit+0xb4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f003 0310 	and.w	r3, r3, #16
 8002406:	60bb      	str	r3, [r7, #8]
 8002408:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	2036      	movs	r0, #54	@ 0x36
 8002410:	f000 fad3 	bl	80029ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002414:	2036      	movs	r0, #54	@ 0x36
 8002416:	f000 faec 	bl	80029f2 <HAL_NVIC_EnableIRQ>
}
 800241a:	bf00      	nop
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40012c00 	.word	0x40012c00
 8002428:	40021000 	.word	0x40021000
 800242c:	40000400 	.word	0x40000400
 8002430:	40001000 	.word	0x40001000

08002434 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08a      	sub	sp, #40	@ 0x28
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 0318 	add.w	r3, r7, #24
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002452:	d118      	bne.n	8002486 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002454:	4b28      	ldr	r3, [pc, #160]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	4a27      	ldr	r2, [pc, #156]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 800245a:	f043 0304 	orr.w	r3, r3, #4
 800245e:	6193      	str	r3, [r2, #24]
 8002460:	4b25      	ldr	r3, [pc, #148]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	617b      	str	r3, [r7, #20]
 800246a:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800246c:	230e      	movs	r3, #14
 800246e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002470:	2302      	movs	r3, #2
 8002472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	2302      	movs	r3, #2
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002478:	f107 0318 	add.w	r3, r7, #24
 800247c:	4619      	mov	r1, r3
 800247e:	481f      	ldr	r0, [pc, #124]	@ (80024fc <HAL_TIM_MspPostInit+0xc8>)
 8002480:	f000 fad2 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002484:	e034      	b.n	80024f0 <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM3)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a1d      	ldr	r2, [pc, #116]	@ (8002500 <HAL_TIM_MspPostInit+0xcc>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d12f      	bne.n	80024f0 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002490:	4b19      	ldr	r3, [pc, #100]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	4a18      	ldr	r2, [pc, #96]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 8002496:	f043 0304 	orr.w	r3, r3, #4
 800249a:	6193      	str	r3, [r2, #24]
 800249c:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	613b      	str	r3, [r7, #16]
 80024a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a8:	4b13      	ldr	r3, [pc, #76]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	4a12      	ldr	r2, [pc, #72]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 80024ae:	f043 0308 	orr.w	r3, r3, #8
 80024b2:	6193      	str	r3, [r2, #24]
 80024b4:	4b10      	ldr	r3, [pc, #64]	@ (80024f8 <HAL_TIM_MspPostInit+0xc4>)
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024c0:	23c0      	movs	r3, #192	@ 0xc0
 80024c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c4:	2302      	movs	r3, #2
 80024c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c8:	2302      	movs	r3, #2
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024cc:	f107 0318 	add.w	r3, r7, #24
 80024d0:	4619      	mov	r1, r3
 80024d2:	480a      	ldr	r0, [pc, #40]	@ (80024fc <HAL_TIM_MspPostInit+0xc8>)
 80024d4:	f000 faa8 	bl	8002a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024d8:	2301      	movs	r3, #1
 80024da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024dc:	2302      	movs	r3, #2
 80024de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e0:	2302      	movs	r3, #2
 80024e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e4:	f107 0318 	add.w	r3, r7, #24
 80024e8:	4619      	mov	r1, r3
 80024ea:	4806      	ldr	r0, [pc, #24]	@ (8002504 <HAL_TIM_MspPostInit+0xd0>)
 80024ec:	f000 fa9c 	bl	8002a28 <HAL_GPIO_Init>
}
 80024f0:	bf00      	nop
 80024f2:	3728      	adds	r7, #40	@ 0x28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40010800 	.word	0x40010800
 8002500:	40000400 	.word	0x40000400
 8002504:	40010c00 	.word	0x40010c00

08002508 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 0310 	add.w	r3, r7, #16
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a1c      	ldr	r2, [pc, #112]	@ (8002594 <HAL_UART_MspInit+0x8c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d131      	bne.n	800258c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002528:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <HAL_UART_MspInit+0x90>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	4a1a      	ldr	r2, [pc, #104]	@ (8002598 <HAL_UART_MspInit+0x90>)
 800252e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002532:	6193      	str	r3, [r2, #24]
 8002534:	4b18      	ldr	r3, [pc, #96]	@ (8002598 <HAL_UART_MspInit+0x90>)
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002540:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <HAL_UART_MspInit+0x90>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	4a14      	ldr	r2, [pc, #80]	@ (8002598 <HAL_UART_MspInit+0x90>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	6193      	str	r3, [r2, #24]
 800254c:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <HAL_UART_MspInit+0x90>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800255c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800255e:	2302      	movs	r3, #2
 8002560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002562:	2303      	movs	r3, #3
 8002564:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002566:	f107 0310 	add.w	r3, r7, #16
 800256a:	4619      	mov	r1, r3
 800256c:	480b      	ldr	r0, [pc, #44]	@ (800259c <HAL_UART_MspInit+0x94>)
 800256e:	f000 fa5b 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	4619      	mov	r1, r3
 8002586:	4805      	ldr	r0, [pc, #20]	@ (800259c <HAL_UART_MspInit+0x94>)
 8002588:	f000 fa4e 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800258c:	bf00      	nop
 800258e:	3720      	adds	r7, #32
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40013800 	.word	0x40013800
 8002598:	40021000 	.word	0x40021000
 800259c:	40010800 	.word	0x40010800

080025a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <NMI_Handler+0x4>

080025a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <HardFault_Handler+0x4>

080025b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <MemManage_Handler+0x4>

080025b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <BusFault_Handler+0x4>

080025c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <UsageFault_Handler+0x4>

080025c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025cc:	bf00      	nop
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr

080025d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr

080025e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025f0:	f000 f8cc 	bl	800278c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025f4:	bf00      	nop
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 80025fc:	2001      	movs	r0, #1
 80025fe:	f000 fbd7 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}

08002606 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SS1_Pin);
 800260a:	2004      	movs	r0, #4
 800260c:	f000 fbd0 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002610:	bf00      	nop
 8002612:	bd80      	pop	{r7, pc}

08002614 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH5_Pin);
 8002618:	2008      	movs	r0, #8
 800261a:	f000 fbc9 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}

08002622 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH6_Pin);
 8002626:	2010      	movs	r0, #16
 8002628:	f000 fbc2 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}

08002630 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH7_Pin);
 8002634:	2020      	movs	r0, #32
 8002636:	f000 fbbb 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH8_Pin);
 800263a:	2040      	movs	r0, #64	@ 0x40
 800263c:	f000 fbb8 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH9_Pin);
 8002640:	2080      	movs	r0, #128	@ 0x80
 8002642:	f000 fbb5 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH10_Pin);
 8002646:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800264a:	f000 fbb1 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH11_Pin);
 800264e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002652:	f000 fbad 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}

0800265a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 800265e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002662:	f000 fba5 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 8002666:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800266a:	f000 fba1 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 800266e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002672:	f000 fb9d 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS2_Pin);
 8002676:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800267a:	f000 fb99 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS3_Pin);
 800267e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002682:	f000 fb95 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS4_Pin);
 8002686:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800268a:	f000 fb91 	bl	8002db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002698:	4802      	ldr	r0, [pc, #8]	@ (80026a4 <TIM6_IRQHandler+0x10>)
 800269a:	f001 f9f9 	bl	8003a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000104 	.word	0x20000104

080026a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026b4:	f7ff fff8 	bl	80026a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026b8:	480b      	ldr	r0, [pc, #44]	@ (80026e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80026ba:	490c      	ldr	r1, [pc, #48]	@ (80026ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80026bc:	4a0c      	ldr	r2, [pc, #48]	@ (80026f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c0:	e002      	b.n	80026c8 <LoopCopyDataInit>

080026c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c6:	3304      	adds	r3, #4

080026c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026cc:	d3f9      	bcc.n	80026c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ce:	4a09      	ldr	r2, [pc, #36]	@ (80026f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80026d0:	4c09      	ldr	r4, [pc, #36]	@ (80026f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d4:	e001      	b.n	80026da <LoopFillZerobss>

080026d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d8:	3204      	adds	r2, #4

080026da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026dc:	d3fb      	bcc.n	80026d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026de:	f002 f8c5 	bl	800486c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026e2:	f7fd fe1b 	bl	800031c <main>
  bx lr
 80026e6:	4770      	bx	lr
  ldr r0, =_sdata
 80026e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ec:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80026f0:	08004900 	.word	0x08004900
  ldr r2, =_sbss
 80026f4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80026f8:	200002dc 	.word	0x200002dc

080026fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026fc:	e7fe      	b.n	80026fc <ADC1_2_IRQHandler>
	...

08002700 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_Init+0x28>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a07      	ldr	r2, [pc, #28]	@ (8002728 <HAL_Init+0x28>)
 800270a:	f043 0310 	orr.w	r3, r3, #16
 800270e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 f947 	bl	80029a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002716:	200f      	movs	r0, #15
 8002718:	f000 f808 	bl	800272c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800271c:	f7ff fdf8 	bl	8002310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40022000 	.word	0x40022000

0800272c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002734:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <HAL_InitTick+0x54>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b12      	ldr	r3, [pc, #72]	@ (8002784 <HAL_InitTick+0x58>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	4619      	mov	r1, r3
 800273e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002742:	fbb3 f3f1 	udiv	r3, r3, r1
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f95f 	bl	8002a0e <HAL_SYSTICK_Config>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e00e      	b.n	8002778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b0f      	cmp	r3, #15
 800275e:	d80a      	bhi.n	8002776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002760:	2200      	movs	r2, #0
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	f04f 30ff 	mov.w	r0, #4294967295
 8002768:	f000 f927 	bl	80029ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800276c:	4a06      	ldr	r2, [pc, #24]	@ (8002788 <HAL_InitTick+0x5c>)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000004 	.word	0x20000004
 8002784:	2000000c 	.word	0x2000000c
 8002788:	20000008 	.word	0x20000008

0800278c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002790:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <HAL_IncTick+0x1c>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	461a      	mov	r2, r3
 8002796:	4b05      	ldr	r3, [pc, #20]	@ (80027ac <HAL_IncTick+0x20>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4413      	add	r3, r2
 800279c:	4a03      	ldr	r2, [pc, #12]	@ (80027ac <HAL_IncTick+0x20>)
 800279e:	6013      	str	r3, [r2, #0]
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	2000000c 	.word	0x2000000c
 80027ac:	200002d8 	.word	0x200002d8

080027b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return uwTick;
 80027b4:	4b02      	ldr	r3, [pc, #8]	@ (80027c0 <HAL_GetTick+0x10>)
 80027b6:	681b      	ldr	r3, [r3, #0]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	200002d8 	.word	0x200002d8

080027c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027cc:	f7ff fff0 	bl	80027b0 <HAL_GetTick>
 80027d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027dc:	d005      	beq.n	80027ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027de:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <HAL_Delay+0x44>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	461a      	mov	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4413      	add	r3, r2
 80027e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027ea:	bf00      	nop
 80027ec:	f7ff ffe0 	bl	80027b0 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d8f7      	bhi.n	80027ec <HAL_Delay+0x28>
  {
  }
}
 80027fc:	bf00      	nop
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	2000000c 	.word	0x2000000c

0800280c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800281c:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <__NVIC_SetPriorityGrouping+0x44>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002828:	4013      	ands	r3, r2
 800282a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002834:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800283c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800283e:	4a04      	ldr	r2, [pc, #16]	@ (8002850 <__NVIC_SetPriorityGrouping+0x44>)
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	60d3      	str	r3, [r2, #12]
}
 8002844:	bf00      	nop
 8002846:	3714      	adds	r7, #20
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002858:	4b04      	ldr	r3, [pc, #16]	@ (800286c <__NVIC_GetPriorityGrouping+0x18>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	0a1b      	lsrs	r3, r3, #8
 800285e:	f003 0307 	and.w	r3, r3, #7
}
 8002862:	4618      	mov	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	e000ed00 	.word	0xe000ed00

08002870 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800287a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287e:	2b00      	cmp	r3, #0
 8002880:	db0b      	blt.n	800289a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	f003 021f 	and.w	r2, r3, #31
 8002888:	4906      	ldr	r1, [pc, #24]	@ (80028a4 <__NVIC_EnableIRQ+0x34>)
 800288a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	2001      	movs	r0, #1
 8002892:	fa00 f202 	lsl.w	r2, r0, r2
 8002896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800289a:	bf00      	nop
 800289c:	370c      	adds	r7, #12
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	e000e100 	.word	0xe000e100

080028a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	6039      	str	r1, [r7, #0]
 80028b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	db0a      	blt.n	80028d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	490c      	ldr	r1, [pc, #48]	@ (80028f4 <__NVIC_SetPriority+0x4c>)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	0112      	lsls	r2, r2, #4
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	440b      	add	r3, r1
 80028cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028d0:	e00a      	b.n	80028e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	4908      	ldr	r1, [pc, #32]	@ (80028f8 <__NVIC_SetPriority+0x50>)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	f003 030f 	and.w	r3, r3, #15
 80028de:	3b04      	subs	r3, #4
 80028e0:	0112      	lsls	r2, r2, #4
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	440b      	add	r3, r1
 80028e6:	761a      	strb	r2, [r3, #24]
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	e000e100 	.word	0xe000e100
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b089      	sub	sp, #36	@ 0x24
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f1c3 0307 	rsb	r3, r3, #7
 8002916:	2b04      	cmp	r3, #4
 8002918:	bf28      	it	cs
 800291a:	2304      	movcs	r3, #4
 800291c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3304      	adds	r3, #4
 8002922:	2b06      	cmp	r3, #6
 8002924:	d902      	bls.n	800292c <NVIC_EncodePriority+0x30>
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	3b03      	subs	r3, #3
 800292a:	e000      	b.n	800292e <NVIC_EncodePriority+0x32>
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002930:	f04f 32ff 	mov.w	r2, #4294967295
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43da      	mvns	r2, r3
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	401a      	ands	r2, r3
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002944:	f04f 31ff 	mov.w	r1, #4294967295
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	fa01 f303 	lsl.w	r3, r1, r3
 800294e:	43d9      	mvns	r1, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002954:	4313      	orrs	r3, r2
         );
}
 8002956:	4618      	mov	r0, r3
 8002958:	3724      	adds	r7, #36	@ 0x24
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr

08002960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3b01      	subs	r3, #1
 800296c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002970:	d301      	bcc.n	8002976 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002972:	2301      	movs	r3, #1
 8002974:	e00f      	b.n	8002996 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002976:	4a0a      	ldr	r2, [pc, #40]	@ (80029a0 <SysTick_Config+0x40>)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3b01      	subs	r3, #1
 800297c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800297e:	210f      	movs	r1, #15
 8002980:	f04f 30ff 	mov.w	r0, #4294967295
 8002984:	f7ff ff90 	bl	80028a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002988:	4b05      	ldr	r3, [pc, #20]	@ (80029a0 <SysTick_Config+0x40>)
 800298a:	2200      	movs	r2, #0
 800298c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800298e:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <SysTick_Config+0x40>)
 8002990:	2207      	movs	r2, #7
 8002992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	e000e010 	.word	0xe000e010

080029a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff ff2d 	bl	800280c <__NVIC_SetPriorityGrouping>
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b086      	sub	sp, #24
 80029be:	af00      	add	r7, sp, #0
 80029c0:	4603      	mov	r3, r0
 80029c2:	60b9      	str	r1, [r7, #8]
 80029c4:	607a      	str	r2, [r7, #4]
 80029c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029cc:	f7ff ff42 	bl	8002854 <__NVIC_GetPriorityGrouping>
 80029d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	68b9      	ldr	r1, [r7, #8]
 80029d6:	6978      	ldr	r0, [r7, #20]
 80029d8:	f7ff ff90 	bl	80028fc <NVIC_EncodePriority>
 80029dc:	4602      	mov	r2, r0
 80029de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e2:	4611      	mov	r1, r2
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ff5f 	bl	80028a8 <__NVIC_SetPriority>
}
 80029ea:	bf00      	nop
 80029ec:	3718      	adds	r7, #24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	4603      	mov	r3, r0
 80029fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff35 	bl	8002870 <__NVIC_EnableIRQ>
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff ffa2 	bl	8002960 <SysTick_Config>
 8002a1c:	4603      	mov	r3, r0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b08b      	sub	sp, #44	@ 0x2c
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a36:	2300      	movs	r3, #0
 8002a38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a3a:	e179      	b.n	8002d30 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	f040 8168 	bne.w	8002d2a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4a96      	ldr	r2, [pc, #600]	@ (8002cb8 <HAL_GPIO_Init+0x290>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d05e      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a64:	4a94      	ldr	r2, [pc, #592]	@ (8002cb8 <HAL_GPIO_Init+0x290>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d875      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a6a:	4a94      	ldr	r2, [pc, #592]	@ (8002cbc <HAL_GPIO_Init+0x294>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d058      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a70:	4a92      	ldr	r2, [pc, #584]	@ (8002cbc <HAL_GPIO_Init+0x294>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d86f      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a76:	4a92      	ldr	r2, [pc, #584]	@ (8002cc0 <HAL_GPIO_Init+0x298>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d052      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a7c:	4a90      	ldr	r2, [pc, #576]	@ (8002cc0 <HAL_GPIO_Init+0x298>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d869      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a82:	4a90      	ldr	r2, [pc, #576]	@ (8002cc4 <HAL_GPIO_Init+0x29c>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d04c      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a88:	4a8e      	ldr	r2, [pc, #568]	@ (8002cc4 <HAL_GPIO_Init+0x29c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d863      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a8e:	4a8e      	ldr	r2, [pc, #568]	@ (8002cc8 <HAL_GPIO_Init+0x2a0>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d046      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
 8002a94:	4a8c      	ldr	r2, [pc, #560]	@ (8002cc8 <HAL_GPIO_Init+0x2a0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d85d      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002a9a:	2b12      	cmp	r3, #18
 8002a9c:	d82a      	bhi.n	8002af4 <HAL_GPIO_Init+0xcc>
 8002a9e:	2b12      	cmp	r3, #18
 8002aa0:	d859      	bhi.n	8002b56 <HAL_GPIO_Init+0x12e>
 8002aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa8 <HAL_GPIO_Init+0x80>)
 8002aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa8:	08002b23 	.word	0x08002b23
 8002aac:	08002afd 	.word	0x08002afd
 8002ab0:	08002b0f 	.word	0x08002b0f
 8002ab4:	08002b51 	.word	0x08002b51
 8002ab8:	08002b57 	.word	0x08002b57
 8002abc:	08002b57 	.word	0x08002b57
 8002ac0:	08002b57 	.word	0x08002b57
 8002ac4:	08002b57 	.word	0x08002b57
 8002ac8:	08002b57 	.word	0x08002b57
 8002acc:	08002b57 	.word	0x08002b57
 8002ad0:	08002b57 	.word	0x08002b57
 8002ad4:	08002b57 	.word	0x08002b57
 8002ad8:	08002b57 	.word	0x08002b57
 8002adc:	08002b57 	.word	0x08002b57
 8002ae0:	08002b57 	.word	0x08002b57
 8002ae4:	08002b57 	.word	0x08002b57
 8002ae8:	08002b57 	.word	0x08002b57
 8002aec:	08002b05 	.word	0x08002b05
 8002af0:	08002b19 	.word	0x08002b19
 8002af4:	4a75      	ldr	r2, [pc, #468]	@ (8002ccc <HAL_GPIO_Init+0x2a4>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d013      	beq.n	8002b22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002afa:	e02c      	b.n	8002b56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	623b      	str	r3, [r7, #32]
          break;
 8002b02:	e029      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	3304      	adds	r3, #4
 8002b0a:	623b      	str	r3, [r7, #32]
          break;
 8002b0c:	e024      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	3308      	adds	r3, #8
 8002b14:	623b      	str	r3, [r7, #32]
          break;
 8002b16:	e01f      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	330c      	adds	r3, #12
 8002b1e:	623b      	str	r3, [r7, #32]
          break;
 8002b20:	e01a      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d102      	bne.n	8002b30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	623b      	str	r3, [r7, #32]
          break;
 8002b2e:	e013      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d105      	bne.n	8002b44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b38:	2308      	movs	r3, #8
 8002b3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69fa      	ldr	r2, [r7, #28]
 8002b40:	611a      	str	r2, [r3, #16]
          break;
 8002b42:	e009      	b.n	8002b58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b44:	2308      	movs	r3, #8
 8002b46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	615a      	str	r2, [r3, #20]
          break;
 8002b4e:	e003      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b50:	2300      	movs	r3, #0
 8002b52:	623b      	str	r3, [r7, #32]
          break;
 8002b54:	e000      	b.n	8002b58 <HAL_GPIO_Init+0x130>
          break;
 8002b56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	2bff      	cmp	r3, #255	@ 0xff
 8002b5c:	d801      	bhi.n	8002b62 <HAL_GPIO_Init+0x13a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	e001      	b.n	8002b66 <HAL_GPIO_Init+0x13e>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3304      	adds	r3, #4
 8002b66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	2bff      	cmp	r3, #255	@ 0xff
 8002b6c:	d802      	bhi.n	8002b74 <HAL_GPIO_Init+0x14c>
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	e002      	b.n	8002b7a <HAL_GPIO_Init+0x152>
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	3b08      	subs	r3, #8
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	210f      	movs	r1, #15
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	6a39      	ldr	r1, [r7, #32]
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	431a      	orrs	r2, r3
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 80c1 	beq.w	8002d2a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ba8:	4b49      	ldr	r3, [pc, #292]	@ (8002cd0 <HAL_GPIO_Init+0x2a8>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	4a48      	ldr	r2, [pc, #288]	@ (8002cd0 <HAL_GPIO_Init+0x2a8>)
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	6193      	str	r3, [r2, #24]
 8002bb4:	4b46      	ldr	r3, [pc, #280]	@ (8002cd0 <HAL_GPIO_Init+0x2a8>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bc0:	4a44      	ldr	r2, [pc, #272]	@ (8002cd4 <HAL_GPIO_Init+0x2ac>)
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	089b      	lsrs	r3, r3, #2
 8002bc6:	3302      	adds	r3, #2
 8002bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	220f      	movs	r2, #15
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4013      	ands	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a3c      	ldr	r2, [pc, #240]	@ (8002cd8 <HAL_GPIO_Init+0x2b0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d01f      	beq.n	8002c2c <HAL_GPIO_Init+0x204>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a3b      	ldr	r2, [pc, #236]	@ (8002cdc <HAL_GPIO_Init+0x2b4>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d019      	beq.n	8002c28 <HAL_GPIO_Init+0x200>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a3a      	ldr	r2, [pc, #232]	@ (8002ce0 <HAL_GPIO_Init+0x2b8>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d013      	beq.n	8002c24 <HAL_GPIO_Init+0x1fc>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a39      	ldr	r2, [pc, #228]	@ (8002ce4 <HAL_GPIO_Init+0x2bc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d00d      	beq.n	8002c20 <HAL_GPIO_Init+0x1f8>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a38      	ldr	r2, [pc, #224]	@ (8002ce8 <HAL_GPIO_Init+0x2c0>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d007      	beq.n	8002c1c <HAL_GPIO_Init+0x1f4>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a37      	ldr	r2, [pc, #220]	@ (8002cec <HAL_GPIO_Init+0x2c4>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d101      	bne.n	8002c18 <HAL_GPIO_Init+0x1f0>
 8002c14:	2305      	movs	r3, #5
 8002c16:	e00a      	b.n	8002c2e <HAL_GPIO_Init+0x206>
 8002c18:	2306      	movs	r3, #6
 8002c1a:	e008      	b.n	8002c2e <HAL_GPIO_Init+0x206>
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	e006      	b.n	8002c2e <HAL_GPIO_Init+0x206>
 8002c20:	2303      	movs	r3, #3
 8002c22:	e004      	b.n	8002c2e <HAL_GPIO_Init+0x206>
 8002c24:	2302      	movs	r3, #2
 8002c26:	e002      	b.n	8002c2e <HAL_GPIO_Init+0x206>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <HAL_GPIO_Init+0x206>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c30:	f002 0203 	and.w	r2, r2, #3
 8002c34:	0092      	lsls	r2, r2, #2
 8002c36:	4093      	lsls	r3, r2
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c3e:	4925      	ldr	r1, [pc, #148]	@ (8002cd4 <HAL_GPIO_Init+0x2ac>)
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	3302      	adds	r3, #2
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d006      	beq.n	8002c66 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c58:	4b25      	ldr	r3, [pc, #148]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	4924      	ldr	r1, [pc, #144]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	608b      	str	r3, [r1, #8]
 8002c64:	e006      	b.n	8002c74 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c66:	4b22      	ldr	r3, [pc, #136]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	4920      	ldr	r1, [pc, #128]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c70:	4013      	ands	r3, r2
 8002c72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d006      	beq.n	8002c8e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c80:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c82:	68da      	ldr	r2, [r3, #12]
 8002c84:	491a      	ldr	r1, [pc, #104]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60cb      	str	r3, [r1, #12]
 8002c8c:	e006      	b.n	8002c9c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c8e:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	43db      	mvns	r3, r3
 8002c96:	4916      	ldr	r1, [pc, #88]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d025      	beq.n	8002cf4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ca8:	4b11      	ldr	r3, [pc, #68]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	4910      	ldr	r1, [pc, #64]	@ (8002cf0 <HAL_GPIO_Init+0x2c8>)
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	604b      	str	r3, [r1, #4]
 8002cb4:	e025      	b.n	8002d02 <HAL_GPIO_Init+0x2da>
 8002cb6:	bf00      	nop
 8002cb8:	10320000 	.word	0x10320000
 8002cbc:	10310000 	.word	0x10310000
 8002cc0:	10220000 	.word	0x10220000
 8002cc4:	10210000 	.word	0x10210000
 8002cc8:	10120000 	.word	0x10120000
 8002ccc:	10110000 	.word	0x10110000
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	40010000 	.word	0x40010000
 8002cd8:	40010800 	.word	0x40010800
 8002cdc:	40010c00 	.word	0x40010c00
 8002ce0:	40011000 	.word	0x40011000
 8002ce4:	40011400 	.word	0x40011400
 8002ce8:	40011800 	.word	0x40011800
 8002cec:	40011c00 	.word	0x40011c00
 8002cf0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cf4:	4b15      	ldr	r3, [pc, #84]	@ (8002d4c <HAL_GPIO_Init+0x324>)
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	4913      	ldr	r1, [pc, #76]	@ (8002d4c <HAL_GPIO_Init+0x324>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d006      	beq.n	8002d1c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002d4c <HAL_GPIO_Init+0x324>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	490e      	ldr	r1, [pc, #56]	@ (8002d4c <HAL_GPIO_Init+0x324>)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	600b      	str	r3, [r1, #0]
 8002d1a:	e006      	b.n	8002d2a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d4c <HAL_GPIO_Init+0x324>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	43db      	mvns	r3, r3
 8002d24:	4909      	ldr	r1, [pc, #36]	@ (8002d4c <HAL_GPIO_Init+0x324>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	fa22 f303 	lsr.w	r3, r2, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f47f ae7e 	bne.w	8002a3c <HAL_GPIO_Init+0x14>
  }
}
 8002d40:	bf00      	nop
 8002d42:	bf00      	nop
 8002d44:	372c      	adds	r7, #44	@ 0x2c
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr
 8002d4c:	40010400 	.word	0x40010400

08002d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	887b      	ldrh	r3, [r7, #2]
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	73fb      	strb	r3, [r7, #15]
 8002d6c:	e001      	b.n	8002d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr

08002d7e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b083      	sub	sp, #12
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
 8002d86:	460b      	mov	r3, r1
 8002d88:	807b      	strh	r3, [r7, #2]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d8e:	787b      	ldrb	r3, [r7, #1]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d94:	887a      	ldrh	r2, [r7, #2]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d9a:	e003      	b.n	8002da4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	041a      	lsls	r2, r3, #16
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	611a      	str	r2, [r3, #16]
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
	...

08002db0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002dba:	4b08      	ldr	r3, [pc, #32]	@ (8002ddc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dbc:	695a      	ldr	r2, [r3, #20]
 8002dbe:	88fb      	ldrh	r3, [r7, #6]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d006      	beq.n	8002dd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dc6:	4a05      	ldr	r2, [pc, #20]	@ (8002ddc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dc8:	88fb      	ldrh	r3, [r7, #6]
 8002dca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fd fa28 	bl	8000224 <HAL_GPIO_EXTI_Callback>
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40010400 	.word	0x40010400

08002de0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e272      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 8087 	beq.w	8002f0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e00:	4b92      	ldr	r3, [pc, #584]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f003 030c 	and.w	r3, r3, #12
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	d00c      	beq.n	8002e26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e0c:	4b8f      	ldr	r3, [pc, #572]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d112      	bne.n	8002e3e <HAL_RCC_OscConfig+0x5e>
 8002e18:	4b8c      	ldr	r3, [pc, #560]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e24:	d10b      	bne.n	8002e3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e26:	4b89      	ldr	r3, [pc, #548]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d06c      	beq.n	8002f0c <HAL_RCC_OscConfig+0x12c>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d168      	bne.n	8002f0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e24c      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e46:	d106      	bne.n	8002e56 <HAL_RCC_OscConfig+0x76>
 8002e48:	4b80      	ldr	r3, [pc, #512]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a7f      	ldr	r2, [pc, #508]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	e02e      	b.n	8002eb4 <HAL_RCC_OscConfig+0xd4>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCC_OscConfig+0x98>
 8002e5e:	4b7b      	ldr	r3, [pc, #492]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a7a      	ldr	r2, [pc, #488]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	4b78      	ldr	r3, [pc, #480]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a77      	ldr	r2, [pc, #476]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e70:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e01d      	b.n	8002eb4 <HAL_RCC_OscConfig+0xd4>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e80:	d10c      	bne.n	8002e9c <HAL_RCC_OscConfig+0xbc>
 8002e82:	4b72      	ldr	r3, [pc, #456]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a71      	ldr	r2, [pc, #452]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	4b6f      	ldr	r3, [pc, #444]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a6e      	ldr	r2, [pc, #440]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e00b      	b.n	8002eb4 <HAL_RCC_OscConfig+0xd4>
 8002e9c:	4b6b      	ldr	r3, [pc, #428]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a6a      	ldr	r2, [pc, #424]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002ea2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea6:	6013      	str	r3, [r2, #0]
 8002ea8:	4b68      	ldr	r3, [pc, #416]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a67      	ldr	r2, [pc, #412]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002eae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eb2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d013      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ebc:	f7ff fc78 	bl	80027b0 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec4:	f7ff fc74 	bl	80027b0 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b64      	cmp	r3, #100	@ 0x64
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e200      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ed6:	4b5d      	ldr	r3, [pc, #372]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <HAL_RCC_OscConfig+0xe4>
 8002ee2:	e014      	b.n	8002f0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee4:	f7ff fc64 	bl	80027b0 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eec:	f7ff fc60 	bl	80027b0 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b64      	cmp	r3, #100	@ 0x64
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e1ec      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002efe:	4b53      	ldr	r3, [pc, #332]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0x10c>
 8002f0a:	e000      	b.n	8002f0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d063      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f1a:	4b4c      	ldr	r3, [pc, #304]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00b      	beq.n	8002f3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f26:	4b49      	ldr	r3, [pc, #292]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b08      	cmp	r3, #8
 8002f30:	d11c      	bne.n	8002f6c <HAL_RCC_OscConfig+0x18c>
 8002f32:	4b46      	ldr	r3, [pc, #280]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d116      	bne.n	8002f6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f3e:	4b43      	ldr	r3, [pc, #268]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d005      	beq.n	8002f56 <HAL_RCC_OscConfig+0x176>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d001      	beq.n	8002f56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e1c0      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f56:	4b3d      	ldr	r3, [pc, #244]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	4939      	ldr	r1, [pc, #228]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6a:	e03a      	b.n	8002fe2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f74:	4b36      	ldr	r3, [pc, #216]	@ (8003050 <HAL_RCC_OscConfig+0x270>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7a:	f7ff fc19 	bl	80027b0 <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f82:	f7ff fc15 	bl	80027b0 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e1a1      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f94:	4b2d      	ldr	r3, [pc, #180]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0f0      	beq.n	8002f82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4927      	ldr	r1, [pc, #156]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	600b      	str	r3, [r1, #0]
 8002fb4:	e015      	b.n	8002fe2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fb6:	4b26      	ldr	r3, [pc, #152]	@ (8003050 <HAL_RCC_OscConfig+0x270>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbc:	f7ff fbf8 	bl	80027b0 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fc4:	f7ff fbf4 	bl	80027b0 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e180      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f0      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d03a      	beq.n	8003064 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d019      	beq.n	800302a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ff6:	4b17      	ldr	r3, [pc, #92]	@ (8003054 <HAL_RCC_OscConfig+0x274>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ffc:	f7ff fbd8 	bl	80027b0 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003004:	f7ff fbd4 	bl	80027b0 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e160      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003016:	4b0d      	ldr	r3, [pc, #52]	@ (800304c <HAL_RCC_OscConfig+0x26c>)
 8003018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0f0      	beq.n	8003004 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003022:	2001      	movs	r0, #1
 8003024:	f000 face 	bl	80035c4 <RCC_Delay>
 8003028:	e01c      	b.n	8003064 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800302a:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <HAL_RCC_OscConfig+0x274>)
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003030:	f7ff fbbe 	bl	80027b0 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003036:	e00f      	b.n	8003058 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003038:	f7ff fbba 	bl	80027b0 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d908      	bls.n	8003058 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e146      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
 800304a:	bf00      	nop
 800304c:	40021000 	.word	0x40021000
 8003050:	42420000 	.word	0x42420000
 8003054:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003058:	4b92      	ldr	r3, [pc, #584]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800305a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1e9      	bne.n	8003038 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80a6 	beq.w	80031be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003072:	2300      	movs	r3, #0
 8003074:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003076:	4b8b      	ldr	r3, [pc, #556]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10d      	bne.n	800309e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003082:	4b88      	ldr	r3, [pc, #544]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	4a87      	ldr	r2, [pc, #540]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800308c:	61d3      	str	r3, [r2, #28]
 800308e:	4b85      	ldr	r3, [pc, #532]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800309a:	2301      	movs	r3, #1
 800309c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800309e:	4b82      	ldr	r3, [pc, #520]	@ (80032a8 <HAL_RCC_OscConfig+0x4c8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d118      	bne.n	80030dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030aa:	4b7f      	ldr	r3, [pc, #508]	@ (80032a8 <HAL_RCC_OscConfig+0x4c8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a7e      	ldr	r2, [pc, #504]	@ (80032a8 <HAL_RCC_OscConfig+0x4c8>)
 80030b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030b6:	f7ff fb7b 	bl	80027b0 <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030bc:	e008      	b.n	80030d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030be:	f7ff fb77 	bl	80027b0 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b64      	cmp	r3, #100	@ 0x64
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e103      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d0:	4b75      	ldr	r3, [pc, #468]	@ (80032a8 <HAL_RCC_OscConfig+0x4c8>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0f0      	beq.n	80030be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d106      	bne.n	80030f2 <HAL_RCC_OscConfig+0x312>
 80030e4:	4b6f      	ldr	r3, [pc, #444]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	4a6e      	ldr	r2, [pc, #440]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	6213      	str	r3, [r2, #32]
 80030f0:	e02d      	b.n	800314e <HAL_RCC_OscConfig+0x36e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10c      	bne.n	8003114 <HAL_RCC_OscConfig+0x334>
 80030fa:	4b6a      	ldr	r3, [pc, #424]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	4a69      	ldr	r2, [pc, #420]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003100:	f023 0301 	bic.w	r3, r3, #1
 8003104:	6213      	str	r3, [r2, #32]
 8003106:	4b67      	ldr	r3, [pc, #412]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	4a66      	ldr	r2, [pc, #408]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800310c:	f023 0304 	bic.w	r3, r3, #4
 8003110:	6213      	str	r3, [r2, #32]
 8003112:	e01c      	b.n	800314e <HAL_RCC_OscConfig+0x36e>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	2b05      	cmp	r3, #5
 800311a:	d10c      	bne.n	8003136 <HAL_RCC_OscConfig+0x356>
 800311c:	4b61      	ldr	r3, [pc, #388]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	4a60      	ldr	r2, [pc, #384]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003122:	f043 0304 	orr.w	r3, r3, #4
 8003126:	6213      	str	r3, [r2, #32]
 8003128:	4b5e      	ldr	r3, [pc, #376]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	4a5d      	ldr	r2, [pc, #372]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6213      	str	r3, [r2, #32]
 8003134:	e00b      	b.n	800314e <HAL_RCC_OscConfig+0x36e>
 8003136:	4b5b      	ldr	r3, [pc, #364]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	4a5a      	ldr	r2, [pc, #360]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800313c:	f023 0301 	bic.w	r3, r3, #1
 8003140:	6213      	str	r3, [r2, #32]
 8003142:	4b58      	ldr	r3, [pc, #352]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	4a57      	ldr	r2, [pc, #348]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003148:	f023 0304 	bic.w	r3, r3, #4
 800314c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d015      	beq.n	8003182 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003156:	f7ff fb2b 	bl	80027b0 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800315c:	e00a      	b.n	8003174 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315e:	f7ff fb27 	bl	80027b0 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	f241 3288 	movw	r2, #5000	@ 0x1388
 800316c:	4293      	cmp	r3, r2
 800316e:	d901      	bls.n	8003174 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e0b1      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003174:	4b4b      	ldr	r3, [pc, #300]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0ee      	beq.n	800315e <HAL_RCC_OscConfig+0x37e>
 8003180:	e014      	b.n	80031ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003182:	f7ff fb15 	bl	80027b0 <HAL_GetTick>
 8003186:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003188:	e00a      	b.n	80031a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318a:	f7ff fb11 	bl	80027b0 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003198:	4293      	cmp	r3, r2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e09b      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a0:	4b40      	ldr	r3, [pc, #256]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1ee      	bne.n	800318a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031ac:	7dfb      	ldrb	r3, [r7, #23]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d105      	bne.n	80031be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031b2:	4b3c      	ldr	r3, [pc, #240]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	4a3b      	ldr	r2, [pc, #236]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80031b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 8087 	beq.w	80032d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031c8:	4b36      	ldr	r3, [pc, #216]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d061      	beq.n	8003298 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d146      	bne.n	800326a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031dc:	4b33      	ldr	r3, [pc, #204]	@ (80032ac <HAL_RCC_OscConfig+0x4cc>)
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e2:	f7ff fae5 	bl	80027b0 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ea:	f7ff fae1 	bl	80027b0 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e06d      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031fc:	4b29      	ldr	r3, [pc, #164]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f0      	bne.n	80031ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003210:	d108      	bne.n	8003224 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003212:	4b24      	ldr	r3, [pc, #144]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	4921      	ldr	r1, [pc, #132]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003220:	4313      	orrs	r3, r2
 8003222:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003224:	4b1f      	ldr	r3, [pc, #124]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a19      	ldr	r1, [r3, #32]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003234:	430b      	orrs	r3, r1
 8003236:	491b      	ldr	r1, [pc, #108]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800323c:	4b1b      	ldr	r3, [pc, #108]	@ (80032ac <HAL_RCC_OscConfig+0x4cc>)
 800323e:	2201      	movs	r2, #1
 8003240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003242:	f7ff fab5 	bl	80027b0 <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003248:	e008      	b.n	800325c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800324a:	f7ff fab1 	bl	80027b0 <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	2b02      	cmp	r3, #2
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e03d      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800325c:	4b11      	ldr	r3, [pc, #68]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0f0      	beq.n	800324a <HAL_RCC_OscConfig+0x46a>
 8003268:	e035      	b.n	80032d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800326a:	4b10      	ldr	r3, [pc, #64]	@ (80032ac <HAL_RCC_OscConfig+0x4cc>)
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003270:	f7ff fa9e 	bl	80027b0 <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003278:	f7ff fa9a 	bl	80027b0 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e026      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800328a:	4b06      	ldr	r3, [pc, #24]	@ (80032a4 <HAL_RCC_OscConfig+0x4c4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f0      	bne.n	8003278 <HAL_RCC_OscConfig+0x498>
 8003296:	e01e      	b.n	80032d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d107      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e019      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
 80032a4:	40021000 	.word	0x40021000
 80032a8:	40007000 	.word	0x40007000
 80032ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032b0:	4b0b      	ldr	r3, [pc, #44]	@ (80032e0 <HAL_RCC_OscConfig+0x500>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d106      	bne.n	80032d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d001      	beq.n	80032d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e000      	b.n	80032d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3718      	adds	r7, #24
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40021000 	.word	0x40021000

080032e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e0d0      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032f8:	4b6a      	ldr	r3, [pc, #424]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	429a      	cmp	r2, r3
 8003304:	d910      	bls.n	8003328 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003306:	4b67      	ldr	r3, [pc, #412]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 0207 	bic.w	r2, r3, #7
 800330e:	4965      	ldr	r1, [pc, #404]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003316:	4b63      	ldr	r3, [pc, #396]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	429a      	cmp	r2, r3
 8003322:	d001      	beq.n	8003328 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0b8      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d020      	beq.n	8003376 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d005      	beq.n	800334c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003340:	4b59      	ldr	r3, [pc, #356]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	4a58      	ldr	r2, [pc, #352]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800334a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b00      	cmp	r3, #0
 8003356:	d005      	beq.n	8003364 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003358:	4b53      	ldr	r3, [pc, #332]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4a52      	ldr	r2, [pc, #328]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003362:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003364:	4b50      	ldr	r3, [pc, #320]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	494d      	ldr	r1, [pc, #308]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	4313      	orrs	r3, r2
 8003374:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d040      	beq.n	8003404 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d107      	bne.n	800339a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800338a:	4b47      	ldr	r3, [pc, #284]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d115      	bne.n	80033c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e07f      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d107      	bne.n	80033b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a2:	4b41      	ldr	r3, [pc, #260]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d109      	bne.n	80033c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e073      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b2:	4b3d      	ldr	r3, [pc, #244]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e06b      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033c2:	4b39      	ldr	r3, [pc, #228]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f023 0203 	bic.w	r2, r3, #3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4936      	ldr	r1, [pc, #216]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033d4:	f7ff f9ec 	bl	80027b0 <HAL_GetTick>
 80033d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033da:	e00a      	b.n	80033f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033dc:	f7ff f9e8 	bl	80027b0 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e053      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033f2:	4b2d      	ldr	r3, [pc, #180]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f003 020c 	and.w	r2, r3, #12
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	429a      	cmp	r2, r3
 8003402:	d1eb      	bne.n	80033dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003404:	4b27      	ldr	r3, [pc, #156]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d210      	bcs.n	8003434 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003412:	4b24      	ldr	r3, [pc, #144]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f023 0207 	bic.w	r2, r3, #7
 800341a:	4922      	ldr	r1, [pc, #136]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	4313      	orrs	r3, r2
 8003420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003422:	4b20      	ldr	r3, [pc, #128]	@ (80034a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	429a      	cmp	r2, r3
 800342e:	d001      	beq.n	8003434 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e032      	b.n	800349a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0304 	and.w	r3, r3, #4
 800343c:	2b00      	cmp	r3, #0
 800343e:	d008      	beq.n	8003452 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003440:	4b19      	ldr	r3, [pc, #100]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	4916      	ldr	r1, [pc, #88]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	4313      	orrs	r3, r2
 8003450:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0308 	and.w	r3, r3, #8
 800345a:	2b00      	cmp	r3, #0
 800345c:	d009      	beq.n	8003472 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800345e:	4b12      	ldr	r3, [pc, #72]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	490e      	ldr	r1, [pc, #56]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 800346e:	4313      	orrs	r3, r2
 8003470:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003472:	f000 f821 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8003476:	4602      	mov	r2, r0
 8003478:	4b0b      	ldr	r3, [pc, #44]	@ (80034a8 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	091b      	lsrs	r3, r3, #4
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	490a      	ldr	r1, [pc, #40]	@ (80034ac <HAL_RCC_ClockConfig+0x1c8>)
 8003484:	5ccb      	ldrb	r3, [r1, r3]
 8003486:	fa22 f303 	lsr.w	r3, r2, r3
 800348a:	4a09      	ldr	r2, [pc, #36]	@ (80034b0 <HAL_RCC_ClockConfig+0x1cc>)
 800348c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800348e:	4b09      	ldr	r3, [pc, #36]	@ (80034b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff f94a 	bl	800272c <HAL_InitTick>

  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	40022000 	.word	0x40022000
 80034a8:	40021000 	.word	0x40021000
 80034ac:	080048cc 	.word	0x080048cc
 80034b0:	20000004 	.word	0x20000004
 80034b4:	20000008 	.word	0x20000008

080034b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	2300      	movs	r3, #0
 80034c4:	60bb      	str	r3, [r7, #8]
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
 80034ca:	2300      	movs	r3, #0
 80034cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034d2:	4b1e      	ldr	r3, [pc, #120]	@ (800354c <HAL_RCC_GetSysClockFreq+0x94>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f003 030c 	and.w	r3, r3, #12
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d002      	beq.n	80034e8 <HAL_RCC_GetSysClockFreq+0x30>
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d003      	beq.n	80034ee <HAL_RCC_GetSysClockFreq+0x36>
 80034e6:	e027      	b.n	8003538 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034e8:	4b19      	ldr	r3, [pc, #100]	@ (8003550 <HAL_RCC_GetSysClockFreq+0x98>)
 80034ea:	613b      	str	r3, [r7, #16]
      break;
 80034ec:	e027      	b.n	800353e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	0c9b      	lsrs	r3, r3, #18
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	4a17      	ldr	r2, [pc, #92]	@ (8003554 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034f8:	5cd3      	ldrb	r3, [r2, r3]
 80034fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d010      	beq.n	8003528 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003506:	4b11      	ldr	r3, [pc, #68]	@ (800354c <HAL_RCC_GetSysClockFreq+0x94>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	0c5b      	lsrs	r3, r3, #17
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	4a11      	ldr	r2, [pc, #68]	@ (8003558 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003512:	5cd3      	ldrb	r3, [r2, r3]
 8003514:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a0d      	ldr	r2, [pc, #52]	@ (8003550 <HAL_RCC_GetSysClockFreq+0x98>)
 800351a:	fb03 f202 	mul.w	r2, r3, r2
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	fbb2 f3f3 	udiv	r3, r2, r3
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e004      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a0c      	ldr	r2, [pc, #48]	@ (800355c <HAL_RCC_GetSysClockFreq+0xa4>)
 800352c:	fb02 f303 	mul.w	r3, r2, r3
 8003530:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	613b      	str	r3, [r7, #16]
      break;
 8003536:	e002      	b.n	800353e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003538:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <HAL_RCC_GetSysClockFreq+0x98>)
 800353a:	613b      	str	r3, [r7, #16]
      break;
 800353c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800353e:	693b      	ldr	r3, [r7, #16]
}
 8003540:	4618      	mov	r0, r3
 8003542:	371c      	adds	r7, #28
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	40021000 	.word	0x40021000
 8003550:	007a1200 	.word	0x007a1200
 8003554:	080048e4 	.word	0x080048e4
 8003558:	080048f4 	.word	0x080048f4
 800355c:	003d0900 	.word	0x003d0900

08003560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003564:	4b02      	ldr	r3, [pc, #8]	@ (8003570 <HAL_RCC_GetHCLKFreq+0x10>)
 8003566:	681b      	ldr	r3, [r3, #0]
}
 8003568:	4618      	mov	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr
 8003570:	20000004 	.word	0x20000004

08003574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003578:	f7ff fff2 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 800357c:	4602      	mov	r2, r0
 800357e:	4b05      	ldr	r3, [pc, #20]	@ (8003594 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	0a1b      	lsrs	r3, r3, #8
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	4903      	ldr	r1, [pc, #12]	@ (8003598 <HAL_RCC_GetPCLK1Freq+0x24>)
 800358a:	5ccb      	ldrb	r3, [r1, r3]
 800358c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003590:	4618      	mov	r0, r3
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40021000 	.word	0x40021000
 8003598:	080048dc 	.word	0x080048dc

0800359c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035a0:	f7ff ffde 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 80035a4:	4602      	mov	r2, r0
 80035a6:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	0adb      	lsrs	r3, r3, #11
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	4903      	ldr	r1, [pc, #12]	@ (80035c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035b2:	5ccb      	ldrb	r3, [r1, r3]
 80035b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40021000 	.word	0x40021000
 80035c0:	080048dc 	.word	0x080048dc

080035c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035cc:	4b0a      	ldr	r3, [pc, #40]	@ (80035f8 <RCC_Delay+0x34>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a0a      	ldr	r2, [pc, #40]	@ (80035fc <RCC_Delay+0x38>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	0a5b      	lsrs	r3, r3, #9
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	fb02 f303 	mul.w	r3, r2, r3
 80035de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035e0:	bf00      	nop
  }
  while (Delay --);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	1e5a      	subs	r2, r3, #1
 80035e6:	60fa      	str	r2, [r7, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f9      	bne.n	80035e0 <RCC_Delay+0x1c>
}
 80035ec:	bf00      	nop
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr
 80035f8:	20000004 	.word	0x20000004
 80035fc:	10624dd3 	.word	0x10624dd3

08003600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e041      	b.n	8003696 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d106      	bne.n	800362c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fe fea4 	bl	8002374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2202      	movs	r2, #2
 8003630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3304      	adds	r3, #4
 800363c:	4619      	mov	r1, r3
 800363e:	4610      	mov	r0, r2
 8003640:	f000 fcc4 	bl	8003fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d001      	beq.n	80036b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e03c      	b.n	8003732 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a1d      	ldr	r2, [pc, #116]	@ (800373c <HAL_TIM_Base_Start+0x9c>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d018      	beq.n	80036fc <HAL_TIM_Base_Start+0x5c>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003740 <HAL_TIM_Base_Start+0xa0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d013      	beq.n	80036fc <HAL_TIM_Base_Start+0x5c>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036dc:	d00e      	beq.n	80036fc <HAL_TIM_Base_Start+0x5c>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a18      	ldr	r2, [pc, #96]	@ (8003744 <HAL_TIM_Base_Start+0xa4>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d009      	beq.n	80036fc <HAL_TIM_Base_Start+0x5c>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a16      	ldr	r2, [pc, #88]	@ (8003748 <HAL_TIM_Base_Start+0xa8>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d004      	beq.n	80036fc <HAL_TIM_Base_Start+0x5c>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a15      	ldr	r2, [pc, #84]	@ (800374c <HAL_TIM_Base_Start+0xac>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d111      	bne.n	8003720 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b06      	cmp	r3, #6
 800370c:	d010      	beq.n	8003730 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 0201 	orr.w	r2, r2, #1
 800371c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371e:	e007      	b.n	8003730 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0201 	orr.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	bc80      	pop	{r7}
 800373a:	4770      	bx	lr
 800373c:	40012c00 	.word	0x40012c00
 8003740:	40013400 	.word	0x40013400
 8003744:	40000400 	.word	0x40000400
 8003748:	40000800 	.word	0x40000800
 800374c:	40000c00 	.word	0x40000c00

08003750 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b01      	cmp	r3, #1
 8003762:	d001      	beq.n	8003768 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e044      	b.n	80037f2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0201 	orr.w	r2, r2, #1
 800377e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a1d      	ldr	r2, [pc, #116]	@ (80037fc <HAL_TIM_Base_Start_IT+0xac>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d018      	beq.n	80037bc <HAL_TIM_Base_Start_IT+0x6c>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a1c      	ldr	r2, [pc, #112]	@ (8003800 <HAL_TIM_Base_Start_IT+0xb0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d013      	beq.n	80037bc <HAL_TIM_Base_Start_IT+0x6c>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800379c:	d00e      	beq.n	80037bc <HAL_TIM_Base_Start_IT+0x6c>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a18      	ldr	r2, [pc, #96]	@ (8003804 <HAL_TIM_Base_Start_IT+0xb4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d009      	beq.n	80037bc <HAL_TIM_Base_Start_IT+0x6c>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a16      	ldr	r2, [pc, #88]	@ (8003808 <HAL_TIM_Base_Start_IT+0xb8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d004      	beq.n	80037bc <HAL_TIM_Base_Start_IT+0x6c>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a15      	ldr	r2, [pc, #84]	@ (800380c <HAL_TIM_Base_Start_IT+0xbc>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d111      	bne.n	80037e0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2b06      	cmp	r3, #6
 80037cc:	d010      	beq.n	80037f0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f042 0201 	orr.w	r2, r2, #1
 80037dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037de:	e007      	b.n	80037f0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0201 	orr.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3714      	adds	r7, #20
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bc80      	pop	{r7}
 80037fa:	4770      	bx	lr
 80037fc:	40012c00 	.word	0x40012c00
 8003800:	40013400 	.word	0x40013400
 8003804:	40000400 	.word	0x40000400
 8003808:	40000800 	.word	0x40000800
 800380c:	40000c00 	.word	0x40000c00

08003810 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0201 	bic.w	r2, r2, #1
 8003826:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6a1a      	ldr	r2, [r3, #32]
 800382e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003832:	4013      	ands	r3, r2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10f      	bne.n	8003858 <HAL_TIM_Base_Stop_IT+0x48>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6a1a      	ldr	r2, [r3, #32]
 800383e:	f240 4344 	movw	r3, #1092	@ 0x444
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d107      	bne.n	8003858 <HAL_TIM_Base_Stop_IT+0x48>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0201 	bic.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e041      	b.n	8003902 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d106      	bne.n	8003898 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f839 	bl	800390a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3304      	adds	r3, #4
 80038a8:	4619      	mov	r1, r3
 80038aa:	4610      	mov	r0, r2
 80038ac:	f000 fb8e 	bl	8003fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3708      	adds	r7, #8
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr

0800391c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d109      	bne.n	8003940 <HAL_TIM_PWM_Start+0x24>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b01      	cmp	r3, #1
 8003936:	bf14      	ite	ne
 8003938:	2301      	movne	r3, #1
 800393a:	2300      	moveq	r3, #0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	e022      	b.n	8003986 <HAL_TIM_PWM_Start+0x6a>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	2b04      	cmp	r3, #4
 8003944:	d109      	bne.n	800395a <HAL_TIM_PWM_Start+0x3e>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b01      	cmp	r3, #1
 8003950:	bf14      	ite	ne
 8003952:	2301      	movne	r3, #1
 8003954:	2300      	moveq	r3, #0
 8003956:	b2db      	uxtb	r3, r3
 8003958:	e015      	b.n	8003986 <HAL_TIM_PWM_Start+0x6a>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b08      	cmp	r3, #8
 800395e:	d109      	bne.n	8003974 <HAL_TIM_PWM_Start+0x58>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	bf14      	ite	ne
 800396c:	2301      	movne	r3, #1
 800396e:	2300      	moveq	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e008      	b.n	8003986 <HAL_TIM_PWM_Start+0x6a>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b01      	cmp	r3, #1
 800397e:	bf14      	ite	ne
 8003980:	2301      	movne	r3, #1
 8003982:	2300      	moveq	r3, #0
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e072      	b.n	8003a74 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d104      	bne.n	800399e <HAL_TIM_PWM_Start+0x82>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800399c:	e013      	b.n	80039c6 <HAL_TIM_PWM_Start+0xaa>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b04      	cmp	r3, #4
 80039a2:	d104      	bne.n	80039ae <HAL_TIM_PWM_Start+0x92>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039ac:	e00b      	b.n	80039c6 <HAL_TIM_PWM_Start+0xaa>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d104      	bne.n	80039be <HAL_TIM_PWM_Start+0xa2>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039bc:	e003      	b.n	80039c6 <HAL_TIM_PWM_Start+0xaa>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2202      	movs	r2, #2
 80039c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2201      	movs	r2, #1
 80039cc:	6839      	ldr	r1, [r7, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 fdc4 	bl	800455c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a28      	ldr	r2, [pc, #160]	@ (8003a7c <HAL_TIM_PWM_Start+0x160>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d004      	beq.n	80039e8 <HAL_TIM_PWM_Start+0xcc>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a27      	ldr	r2, [pc, #156]	@ (8003a80 <HAL_TIM_PWM_Start+0x164>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d101      	bne.n	80039ec <HAL_TIM_PWM_Start+0xd0>
 80039e8:	2301      	movs	r3, #1
 80039ea:	e000      	b.n	80039ee <HAL_TIM_PWM_Start+0xd2>
 80039ec:	2300      	movs	r3, #0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d007      	beq.n	8003a02 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a1d      	ldr	r2, [pc, #116]	@ (8003a7c <HAL_TIM_PWM_Start+0x160>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d018      	beq.n	8003a3e <HAL_TIM_PWM_Start+0x122>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a1b      	ldr	r2, [pc, #108]	@ (8003a80 <HAL_TIM_PWM_Start+0x164>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d013      	beq.n	8003a3e <HAL_TIM_PWM_Start+0x122>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a1e:	d00e      	beq.n	8003a3e <HAL_TIM_PWM_Start+0x122>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a17      	ldr	r2, [pc, #92]	@ (8003a84 <HAL_TIM_PWM_Start+0x168>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d009      	beq.n	8003a3e <HAL_TIM_PWM_Start+0x122>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a16      	ldr	r2, [pc, #88]	@ (8003a88 <HAL_TIM_PWM_Start+0x16c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d004      	beq.n	8003a3e <HAL_TIM_PWM_Start+0x122>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a14      	ldr	r2, [pc, #80]	@ (8003a8c <HAL_TIM_PWM_Start+0x170>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d111      	bne.n	8003a62 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2b06      	cmp	r3, #6
 8003a4e:	d010      	beq.n	8003a72 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f042 0201 	orr.w	r2, r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a60:	e007      	b.n	8003a72 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f042 0201 	orr.w	r2, r2, #1
 8003a70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40012c00 	.word	0x40012c00
 8003a80:	40013400 	.word	0x40013400
 8003a84:	40000400 	.word	0x40000400
 8003a88:	40000800 	.word	0x40000800
 8003a8c:	40000c00 	.word	0x40000c00

08003a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d020      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d01b      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f06f 0202 	mvn.w	r2, #2
 8003ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fa5a 	bl	8003f94 <HAL_TIM_IC_CaptureCallback>
 8003ae0:	e005      	b.n	8003aee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fa4d 	bl	8003f82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 fa5c 	bl	8003fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d020      	beq.n	8003b40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01b      	beq.n	8003b40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0204 	mvn.w	r2, #4
 8003b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2202      	movs	r2, #2
 8003b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 fa34 	bl	8003f94 <HAL_TIM_IC_CaptureCallback>
 8003b2c:	e005      	b.n	8003b3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 fa27 	bl	8003f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fa36 	bl	8003fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d020      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d01b      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f06f 0208 	mvn.w	r2, #8
 8003b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2204      	movs	r2, #4
 8003b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fa0e 	bl	8003f94 <HAL_TIM_IC_CaptureCallback>
 8003b78:	e005      	b.n	8003b86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 fa01 	bl	8003f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fa10 	bl	8003fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d020      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f003 0310 	and.w	r3, r3, #16
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01b      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f06f 0210 	mvn.w	r2, #16
 8003ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2208      	movs	r2, #8
 8003bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f9e8 	bl	8003f94 <HAL_TIM_IC_CaptureCallback>
 8003bc4:	e005      	b.n	8003bd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f9db 	bl	8003f82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f9ea 	bl	8003fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00c      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0201 	mvn.w	r2, #1
 8003bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7fc ff0e 	bl	8000a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00c      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d007      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 fd37 	bl	800468e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00c      	beq.n	8003c44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d007      	beq.n	8003c44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f9ba 	bl	8003fb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f003 0320 	and.w	r3, r3, #32
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00c      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f003 0320 	and.w	r3, r3, #32
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d007      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0220 	mvn.w	r2, #32
 8003c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fd0a 	bl	800467c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c68:	bf00      	nop
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e0ae      	b.n	8003dec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b0c      	cmp	r3, #12
 8003c9a:	f200 809f 	bhi.w	8003ddc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca4:	08003cd9 	.word	0x08003cd9
 8003ca8:	08003ddd 	.word	0x08003ddd
 8003cac:	08003ddd 	.word	0x08003ddd
 8003cb0:	08003ddd 	.word	0x08003ddd
 8003cb4:	08003d19 	.word	0x08003d19
 8003cb8:	08003ddd 	.word	0x08003ddd
 8003cbc:	08003ddd 	.word	0x08003ddd
 8003cc0:	08003ddd 	.word	0x08003ddd
 8003cc4:	08003d5b 	.word	0x08003d5b
 8003cc8:	08003ddd 	.word	0x08003ddd
 8003ccc:	08003ddd 	.word	0x08003ddd
 8003cd0:	08003ddd 	.word	0x08003ddd
 8003cd4:	08003d9b 	.word	0x08003d9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68b9      	ldr	r1, [r7, #8]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 f9fa 	bl	80040d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	699a      	ldr	r2, [r3, #24]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0208 	orr.w	r2, r2, #8
 8003cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0204 	bic.w	r2, r2, #4
 8003d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6999      	ldr	r1, [r3, #24]
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	619a      	str	r2, [r3, #24]
      break;
 8003d16:	e064      	b.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68b9      	ldr	r1, [r7, #8]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 fa4a 	bl	80041b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	699a      	ldr	r2, [r3, #24]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	699a      	ldr	r2, [r3, #24]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6999      	ldr	r1, [r3, #24]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	021a      	lsls	r2, r3, #8
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	619a      	str	r2, [r3, #24]
      break;
 8003d58:	e043      	b.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68b9      	ldr	r1, [r7, #8]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 fa9d 	bl	80042a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	69da      	ldr	r2, [r3, #28]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f042 0208 	orr.w	r2, r2, #8
 8003d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	69da      	ldr	r2, [r3, #28]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 0204 	bic.w	r2, r2, #4
 8003d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	69d9      	ldr	r1, [r3, #28]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	61da      	str	r2, [r3, #28]
      break;
 8003d98:	e023      	b.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68b9      	ldr	r1, [r7, #8]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 faf1 	bl	8004388 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	69da      	ldr	r2, [r3, #28]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003db4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	69da      	ldr	r2, [r3, #28]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	69d9      	ldr	r1, [r3, #28]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	021a      	lsls	r2, r3, #8
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	61da      	str	r2, [r3, #28]
      break;
 8003dda:	e002      	b.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	75fb      	strb	r3, [r7, #23]
      break;
 8003de0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_TIM_ConfigClockSource+0x1c>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e0b4      	b.n	8003f7a <HAL_TIM_ConfigClockSource+0x186>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e48:	d03e      	beq.n	8003ec8 <HAL_TIM_ConfigClockSource+0xd4>
 8003e4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e4e:	f200 8087 	bhi.w	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e56:	f000 8086 	beq.w	8003f66 <HAL_TIM_ConfigClockSource+0x172>
 8003e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e5e:	d87f      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e60:	2b70      	cmp	r3, #112	@ 0x70
 8003e62:	d01a      	beq.n	8003e9a <HAL_TIM_ConfigClockSource+0xa6>
 8003e64:	2b70      	cmp	r3, #112	@ 0x70
 8003e66:	d87b      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e68:	2b60      	cmp	r3, #96	@ 0x60
 8003e6a:	d050      	beq.n	8003f0e <HAL_TIM_ConfigClockSource+0x11a>
 8003e6c:	2b60      	cmp	r3, #96	@ 0x60
 8003e6e:	d877      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e70:	2b50      	cmp	r3, #80	@ 0x50
 8003e72:	d03c      	beq.n	8003eee <HAL_TIM_ConfigClockSource+0xfa>
 8003e74:	2b50      	cmp	r3, #80	@ 0x50
 8003e76:	d873      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e78:	2b40      	cmp	r3, #64	@ 0x40
 8003e7a:	d058      	beq.n	8003f2e <HAL_TIM_ConfigClockSource+0x13a>
 8003e7c:	2b40      	cmp	r3, #64	@ 0x40
 8003e7e:	d86f      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e80:	2b30      	cmp	r3, #48	@ 0x30
 8003e82:	d064      	beq.n	8003f4e <HAL_TIM_ConfigClockSource+0x15a>
 8003e84:	2b30      	cmp	r3, #48	@ 0x30
 8003e86:	d86b      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e88:	2b20      	cmp	r3, #32
 8003e8a:	d060      	beq.n	8003f4e <HAL_TIM_ConfigClockSource+0x15a>
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d867      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d05c      	beq.n	8003f4e <HAL_TIM_ConfigClockSource+0x15a>
 8003e94:	2b10      	cmp	r3, #16
 8003e96:	d05a      	beq.n	8003f4e <HAL_TIM_ConfigClockSource+0x15a>
 8003e98:	e062      	b.n	8003f60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003eaa:	f000 fb38 	bl	800451e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ebc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	609a      	str	r2, [r3, #8]
      break;
 8003ec6:	e04f      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ed8:	f000 fb21 	bl	800451e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689a      	ldr	r2, [r3, #8]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eea:	609a      	str	r2, [r3, #8]
      break;
 8003eec:	e03c      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003efa:	461a      	mov	r2, r3
 8003efc:	f000 fa98 	bl	8004430 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2150      	movs	r1, #80	@ 0x50
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 faef 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f0c:	e02c      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f000 fab6 	bl	800448c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2160      	movs	r1, #96	@ 0x60
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 fadf 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f2c:	e01c      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	f000 fa78 	bl	8004430 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2140      	movs	r1, #64	@ 0x40
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 facf 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f4c:	e00c      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4619      	mov	r1, r3
 8003f58:	4610      	mov	r0, r2
 8003f5a:	f000 fac6 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f5e:	e003      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	73fb      	strb	r3, [r7, #15]
      break;
 8003f64:	e000      	b.n	8003f68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f8a:	bf00      	nop
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr

08003f94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bc80      	pop	{r7}
 8003fa4:	4770      	bx	lr

08003fa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	b083      	sub	sp, #12
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fae:	bf00      	nop
 8003fb0:	370c      	adds	r7, #12
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bc80      	pop	{r7}
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr
	...

08003fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a39      	ldr	r2, [pc, #228]	@ (80040c4 <TIM_Base_SetConfig+0xf8>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d013      	beq.n	800400c <TIM_Base_SetConfig+0x40>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a38      	ldr	r2, [pc, #224]	@ (80040c8 <TIM_Base_SetConfig+0xfc>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d00f      	beq.n	800400c <TIM_Base_SetConfig+0x40>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff2:	d00b      	beq.n	800400c <TIM_Base_SetConfig+0x40>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a35      	ldr	r2, [pc, #212]	@ (80040cc <TIM_Base_SetConfig+0x100>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d007      	beq.n	800400c <TIM_Base_SetConfig+0x40>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a34      	ldr	r2, [pc, #208]	@ (80040d0 <TIM_Base_SetConfig+0x104>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d003      	beq.n	800400c <TIM_Base_SetConfig+0x40>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a33      	ldr	r2, [pc, #204]	@ (80040d4 <TIM_Base_SetConfig+0x108>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d108      	bne.n	800401e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004012:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a28      	ldr	r2, [pc, #160]	@ (80040c4 <TIM_Base_SetConfig+0xf8>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d013      	beq.n	800404e <TIM_Base_SetConfig+0x82>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a27      	ldr	r2, [pc, #156]	@ (80040c8 <TIM_Base_SetConfig+0xfc>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d00f      	beq.n	800404e <TIM_Base_SetConfig+0x82>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004034:	d00b      	beq.n	800404e <TIM_Base_SetConfig+0x82>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a24      	ldr	r2, [pc, #144]	@ (80040cc <TIM_Base_SetConfig+0x100>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d007      	beq.n	800404e <TIM_Base_SetConfig+0x82>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a23      	ldr	r2, [pc, #140]	@ (80040d0 <TIM_Base_SetConfig+0x104>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d003      	beq.n	800404e <TIM_Base_SetConfig+0x82>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a22      	ldr	r2, [pc, #136]	@ (80040d4 <TIM_Base_SetConfig+0x108>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d108      	bne.n	8004060 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004054:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	4313      	orrs	r3, r2
 800405e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	4313      	orrs	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a0f      	ldr	r2, [pc, #60]	@ (80040c4 <TIM_Base_SetConfig+0xf8>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d003      	beq.n	8004094 <TIM_Base_SetConfig+0xc8>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a0e      	ldr	r2, [pc, #56]	@ (80040c8 <TIM_Base_SetConfig+0xfc>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d103      	bne.n	800409c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	f023 0201 	bic.w	r2, r3, #1
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	611a      	str	r2, [r3, #16]
  }
}
 80040ba:	bf00      	nop
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	bc80      	pop	{r7}
 80040c2:	4770      	bx	lr
 80040c4:	40012c00 	.word	0x40012c00
 80040c8:	40013400 	.word	0x40013400
 80040cc:	40000400 	.word	0x40000400
 80040d0:	40000800 	.word	0x40000800
 80040d4:	40000c00 	.word	0x40000c00

080040d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040d8:	b480      	push	{r7}
 80040da:	b087      	sub	sp, #28
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	f023 0201 	bic.w	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f023 0303 	bic.w	r3, r3, #3
 800410e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	4313      	orrs	r3, r2
 8004118:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f023 0302 	bic.w	r3, r3, #2
 8004120:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	4313      	orrs	r3, r2
 800412a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a20      	ldr	r2, [pc, #128]	@ (80041b0 <TIM_OC1_SetConfig+0xd8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d003      	beq.n	800413c <TIM_OC1_SetConfig+0x64>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a1f      	ldr	r2, [pc, #124]	@ (80041b4 <TIM_OC1_SetConfig+0xdc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d10c      	bne.n	8004156 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f023 0308 	bic.w	r3, r3, #8
 8004142:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	4313      	orrs	r3, r2
 800414c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f023 0304 	bic.w	r3, r3, #4
 8004154:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a15      	ldr	r2, [pc, #84]	@ (80041b0 <TIM_OC1_SetConfig+0xd8>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d003      	beq.n	8004166 <TIM_OC1_SetConfig+0x8e>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a14      	ldr	r2, [pc, #80]	@ (80041b4 <TIM_OC1_SetConfig+0xdc>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d111      	bne.n	800418a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800416c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004174:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4313      	orrs	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	621a      	str	r2, [r3, #32]
}
 80041a4:	bf00      	nop
 80041a6:	371c      	adds	r7, #28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bc80      	pop	{r7}
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40012c00 	.word	0x40012c00
 80041b4:	40013400 	.word	0x40013400

080041b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	f023 0210 	bic.w	r2, r3, #16
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	021b      	lsls	r3, r3, #8
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	f023 0320 	bic.w	r3, r3, #32
 8004202:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	011b      	lsls	r3, r3, #4
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4313      	orrs	r3, r2
 800420e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a21      	ldr	r2, [pc, #132]	@ (8004298 <TIM_OC2_SetConfig+0xe0>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d003      	beq.n	8004220 <TIM_OC2_SetConfig+0x68>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a20      	ldr	r2, [pc, #128]	@ (800429c <TIM_OC2_SetConfig+0xe4>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d10d      	bne.n	800423c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004226:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	4313      	orrs	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800423a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a16      	ldr	r2, [pc, #88]	@ (8004298 <TIM_OC2_SetConfig+0xe0>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d003      	beq.n	800424c <TIM_OC2_SetConfig+0x94>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a15      	ldr	r2, [pc, #84]	@ (800429c <TIM_OC2_SetConfig+0xe4>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d113      	bne.n	8004274 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004252:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800425a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	4313      	orrs	r3, r2
 8004272:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	621a      	str	r2, [r3, #32]
}
 800428e:	bf00      	nop
 8004290:	371c      	adds	r7, #28
 8004292:	46bd      	mov	sp, r7
 8004294:	bc80      	pop	{r7}
 8004296:	4770      	bx	lr
 8004298:	40012c00 	.word	0x40012c00
 800429c:	40013400 	.word	0x40013400

080042a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4313      	orrs	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	021b      	lsls	r3, r3, #8
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a21      	ldr	r2, [pc, #132]	@ (8004380 <TIM_OC3_SetConfig+0xe0>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d003      	beq.n	8004306 <TIM_OC3_SetConfig+0x66>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a20      	ldr	r2, [pc, #128]	@ (8004384 <TIM_OC3_SetConfig+0xe4>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d10d      	bne.n	8004322 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800430c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	021b      	lsls	r3, r3, #8
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	4313      	orrs	r3, r2
 8004318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a16      	ldr	r2, [pc, #88]	@ (8004380 <TIM_OC3_SetConfig+0xe0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_OC3_SetConfig+0x92>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a15      	ldr	r2, [pc, #84]	@ (8004384 <TIM_OC3_SetConfig+0xe4>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d113      	bne.n	800435a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004338:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004340:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	621a      	str	r2, [r3, #32]
}
 8004374:	bf00      	nop
 8004376:	371c      	adds	r7, #28
 8004378:	46bd      	mov	sp, r7
 800437a:	bc80      	pop	{r7}
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	40012c00 	.word	0x40012c00
 8004384:	40013400 	.word	0x40013400

08004388 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	021b      	lsls	r3, r3, #8
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	031b      	lsls	r3, r3, #12
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a11      	ldr	r2, [pc, #68]	@ (8004428 <TIM_OC4_SetConfig+0xa0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d003      	beq.n	80043f0 <TIM_OC4_SetConfig+0x68>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a10      	ldr	r2, [pc, #64]	@ (800442c <TIM_OC4_SetConfig+0xa4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d109      	bne.n	8004404 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4313      	orrs	r3, r2
 8004402:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	621a      	str	r2, [r3, #32]
}
 800441e:	bf00      	nop
 8004420:	371c      	adds	r7, #28
 8004422:	46bd      	mov	sp, r7
 8004424:	bc80      	pop	{r7}
 8004426:	4770      	bx	lr
 8004428:	40012c00 	.word	0x40012c00
 800442c:	40013400 	.word	0x40013400

08004430 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004430:	b480      	push	{r7}
 8004432:	b087      	sub	sp, #28
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	f023 0201 	bic.w	r2, r3, #1
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800445a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f023 030a 	bic.w	r3, r3, #10
 800446c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	621a      	str	r2, [r3, #32]
}
 8004482:	bf00      	nop
 8004484:	371c      	adds	r7, #28
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr

0800448c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	f023 0210 	bic.w	r2, r3, #16
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	031b      	lsls	r3, r3, #12
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80044c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	011b      	lsls	r3, r3, #4
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	621a      	str	r2, [r3, #32]
}
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr

080044ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b085      	sub	sp, #20
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
 80044f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4313      	orrs	r3, r2
 8004508:	f043 0307 	orr.w	r3, r3, #7
 800450c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	609a      	str	r2, [r3, #8]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr

0800451e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800451e:	b480      	push	{r7}
 8004520:	b087      	sub	sp, #28
 8004522:	af00      	add	r7, sp, #0
 8004524:	60f8      	str	r0, [r7, #12]
 8004526:	60b9      	str	r1, [r7, #8]
 8004528:	607a      	str	r2, [r7, #4]
 800452a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004538:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	021a      	lsls	r2, r3, #8
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	431a      	orrs	r2, r3
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	4313      	orrs	r3, r2
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	4313      	orrs	r3, r2
 800454a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	609a      	str	r2, [r3, #8]
}
 8004552:	bf00      	nop
 8004554:	371c      	adds	r7, #28
 8004556:	46bd      	mov	sp, r7
 8004558:	bc80      	pop	{r7}
 800455a:	4770      	bx	lr

0800455c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800455c:	b480      	push	{r7}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f003 031f 	and.w	r3, r3, #31
 800456e:	2201      	movs	r2, #1
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a1a      	ldr	r2, [r3, #32]
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	43db      	mvns	r3, r3
 800457e:	401a      	ands	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6a1a      	ldr	r2, [r3, #32]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 031f 	and.w	r3, r3, #31
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	fa01 f303 	lsl.w	r3, r1, r3
 8004594:	431a      	orrs	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	621a      	str	r2, [r3, #32]
}
 800459a:	bf00      	nop
 800459c:	371c      	adds	r7, #28
 800459e:	46bd      	mov	sp, r7
 80045a0:	bc80      	pop	{r7}
 80045a2:	4770      	bx	lr

080045a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d101      	bne.n	80045bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e050      	b.n	800465e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d018      	beq.n	8004632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a19      	ldr	r2, [pc, #100]	@ (800466c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d013      	beq.n	8004632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004612:	d00e      	beq.n	8004632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a15      	ldr	r2, [pc, #84]	@ (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d009      	beq.n	8004632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a14      	ldr	r2, [pc, #80]	@ (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d004      	beq.n	8004632 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a12      	ldr	r2, [pc, #72]	@ (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d10c      	bne.n	800464c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004638:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4313      	orrs	r3, r2
 8004642:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr
 8004668:	40012c00 	.word	0x40012c00
 800466c:	40013400 	.word	0x40013400
 8004670:	40000400 	.word	0x40000400
 8004674:	40000800 	.word	0x40000800
 8004678:	40000c00 	.word	0x40000c00

0800467c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	bc80      	pop	{r7}
 800468c:	4770      	bx	lr

0800468e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr

080046a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e042      	b.n	8004738 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fd ff1e 	bl	8002508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2224      	movs	r2, #36	@ 0x24
 80046d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68da      	ldr	r2, [r3, #12]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f82b 	bl	8004740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	691a      	ldr	r2, [r3, #16]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68da      	ldr	r2, [r3, #12]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	4313      	orrs	r3, r2
 800476e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800477a:	f023 030c 	bic.w	r3, r3, #12
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6812      	ldr	r2, [r2, #0]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	430b      	orrs	r3, r1
 8004786:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699a      	ldr	r2, [r3, #24]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004854 <UART_SetConfig+0x114>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d103      	bne.n	80047b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80047a8:	f7fe fef8 	bl	800359c <HAL_RCC_GetPCLK2Freq>
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	e002      	b.n	80047b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80047b0:	f7fe fee0 	bl	8003574 <HAL_RCC_GetPCLK1Freq>
 80047b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4613      	mov	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	009a      	lsls	r2, r3, #2
 80047c0:	441a      	add	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047cc:	4a22      	ldr	r2, [pc, #136]	@ (8004858 <UART_SetConfig+0x118>)
 80047ce:	fba2 2303 	umull	r2, r3, r2, r3
 80047d2:	095b      	lsrs	r3, r3, #5
 80047d4:	0119      	lsls	r1, r3, #4
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	4613      	mov	r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4413      	add	r3, r2
 80047de:	009a      	lsls	r2, r3, #2
 80047e0:	441a      	add	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80047ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004858 <UART_SetConfig+0x118>)
 80047ee:	fba3 0302 	umull	r0, r3, r3, r2
 80047f2:	095b      	lsrs	r3, r3, #5
 80047f4:	2064      	movs	r0, #100	@ 0x64
 80047f6:	fb00 f303 	mul.w	r3, r0, r3
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	3332      	adds	r3, #50	@ 0x32
 8004800:	4a15      	ldr	r2, [pc, #84]	@ (8004858 <UART_SetConfig+0x118>)
 8004802:	fba2 2303 	umull	r2, r3, r2, r3
 8004806:	095b      	lsrs	r3, r3, #5
 8004808:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800480c:	4419      	add	r1, r3
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	4613      	mov	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	009a      	lsls	r2, r3, #2
 8004818:	441a      	add	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	fbb2 f2f3 	udiv	r2, r2, r3
 8004824:	4b0c      	ldr	r3, [pc, #48]	@ (8004858 <UART_SetConfig+0x118>)
 8004826:	fba3 0302 	umull	r0, r3, r3, r2
 800482a:	095b      	lsrs	r3, r3, #5
 800482c:	2064      	movs	r0, #100	@ 0x64
 800482e:	fb00 f303 	mul.w	r3, r0, r3
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	011b      	lsls	r3, r3, #4
 8004836:	3332      	adds	r3, #50	@ 0x32
 8004838:	4a07      	ldr	r2, [pc, #28]	@ (8004858 <UART_SetConfig+0x118>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	f003 020f 	and.w	r2, r3, #15
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	440a      	add	r2, r1
 800484a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800484c:	bf00      	nop
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40013800 	.word	0x40013800
 8004858:	51eb851f 	.word	0x51eb851f

0800485c <memset>:
 800485c:	4603      	mov	r3, r0
 800485e:	4402      	add	r2, r0
 8004860:	4293      	cmp	r3, r2
 8004862:	d100      	bne.n	8004866 <memset+0xa>
 8004864:	4770      	bx	lr
 8004866:	f803 1b01 	strb.w	r1, [r3], #1
 800486a:	e7f9      	b.n	8004860 <memset+0x4>

0800486c <__libc_init_array>:
 800486c:	b570      	push	{r4, r5, r6, lr}
 800486e:	2600      	movs	r6, #0
 8004870:	4d0c      	ldr	r5, [pc, #48]	@ (80048a4 <__libc_init_array+0x38>)
 8004872:	4c0d      	ldr	r4, [pc, #52]	@ (80048a8 <__libc_init_array+0x3c>)
 8004874:	1b64      	subs	r4, r4, r5
 8004876:	10a4      	asrs	r4, r4, #2
 8004878:	42a6      	cmp	r6, r4
 800487a:	d109      	bne.n	8004890 <__libc_init_array+0x24>
 800487c:	f000 f81a 	bl	80048b4 <_init>
 8004880:	2600      	movs	r6, #0
 8004882:	4d0a      	ldr	r5, [pc, #40]	@ (80048ac <__libc_init_array+0x40>)
 8004884:	4c0a      	ldr	r4, [pc, #40]	@ (80048b0 <__libc_init_array+0x44>)
 8004886:	1b64      	subs	r4, r4, r5
 8004888:	10a4      	asrs	r4, r4, #2
 800488a:	42a6      	cmp	r6, r4
 800488c:	d105      	bne.n	800489a <__libc_init_array+0x2e>
 800488e:	bd70      	pop	{r4, r5, r6, pc}
 8004890:	f855 3b04 	ldr.w	r3, [r5], #4
 8004894:	4798      	blx	r3
 8004896:	3601      	adds	r6, #1
 8004898:	e7ee      	b.n	8004878 <__libc_init_array+0xc>
 800489a:	f855 3b04 	ldr.w	r3, [r5], #4
 800489e:	4798      	blx	r3
 80048a0:	3601      	adds	r6, #1
 80048a2:	e7f2      	b.n	800488a <__libc_init_array+0x1e>
 80048a4:	080048f8 	.word	0x080048f8
 80048a8:	080048f8 	.word	0x080048f8
 80048ac:	080048f8 	.word	0x080048f8
 80048b0:	080048fc 	.word	0x080048fc

080048b4 <_init>:
 80048b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b6:	bf00      	nop
 80048b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ba:	bc08      	pop	{r3}
 80048bc:	469e      	mov	lr, r3
 80048be:	4770      	bx	lr

080048c0 <_fini>:
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	bf00      	nop
 80048c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c6:	bc08      	pop	{r3}
 80048c8:	469e      	mov	lr, r3
 80048ca:	4770      	bx	lr
