# Verilog example codes
The example codes in this repository were verified in iverilog verision 10.3 and the outputs confirmed in gtkwave
These examples are inaccordance with the examples shown in NPTEL lecture on ["Hardware modeling using verilog" by Prof. Indranil Sengupta, IIT Kharagpur](https://nptel.ac.in/courses/106/105/106105165/).
