sep=\t
Module Resource Usage Distribution Estimates
Generated at: Aug 30, 2024 11:13:16

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        ADDs	        LUTs	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	    5585(0)	     124(0)	    7068(0)	  4232(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	 5499(3616)	    124(49)	 7035(1693)	  4232(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	     57(57)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[5].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[6].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
  +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[8].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[9].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000000000,PIPE=1)	 1027(1027)	       0(0)	 1370(1370)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b01010,PIPE=1)          	       1(1)	       0(0)	       2(2)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01000010000,DATA_DEPTH=32768)	   747(102)	      75(0)	  3818(314)	  4232(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01000010001,ADDR_WIDTH=15)	   645(615)	     75(75)	   3504(98)	  4232(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)	     15(15)	       0(0)	     22(22)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)	     15(15)	       0(0)	     15(15)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010001,ADDR_WIDTH=15,RAM_INIT_FILE="")	       0(0)	       0(0)	 3369(3369)	4232(4232)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	     33(33)	     0(0)	     0(0)	
