---
title: 5.4 Post-Layout Verification Phase
layout: default
parent: "Inverter Design Flow"
has_toc: false
has_children: false
---
# 5.4 Post-Layout Verification Phase
{: .no_toc }

<details open markdown="block">
  <summary>
    Table of contents
  </summary>
  {: .text-delta }
- TOC
{:toc}
</details>

### Step 3 - Inverter Verification & Parasitic Extraction in Magic VLSI for IHP SG13G2 130nm PDK

<p align="center">
  <a href="https://www.youtube.com/watch?v=Z9TWs1sGmTk" target="_blank">
    <img src="https://img.youtube.com/vi/Z9TWs1sGmTk/0.jpg" alt="Inside the cleanroom How Microchips are made - IHP" width="620"/>
  </a>
</p>

### Step 4 - Inverter Post Layout Simulation in Xschem for IHP SG13G2 130nm PDK

<p align="center">
  <a href="https://www.youtube.com/watch?v=U21oAbeKTNo" target="_blank">
    <img src="https://img.youtube.com/vi/U21oAbeKTNo/0.jpg" alt="Inside the cleanroom How Microchips are made - IHP" width="620"/>
  </a>
</p>