<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="top_CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
<<<<<<< HEAD
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fixedpoint_divider_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fixedpoint_divider_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fixedpoint_divider_module.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fixedpoint_multiplier_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fixedpoint_multiplier_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fixedpoint_multiplier_module.xst"/>
=======
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
<<<<<<< HEAD
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fixedpoint_divider_module_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fixedpoint_divider_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_fixedpoint_divider_module_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fixedpoint_divider_module_stx_beh.prj"/>
=======
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_unsigned_fixedpoint_divider_module_beh.prj"/>
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_unsigned_fixedpoint_divider_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_unsigned_fixedpoint_divider_module_stx_beh.prj"/>
<<<<<<< HEAD
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unsigned_fixedpoint_divider_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="unsigned_fixedpoint_divider_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="unsigned_fixedpoint_divider_module.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="unsigned_fixedpoint_divider_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unsigned_fixedpoint_divider_module_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1459899424" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1459899424">
=======
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="unsigned_fixedpoint_divider_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unsigned_fixedpoint_divider_module_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1459948011" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1459948011">
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1459942086" xil_pn:in_ck="-5671658138276844667" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1459942086">
=======
    <transform xil_pn:end_ts="1459951826" xil_pn:in_ck="-2459312209809060634" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1459951826">
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
=======
    <transform xil_pn:end_ts="1459953402" xil_pn:in_ck="-2459312209809060634" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1459953402">
>>>>>>> 044dbb23f7147da40c823851bc3cd54132651774
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="tb_carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="tb_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb_fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="tb_four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="tb_sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="tb_sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="tb_unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="unsigned_fixedpoint_divider_module.vhd"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1459941592" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4633226700346102512" xil_pn:start_ts="1459941592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459941592" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3333466080590753042" xil_pn:start_ts="1459941592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459941191" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8711198959238870770" xil_pn:start_ts="1459941191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459942086" xil_pn:in_ck="-5671658138276844667" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1459942086">
=======
    <transform xil_pn:end_ts="1459951191" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5285726161805265556" xil_pn:start_ts="1459951191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459951191" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8841429592586697398" xil_pn:start_ts="1459951191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459948011" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6638006827122701838" xil_pn:start_ts="1459948011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1459951765" xil_pn:in_ck="-2459312209809060634" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1459951765">
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
=======
    <transform xil_pn:end_ts="1459953251" xil_pn:in_ck="-2459312209809060634" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1459953251">
>>>>>>> 044dbb23f7147da40c823851bc3cd54132651774
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="tb_carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="tb_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb_fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="tb_four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="tb_sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="tb_sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="tb_unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="unsigned_fixedpoint_divider_module.vhd"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1459942090" xil_pn:in_ck="-5671658138276844667" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1941013285952554256" xil_pn:start_ts="1459942086">
=======
    <transform xil_pn:end_ts="1459951768" xil_pn:in_ck="-2459312209809060634" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7424109096872908040" xil_pn:start_ts="1459951765">
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
=======
    <transform xil_pn:end_ts="1459953253" xil_pn:in_ck="-2459312209809060634" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7424109096872908040" xil_pn:start_ts="1459953251">
>>>>>>> 044dbb23f7147da40c823851bc3cd54132651774
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fixedpoint_divider_module_beh.prj"/>
      <outfile xil_pn:name="tb_fixedpoint_divider_module_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1459942090" xil_pn:in_ck="-873769035118656642" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5908217342086379043" xil_pn:start_ts="1459942090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
=======
    <transform xil_pn:end_ts="1459951768" xil_pn:in_ck="3840344538867048469" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5137057973789879605" xil_pn:start_ts="1459951768">
=======
    <transform xil_pn:end_ts="1459953253" xil_pn:in_ck="3840344538867048469" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5137057973789879605" xil_pn:start_ts="1459953253">
>>>>>>> 044dbb23f7147da40c823851bc3cd54132651774
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
<<<<<<< HEAD
      <outfile xil_pn:name="tb_fixedpoint_divider_module_isim_beh.wdb"/>
=======
      <outfile xil_pn:name="tb_unsigned_fixedpoint_divider_module_isim_beh.wdb"/>
>>>>>>> 70751addb79fe91a7675662962ad26b9a7a939e0
    </transform>
  </transforms>

</generated_project>
