// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="group0_group0,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325t-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.137600,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2277,HLS_SYN_LUT=1707,HLS_VERSION=2023_2}" *)

module group0 (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in1,
        in2,
        in3,
        in4,
        in5,
        in6,
        in7,
        in8,
        in9,
        in10,
        in11,
        in12,
        in13,
        in14,
        in15,
        in16,
        in17,
        in18,
        in19,
        in20,
        in21,
        in22,
        in23,
        in24,
        in25,
        in26,
        in27,
        in28,
        in29,
        out1
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in1;
input  [63:0] in2;
input  [63:0] in3;
input  [63:0] in4;
input  [63:0] in5;
input  [63:0] in6;
input  [63:0] in7;
input  [63:0] in8;
input  [63:0] in9;
input  [63:0] in10;
input  [63:0] in11;
input  [63:0] in12;
input  [63:0] in13;
input  [63:0] in14;
input  [63:0] in15;
input  [63:0] in16;
input  [63:0] in17;
input  [63:0] in18;
input  [63:0] in19;
input  [63:0] in20;
input  [63:0] in21;
input  [63:0] in22;
input  [63:0] in23;
input  [63:0] in24;
input  [63:0] in25;
input  [63:0] in26;
input  [63:0] in27;
input  [63:0] in28;
input  [63:0] in29;
output  [63:0] out1;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] out1_1_data_reg;
reg    out1_1_vld_reg;
reg    out1_1_vld_in;
reg    out1_1_ack_in;
wire   [63:0] grp_fu_229_p2;
reg   [63:0] reg_299;
wire    ap_CS_fsm_state2;
wire   [63:0] in1_read_read_fu_216_p2;
wire    ap_CS_fsm_state3;
reg    ap_predicate_pred94_state3;
reg    ap_predicate_pred97_state3;
reg    ap_predicate_pred101_state3;
reg    ap_predicate_pred105_state3;
reg    ap_predicate_pred109_state3;
reg    ap_predicate_pred113_state3;
reg    ap_predicate_pred117_state3;
reg    ap_predicate_pred121_state3;
reg    ap_predicate_pred124_state3;
wire   [63:0] grp_fu_235_p2;
reg   [63:0] reg_303;
wire   [63:0] grp_fu_241_p2;
reg   [63:0] reg_307;
wire   [63:0] grp_fu_247_p2;
reg   [63:0] reg_311;
wire   [63:0] grp_fu_253_p2;
reg   [63:0] reg_315;
wire   [63:0] grp_fu_337_p2;
reg   [63:0] reg_361;
wire   [63:0] grp_fu_365_p2;
wire    ap_CS_fsm_state4;
reg    ap_predicate_pred94_state4;
reg    ap_predicate_pred97_state4;
reg    ap_predicate_pred101_state4;
reg    ap_predicate_pred105_state4;
reg    ap_predicate_pred109_state4;
reg    ap_predicate_pred113_state4;
reg    ap_predicate_pred117_state4;
reg    ap_predicate_pred121_state4;
reg    ap_predicate_pred124_state4;
reg  signed [63:0] grp_fu_229_p0;
reg  signed [63:0] grp_fu_229_p1;
reg  signed [63:0] grp_fu_235_p0;
reg  signed [63:0] grp_fu_235_p1;
reg  signed [63:0] grp_fu_241_p0;
reg  signed [63:0] grp_fu_241_p1;
reg  signed [63:0] grp_fu_247_p0;
reg  signed [63:0] grp_fu_247_p1;
reg  signed [63:0] grp_fu_253_p1;
wire   [63:0] grp_fu_325_p2;
wire   [63:0] grp_fu_331_p2;
wire   [63:0] grp_fu_319_p2;
wire   [63:0] grp_fu_349_p2;
wire   [63:0] grp_fu_343_p2;
wire   [63:0] grp_fu_355_p2;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 out1_1_data_reg = 64'd0;
#0 out1_1_vld_reg = 1'b0;
end

group0_mul_64s_64s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
mul_64s_64s_64_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_229_p0),
    .din1(grp_fu_229_p1),
    .ce(1'b1),
    .dout(grp_fu_229_p2)
);

group0_mul_64s_64s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
mul_64s_64s_64_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_235_p0),
    .din1(grp_fu_235_p1),
    .ce(1'b1),
    .dout(grp_fu_235_p2)
);

group0_mul_64s_64s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
mul_64s_64s_64_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_241_p0),
    .din1(grp_fu_241_p1),
    .ce(1'b1),
    .dout(grp_fu_241_p2)
);

group0_mul_64s_64s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
mul_64s_64s_64_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_247_p0),
    .din1(grp_fu_247_p1),
    .ce(1'b1),
    .dout(grp_fu_247_p2)
);

group0_mul_64s_64s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
mul_64s_64s_64_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(in29),
    .din1(grp_fu_253_p1),
    .ce(1'b1),
    .dout(grp_fu_253_p2)
);

always @ (posedge ap_rst_n_inv or posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_predicate_pred101_state3 <= (in1_read_read_fu_216_p2 == 64'd6);
        ap_predicate_pred105_state3 <= (in1_read_read_fu_216_p2 == 64'd5);
        ap_predicate_pred109_state3 <= (in1_read_read_fu_216_p2 == 64'd4);
        ap_predicate_pred113_state3 <= (in1_read_read_fu_216_p2 == 64'd3);
        ap_predicate_pred117_state3 <= (in1_read_read_fu_216_p2 == 64'd2);
        ap_predicate_pred121_state3 <= (in1_read_read_fu_216_p2 == 64'd1);
        ap_predicate_pred124_state3 <= (in1_read_read_fu_216_p2 == 64'd0);
        ap_predicate_pred94_state3 <= (in1_read_read_fu_216_p2 == 64'd8);
        ap_predicate_pred97_state3 <= (in1_read_read_fu_216_p2 == 64'd7);
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_predicate_pred101_state4 <= (in1_read_read_fu_216_p2 == 64'd6);
        ap_predicate_pred105_state4 <= (in1_read_read_fu_216_p2 == 64'd5);
        ap_predicate_pred109_state4 <= (in1_read_read_fu_216_p2 == 64'd4);
        ap_predicate_pred113_state4 <= (in1_read_read_fu_216_p2 == 64'd3);
        ap_predicate_pred117_state4 <= (in1_read_read_fu_216_p2 == 64'd2);
        ap_predicate_pred121_state4 <= (in1_read_read_fu_216_p2 == 64'd1);
        ap_predicate_pred124_state4 <= (in1_read_read_fu_216_p2 == 64'd0);
        ap_predicate_pred94_state4 <= (in1_read_read_fu_216_p2 == 64'd8);
        ap_predicate_pred97_state4 <= (in1_read_read_fu_216_p2 == 64'd7);
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (1'b1 == 1'b1) & (out1_1_vld_in == 1'b1) & (out1_1_vld_reg == 1'b1)) | (~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (out1_1_vld_in == 1'b1) & (out1_1_vld_reg == 1'b0)))) begin
        out1_1_data_reg <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred124_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred121_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred117_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred113_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred109_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred105_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred101_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred97_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred94_state3 == 1'b1)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == 
    ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_299 <= grp_fu_229_p2;
        reg_303 <= grp_fu_235_p2;
        reg_307 <= grp_fu_241_p2;
        reg_311 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_315 <= grp_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred124_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred121_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred117_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred113_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred109_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred105_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred101_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred97_state3 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (ap_predicate_pred94_state3 == 1'b1)))) begin
        reg_361 <= grp_fu_337_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((out1_1_ack_in == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((out1_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((out1_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_229_p0 = in21;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_229_p0 = in25;
    end else begin
        grp_fu_229_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_229_p1 = in11;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_229_p1 = in13;
    end else if ((((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_229_p1 = in15;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_229_p1 = in17;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_229_p1 = in19;
    end else if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_229_p1 = in3;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_229_p1 = in5;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_229_p1 = in7;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_229_p1 = in9;
    end else begin
        grp_fu_229_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_235_p0 = in22;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_235_p0 = in26;
    end else begin
        grp_fu_235_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_235_p1 = in13;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_235_p1 = in15;
    end else if ((((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_235_p1 = in17;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_235_p1 = in19;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_235_p1 = in3;
    end else if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_235_p1 = in5;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_235_p1 = in7;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_235_p1 = in9;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_235_p1 = in11;
    end else begin
        grp_fu_235_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_241_p0 = in23;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_241_p0 = in27;
    end else begin
        grp_fu_241_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_241_p1 = in15;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_241_p1 = in17;
    end else if ((((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_241_p1 = in19;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_241_p1 = in3;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_241_p1 = in5;
    end else if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_241_p1 = in7;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_241_p1 = in9;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_241_p1 = in11;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_241_p1 = in13;
    end else begin
        grp_fu_241_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_247_p0 = in24;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_247_p0 = in28;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_247_p1 = in17;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_247_p1 = in19;
    end else if ((((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_247_p1 = in3;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_247_p1 = in5;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd4) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_247_p1 = in7;
    end else if ((((in1_read_read_fu_216_p2 == 64'd0) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_247_p1 = in9;
    end else if ((((in1_read_read_fu_216_p2 == 64'd1) & (1'b1 == ap_CS_fsm_state2)) | ((in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_247_p1 = in11;
    end else if ((((in1_read_read_fu_216_p2 == 64'd7) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_247_p1 = in13;
    end else if ((((in1_read_read_fu_216_p2 == 64'd8) & (1'b1 == ap_CS_fsm_state1)) | ((in1_read_read_fu_216_p2 == 64'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_247_p1 = in15;
    end else begin
        grp_fu_247_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((in1_read_read_fu_216_p2 == 64'd0)) begin
            grp_fu_253_p1 = in19;
        end else if ((in1_read_read_fu_216_p2 == 64'd1)) begin
            grp_fu_253_p1 = in3;
        end else if ((in1_read_read_fu_216_p2 == 64'd2)) begin
            grp_fu_253_p1 = in5;
        end else if ((in1_read_read_fu_216_p2 == 64'd3)) begin
            grp_fu_253_p1 = in7;
        end else if ((in1_read_read_fu_216_p2 == 64'd4)) begin
            grp_fu_253_p1 = in9;
        end else if ((in1_read_read_fu_216_p2 == 64'd5)) begin
            grp_fu_253_p1 = in11;
        end else if ((in1_read_read_fu_216_p2 == 64'd6)) begin
            grp_fu_253_p1 = in13;
        end else if ((in1_read_read_fu_216_p2 == 64'd7)) begin
            grp_fu_253_p1 = in15;
        end else if ((in1_read_read_fu_216_p2 == 64'd8)) begin
            grp_fu_253_p1 = in17;
        end else begin
            grp_fu_253_p1 = 'bx;
        end
    end else begin
        grp_fu_253_p1 = 'bx;
    end
end

always @ (*) begin
    if (((out1_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (out1_1_vld_reg == 1'b1)))) begin
        out1_1_ack_in = 1'b1;
    end else begin
        out1_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred124_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred121_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred117_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred113_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred109_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred105_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred101_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_CS_fsm_state4) & (ap_predicate_pred97_state4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (ap_predicate_pred94_state4 == 1'b1)))) begin
        out1_1_vld_in = 1'b1;
    end else begin
        out1_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(in1_read_read_fu_216_p2 == 64'd7) & ~(in1_read_read_fu_216_p2 == 64'd8) & ~(in1_read_read_fu_216_p2 == 64'd0) & ~(in1_read_read_fu_216_p2 == 64'd1) & ~(in1_read_read_fu_216_p2 == 64'd2) & ~(in1_read_read_fu_216_p2 == 64'd3) & ~(in1_read_read_fu_216_p2 == 64'd4) & ~(in1_read_read_fu_216_p2 == 64'd5) & ~(in1_read_read_fu_216_p2 == 64'd6) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & ((in1_read_read_fu_216_p2 == 64'd0) | ((in1_read_read_fu_216_p2 == 64'd1) | ((in1_read_read_fu_216_p2 == 64'd2) | ((in1_read_read_fu_216_p2 == 64'd3) | ((in1_read_read_fu_216_p2 == 64'd4) | ((in1_read_read_fu_216_p2 == 64'd5) | ((in1_read_read_fu_216_p2 == 64'd6) | ((in1_read_read_fu_216_p2 == 64'd7) | (in1_read_read_fu_216_p2 == 64'd8))))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((out1_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_319_p2 = (reg_299 + reg_303);

assign grp_fu_325_p2 = (reg_311 + reg_315);

assign grp_fu_331_p2 = (grp_fu_325_p2 + reg_307);

assign grp_fu_337_p2 = (grp_fu_331_p2 + grp_fu_319_p2);

assign grp_fu_343_p2 = (reg_303 + reg_299);

assign grp_fu_349_p2 = (reg_307 + reg_311);

assign grp_fu_355_p2 = (grp_fu_349_p2 + grp_fu_343_p2);

assign grp_fu_365_p2 = (reg_361 + grp_fu_355_p2);

assign in1_read_read_fu_216_p2 = in1;

assign out1 = out1_1_data_reg;

endmodule //group0
