$date
	Tue Nov  8 03:38:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spr_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 28 $ input_stream [27:0] $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # input_data $end
$var wire 1 % reset $end
$var reg 1 ! output_data $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 '
bx &
0%
b111001010111110100100000101 $
x#
0"
x!
$end
#5000
1"
#10000
0"
#15000
0!
b0 '
1"
1%
#20000
0"
#22000
0#
b0 &
0%
#25000
b100 '
1"
#30000
0"
#32000
1#
b1 &
#35000
b1 '
1"
#40000
0"
#42000
b10 &
#45000
1"
#50000
0"
#52000
b11 &
#55000
1"
#60000
0"
#62000
0#
b100 &
#65000
b10 '
1"
#70000
0"
#72000
b101 &
#75000
b101 '
1"
#80000
0"
#82000
1#
b110 &
#85000
b1 '
1"
#90000
0"
#92000
0#
b111 &
#95000
b10 '
1"
#100000
0"
#102000
1#
b1000 &
#105000
1!
b11 '
1"
#110000
0"
#112000
0#
b1001 &
#115000
0!
b10 '
1"
#120000
0"
#122000
1#
b1010 &
#125000
1!
b11 '
1"
#130000
0"
#132000
b1011 &
#135000
0!
b1 '
1"
#140000
0"
#142000
b1100 &
#145000
1"
#150000
0"
#152000
b1101 &
#155000
1"
#160000
0"
#162000
b1110 &
#165000
1"
#170000
0"
#172000
0#
b1111 &
#175000
b10 '
1"
#180000
0"
#182000
1#
b10000 &
#185000
1!
b11 '
1"
#190000
0"
#192000
0#
b10001 &
#195000
0!
b10 '
1"
#200000
0"
#202000
b10010 &
#205000
b101 '
1"
#210000
0"
#212000
1#
b10011 &
#215000
b1 '
1"
#220000
0"
#222000
0#
b10100 &
#225000
b10 '
1"
#230000
0"
#232000
b10101 &
#235000
b101 '
1"
#240000
0"
#242000
b10110 &
#245000
b110 '
1"
#250000
0"
#252000
b10111 &
#255000
1"
#260000
0"
#262000
b11000 &
#265000
1"
#270000
0"
#272000
1#
b11001 &
#275000
1"
#280000
0"
#282000
0#
b11010 &
#285000
1"
#290000
0"
#292000
1#
b11011 &
#295000
1"
#300000
0"
#302000
b11100 &
#305000
1"
#310000
0"
#312000
