######################################################################################################
##
##  Bluespec, Inc. 2008          www.bluespec.com
##  Tue Aug 12 11:23:39 2008
##  Generated by mkproj
##
######################################################################################################
##  File name :       default.xdc
##
##  Details :     Constraints file
##                    FPGA family:       kintex7
##                    FPGA:              xc7k325t-2ffg900
##                    Speedgrade:        -2
##
######################################################################################################

######################################################################################################
# PIN ASSIGNMENTS
######################################################################################################
set_property LOC AB8  [get_ports { leds[0] }]
set_property LOC AA8  [get_ports { leds[1] }]
set_property LOC AC9  [get_ports { leds[2] }]
set_property LOC AB9  [get_ports { leds[3] }]
set_property LOC AE26 [get_ports { leds[4] }]
set_property LOC G19  [get_ports { leds[5] }]
set_property LOC E18  [get_ports { leds[6] }]
set_property LOC F16  [get_ports { leds[7] }]

# set_property LOC F16  [get_ports { LED_7_gpio }]
# set_property LOC E18  [get_ports { LED_6_gpio }]
# set_property LOC G19  [get_ports { LED_5_gpio }]
# set_property LOC AE26 [get_ports { LED_4_gpio }]
# set_property LOC AB9  [get_ports { LED_3_gpio }]
# set_property LOC AC9  [get_ports { LED_2_gpio }]
# set_property LOC AA8  [get_ports { LED_1_gpio }]
# set_property LOC AB8  [get_ports { LED_0_gpio }]

# set_property LOC Y28  [get_ports { DIP_3_gpio }]
# set_property LOC AA28 [get_ports { DIP_2_gpio }]
# set_property LOC W29  [get_ports { DIP_1_gpio }]
# set_property LOC Y29  [get_ports { DIP_0_gpio }]

#set_property LOC G12  [get_ports { BUTTON_0_gpio }]
#set_property LOC AC6  [get_ports { BUTTON_1_gpio }]
#set_property LOC AB12 [get_ports { BUTTON_2_gpio }]
#set_property LOC AG5  [get_ports { BUTTON_3_gpio }]
#set_property LOC AA12 [get_ports { BUTTON_4_gpio }]

# set_property LOC AA21 [get_ports { BUTTON_0_gpio }]
# set_property LOC AB22 [get_ports { BUTTON_1_gpio }]
# set_property LOC AB23 [get_ports { BUTTON_2_gpio }]
# set_property LOC AA22 [get_ports { BUTTON_3_gpio }]
# set_property LOC AA23 [get_ports { BUTTON_4_gpio }]


# set_property LOC Y10  [get_ports { LCD_db[3] }]
# set_property LOC AA11 [get_ports { LCD_db[2] }]
# set_property LOC AA10 [get_ports { LCD_db[1] }]
# set_property LOC AA13 [get_ports { LCD_db[0] }]
# set_property LOC AB10 [get_ports { LCD_e }]
# set_property LOC Y11  [get_ports { LCD_rs }]
# set_property LOC AB13 [get_ports { LCD_rw }]

set_property LOC U8   [get_ports { CLK_pci_sys_clk_p }]
set_property LOC U7   [get_ports { CLK_pci_sys_clk_n }]
set_property LOC G25  [get_ports { RST_N_pci_sys_reset_n }]
set_property LOC AD12 [get_ports { CLK_sys_clk_p }]
set_property LOC AD11 [get_ports { CLK_sys_clk_n }]
set_property LOC K28  [get_ports { CLK_user_clk_p }]
set_property LOC K29  [get_ports { CLK_user_clk_n }]

set_property LOC M6   [get_ports { PCIE_rxp_i[0] }]
set_property LOC P6   [get_ports { PCIE_rxp_i[1] }]
set_property LOC R4   [get_ports { PCIE_rxp_i[2] }]
set_property LOC T6   [get_ports { PCIE_rxp_i[3] }]
set_property LOC V6   [get_ports { PCIE_rxp_i[4] }]
set_property LOC W4   [get_ports { PCIE_rxp_i[5] }]
set_property LOC Y6   [get_ports { PCIE_rxp_i[6] }]
set_property LOC AA4  [get_ports { PCIE_rxp_i[7] }]

set_property LOC M5   [get_ports { PCIE_rxn_i[0] }]
set_property LOC P5   [get_ports { PCIE_rxn_i[1] }]
set_property LOC R3   [get_ports { PCIE_rxn_i[2] }]
set_property LOC T5   [get_ports { PCIE_rxn_i[3] }]
set_property LOC V5   [get_ports { PCIE_rxn_i[4] }]
set_property LOC W3   [get_ports { PCIE_rxn_i[5] }]
set_property LOC Y5   [get_ports { PCIE_rxn_i[6] }]
set_property LOC AA3  [get_ports { PCIE_rxn_i[7] }]

set_property LOC L4   [get_ports { PCIE_txp[0] }]
set_property LOC M2   [get_ports { PCIE_txp[1] }]
set_property LOC N4   [get_ports { PCIE_txp[2] }]
set_property LOC P2   [get_ports { PCIE_txp[3] }]
set_property LOC T2   [get_ports { PCIE_txp[4] }]
set_property LOC U4   [get_ports { PCIE_txp[5] }]
set_property LOC V2   [get_ports { PCIE_txp[6] }]
set_property LOC Y2   [get_ports { PCIE_txp[7] }]

set_property LOC L3   [get_ports { PCIE_txn[0] }]
set_property LOC M1   [get_ports { PCIE_txn[1] }]
set_property LOC N3   [get_ports { PCIE_txn[2] }]
set_property LOC P1   [get_ports { PCIE_txn[3] }]
set_property LOC T1   [get_ports { PCIE_txn[4] }]
set_property LOC U3   [get_ports { PCIE_txn[5] }]
set_property LOC V1   [get_ports { PCIE_txn[6] }]
set_property LOC Y1   [get_ports { PCIE_txn[7] }]

######################################################################################################
# I/O STANDARDS
######################################################################################################
set_property IOSTANDARD LVCMOS15    [get_ports { leds[*] }]
# set_property IOSTANDARD LVCMOS15    [get_ports { LED_*_gpio }]
# set_property IOSTANDARD LVCMOS15    [get_ports { DIP_*_gpio }]
# set_property IOSTANDARD LVCMOS25    [get_ports { BUTTON_*_gpio }]
# set_property IOSTANDARD LVCMOS15    [get_ports { LCD_* }]
set_property IOSTANDARD DIFF_SSTL15 [get_ports { CLK_sys_clk_* }]
set_property IOSTANDARD DIFF_SSTL15 [get_ports { CLK_user_clk_* }]
set_property IOSTANDARD LVCMOS25    [get_ports { RST_N_pci_sys_reset_n }]
set_property PULLUP     true        [get_ports { RST_N_pci_sys_reset_n }]

######################################################################################################
# CELL LOCATIONS
######################################################################################################
#
# SYS clock 100 MHz (input) signal. The sys_clk_p and sys_clk_n
# signals are the PCI Express reference clock. Virtex-7 GT
# Transceiver architecture requires the use of a dedicated clock
# resources (FPGA input pins) associated with each GT Transceiver.
# To use these pins an IBUFDS primitive (refclk_ibuf) is
# instantiated in user's design.
# Please refer to the Virtex-7 GT Transceiver User Guide
# (UG) for guidelines regarding clock resource selection.
#
set_property LOC IBUFDS_GTE2_X0Y1  [get_cells { *_sys_clk_buf }]
set_property LOC MMCME2_ADV_X1Y1 [get_cells -hier -filter { NAME =~ *clk_gen_pll }]

#
# Transceiver instance placement.  This constraint selects the
# transceivers to be used, which also dictates the pinout for the
# transmit and receive differential pairs.  Please refer to the
# Virtex-7 GT Transceiver User Guide (UG) for more information.
#

# PCIe Lane 0
set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells -hierarchical -regexp {.*pipe_lane\[0\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 1
set_property LOC GTXE2_CHANNEL_X0Y6 [get_cells -hierarchical -regexp {.*pipe_lane\[1\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 2
set_property LOC GTXE2_CHANNEL_X0Y5 [get_cells -hierarchical -regexp {.*pipe_lane\[2\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 3
set_property LOC GTXE2_CHANNEL_X0Y4 [get_cells -hierarchical -regexp {.*pipe_lane\[3\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 4
set_property LOC GTXE2_CHANNEL_X0Y3 [get_cells -hierarchical -regexp {.*pipe_lane\[4\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 5
set_property LOC GTXE2_CHANNEL_X0Y2 [get_cells -hierarchical -regexp {.*pipe_lane\[5\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 6
set_property LOC GTXE2_CHANNEL_X0Y1 [get_cells -hierarchical -regexp {.*pipe_lane\[6\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
# PCIe Lane 7
set_property LOC GTXE2_CHANNEL_X0Y0 [get_cells -hierarchical -regexp {.*pipe_lane\[7\].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]

#
# PCI Express Block placement. This constraint selects the PCI Express
# Block to be used.
#
set_property LOC PCIE_X0Y0 [get_cells -hierarchical -regexp {.*pcie_7x_i/pcie_block_i}]

#
# BlockRAM placement
#
set_property LOC RAMB36_X4Y35 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y34 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y33 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y32 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y31 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y30 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y29 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]
set_property LOC RAMB36_X4Y28 [get_cells {*/k7_pcie_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl}]

######################################################################################################
# AREA GROUPS
######################################################################################################
startgroup
create_pblock pblock_pcie0
resize_pblock pblock_pcie0 -add {SLICE_X70Y139:SLICE_X147Y299 DSP48_X3Y56:DSP48_X5Y119 RAMB18_X3Y56:RAMB18_X6Y119 RAMB36_X3Y28:RAMB36_X6Y59}
add_cells_to_pblock pblock_pcie0 [get_cells [list *_pcie_*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *_outFifo*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *_inFifo*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *_fifoTxData_*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *_fifoRxData_*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list */pbb*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *fS1OutPort*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *fS1MsgOut*]]
add_cells_to_pblock pblock_pcie0 [get_cells [list *fS2MsgOut*]]
endgroup


######################################################################################################
# TIMING CONSTRAINTS
######################################################################################################

# # clocks
create_clock -name pci_refclk -period 10 [get_pins k7pcie_pci_sys_clk_buf/O]
create_clock -name sys_clk -period 5 [get_pins k7pcie_sys_clk/O]
create_clock -name user_clk -period 4 [get_pins user_clk/O]

create_clock -name txoutclk -period 10 [get_pins {k7pcie_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT}]


#create_generated_clock -name clk_125mhz -source [get_pins *_sys_clk_buf/O] -edges {1 2 3} -edge_shift {0 -1 -2} [get_pins */ext_clk.pipe_clock_i/mmcm_i/CLKOUT0]
#create_generated_clock -name clk_250mhz -source [get_pins *_sys_clk_buf/O] -edges {1 2 3} -edge_shift {0 -3 -6} [get_pins */ext_clk.pipe_clock_i/mmcm_i/CLKOUT1]

#create_generated_clock -name clk_userclk -source [get_pins *_sys_clk_buf/O] -edges {1 2 3} -edge_shift {0 -3 -6} [get_pins */ext_clk.pipe_clock_i/mmcm_i/CLKOUT2]
#create_generated_clock -name clk_userclk2 -source [get_pins *_sys_clk_buf/O] -edges {1 2 3} -edge_shift {0 -3 -6} [get_pins */ext_clk.pipe_clock_i/mmcm_i/CLKOUT3]
#create_generated_clock -name noc_clk -source [get_pins */ext_clk.pipe_clock_i/mmcm_i/CLKOUT3] -divide_by 2 [get_pins {*_clkgen_pll/CLKOUT0}]
#create_generated_clock -name core_clock -source [get_pins *_sys_clk/O] -multiply_by 5 -divide_by [expr int(30.000)] [get_pins *clk_gen_pll/CLKOUT0]
#create_generated_clock -name uclock -source [get_pins *clk_gen_pll/CLKOUT0] -divide_by 2 [get_nets -hier -filter { NAME =~ *uclkgen/*current_clk* }]
#create_generated_clock -name cclock -source [get_pins *clk_gen_pll/CLKOUT0] -divide_by 2 [get_nets -hier -filter { NAME =~ *_clkgen/*current_clk* }]

# # False Paths
# set_false_path -from [get_ports { RST_N_pci_sys_reset_n }]
set_false_path -through [get_pins -hierarchical {*pcie_block_i/PLPHYLNKUPN*}]
set_false_path -through [get_pins -hierarchical {*pcie_block_i/PLRECEIVEDHOTRST*}]

#set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/user_resetdone*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/*}]
set_false_path -through [get_nets {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/*}]

set_false_path -through [get_cells {*/k7_pcie_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg*}]

set_false_path -through [get_nets {*/ext_clk.pipe_clock_i/pclk_sel*}]

set_case_analysis 1 [get_pins {*/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0}] 
set_case_analysis 0 [get_pins {*/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1}] 

set_clock_groups -name ___clk_groups_generated_0_1_0_0_0 -physically_exclusive -group [get_clocks clk_125mhz] -group [get_clocks clk_250mhz]

set_clock_groups -name async_sysclk_coreclk -asynchronous -group [get_clocks -include_generated_clocks sys_clk] -group [get_clocks -include_generated_clocks user_clk] -group [get_clocks -include_generated_clocks pci_refclk]

# set_clock_groups -name async_nocclk_coreclk -asynchronous -group { noc_clk } -group { cclock uclock core_clock }

set_max_delay -from [get_clocks noc_clk] -to [get_clocks clk_userclk2] 8.000 -datapath_only
set_max_delay -from [get_clocks clk_userclk2] -to [get_clocks noc_clk] 8.000 -datapath_only
set_max_delay -from [get_clocks cclock] -to [get_clocks core_clock] 20.000 -datapath_only
set_max_delay -from [get_clocks uclock] -to [get_clocks core_clock] 20.000 -datapath_only
set_max_delay -from [get_clocks core_clock] -to [get_clocks cclock] 20.000 -datapath_only
set_max_delay -from [get_clocks core_clock] -to [get_clocks uclock] 20.000 -datapath_only
# set_max_delay -from [get_clocks uclock] -to [get_clocks cclock] 20.000 -datapath_only
# set_max_delay -from [get_clocks cclock] -to [get_clocks uclock] 20.000 -datapath_only

# set_min_delay -from [get_clocks uclock] -to [get_clocks cclock] 5.000 
# ######################################################################################################
# ##  DDR3 Constraints
# ######################################################################################################

# ######################################################################################################
# # PIN ASSIGNMENTS
# ######################################################################################################
# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[0]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[0]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[0]}]
# set_property LOC AA15 [get_ports {DDR3_DQ[0]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[1]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[1]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[1]}]
# set_property LOC AA16 [get_ports {DDR3_DQ[1]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[2]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[2]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[2]}]
# set_property LOC AC14 [get_ports {DDR3_DQ[2]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[3]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[3]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[3]}]
# set_property LOC AD14 [get_ports {DDR3_DQ[3]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[4]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[4]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[4]}]
# set_property LOC AA17 [get_ports {DDR3_DQ[4]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[5]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[5]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[5]}]
# set_property LOC AB15 [get_ports {DDR3_DQ[5]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[6]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[6]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[6]}]
# set_property LOC AE15 [get_ports {DDR3_DQ[6]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[7]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[7]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[7]}]
# set_property LOC Y15 [get_ports {DDR3_DQ[7]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[8]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[8]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[8]}]
# set_property LOC AB19 [get_ports {DDR3_DQ[8]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[9]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[9]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[9]}]
# set_property LOC AD16 [get_ports {DDR3_DQ[9]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[10]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[10]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[10]}]
# set_property LOC AC19 [get_ports {DDR3_DQ[10]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[11]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[11]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[11]}]
# set_property LOC AD17 [get_ports {DDR3_DQ[11]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[12]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[12]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[12]}]
# set_property LOC AA18 [get_ports {DDR3_DQ[12]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[13]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[13]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[13]}]
# set_property LOC AB18 [get_ports {DDR3_DQ[13]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[14]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[14]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[14]}]
# set_property LOC AE18 [get_ports {DDR3_DQ[14]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[15]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[15]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[15]}]
# set_property LOC AD18 [get_ports {DDR3_DQ[15]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[16]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[16]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[16]}]
# set_property LOC AG19 [get_ports {DDR3_DQ[16]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[17]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[17]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[17]}]
# set_property LOC AK19 [get_ports {DDR3_DQ[17]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[18]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[18]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[18]}]
# set_property LOC AG18 [get_ports {DDR3_DQ[18]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[19]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[19]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[19]}]
# set_property LOC AF18 [get_ports {DDR3_DQ[19]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[20]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[20]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[20]}]
# set_property LOC AH19 [get_ports {DDR3_DQ[20]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[21]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[21]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[21]}]
# set_property LOC AJ19 [get_ports {DDR3_DQ[21]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[22]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[22]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[22]}]
# set_property LOC AE19 [get_ports {DDR3_DQ[22]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[23]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[23]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[23]}]
# set_property LOC AD19 [get_ports {DDR3_DQ[23]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[24]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[24]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[24]}]
# set_property LOC AK16 [get_ports {DDR3_DQ[24]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[25]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[25]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[25]}]
# set_property LOC AJ17 [get_ports {DDR3_DQ[25]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[26]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[26]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[26]}]
# set_property LOC AG15 [get_ports {DDR3_DQ[26]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[27]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[27]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[27]}]
# set_property LOC AF15 [get_ports {DDR3_DQ[27]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[28]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[28]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[28]}]
# set_property LOC AH17 [get_ports {DDR3_DQ[28]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[29]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[29]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[29]}]
# set_property LOC AG14 [get_ports {DDR3_DQ[29]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[30]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[30]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[30]}]
# set_property LOC AH15 [get_ports {DDR3_DQ[30]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[31]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[31]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[31]}]
# set_property LOC AK15 [get_ports {DDR3_DQ[31]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[32]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[32]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[32]}]
# set_property LOC AK8 [get_ports {DDR3_DQ[32]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[33]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[33]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[33]}]
# set_property LOC AK6 [get_ports {DDR3_DQ[33]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[34]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[34]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[34]}]
# set_property LOC AG7 [get_ports {DDR3_DQ[34]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[35]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[35]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[35]}]
# set_property LOC AF7 [get_ports {DDR3_DQ[35]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[36]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[36]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[36]}]
# set_property LOC AF8 [get_ports {DDR3_DQ[36]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[37]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[37]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[37]}]
# set_property LOC AK4 [get_ports {DDR3_DQ[37]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[38]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[38]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[38]}]
# set_property LOC AJ8 [get_ports {DDR3_DQ[38]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[39]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[39]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[39]}]
# set_property LOC AJ6 [get_ports {DDR3_DQ[39]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[40]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[40]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[40]}]
# set_property LOC AH5 [get_ports {DDR3_DQ[40]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[41]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[41]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[41]}]
# set_property LOC AH6 [get_ports {DDR3_DQ[41]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[42]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[42]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[42]}]
# set_property LOC AJ2 [get_ports {DDR3_DQ[42]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[43]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[43]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[43]}]
# set_property LOC AH2 [get_ports {DDR3_DQ[43]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[44]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[44]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[44]}]
# set_property LOC AH4 [get_ports {DDR3_DQ[44]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[45]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[45]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[45]}]
# set_property LOC AJ4 [get_ports {DDR3_DQ[45]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[46]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[46]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[46]}]
# set_property LOC AK1 [get_ports {DDR3_DQ[46]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[47]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[47]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[47]}]
# set_property LOC AJ1 [get_ports {DDR3_DQ[47]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[48]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[48]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[48]}]
# set_property LOC AF1 [get_ports {DDR3_DQ[48]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[49]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[49]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[49]}]
# set_property LOC AF2 [get_ports {DDR3_DQ[49]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[50]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[50]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[50]}]
# set_property LOC AE4 [get_ports {DDR3_DQ[50]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[51]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[51]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[51]}]
# set_property LOC AE3 [get_ports {DDR3_DQ[51]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[52]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[52]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[52]}]
# set_property LOC AF3 [get_ports {DDR3_DQ[52]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[53]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[53]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[53]}]
# set_property LOC AF5 [get_ports {DDR3_DQ[53]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[54]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[54]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[54]}]
# set_property LOC AE1 [get_ports {DDR3_DQ[54]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[55]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[55]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[55]}]
# set_property LOC AE5 [get_ports {DDR3_DQ[55]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[56]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[56]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[56]}]
# set_property LOC AC1 [get_ports {DDR3_DQ[56]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[57]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[57]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[57]}]
# set_property LOC AD3 [get_ports {DDR3_DQ[57]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[58]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[58]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[58]}]
# set_property LOC AC4 [get_ports {DDR3_DQ[58]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[59]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[59]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[59]}]
# set_property LOC AC5 [get_ports {DDR3_DQ[59]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[60]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[60]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[60]}]
# set_property LOC AE6 [get_ports {DDR3_DQ[60]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[61]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[61]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[61]}]
# set_property LOC AD6 [get_ports {DDR3_DQ[61]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[62]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[62]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[62]}]
# set_property LOC AC2 [get_ports {DDR3_DQ[62]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQ[63]}]
# set_property SLEW FAST [get_ports {DDR3_DQ[63]}]
# set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR3_DQ[63]}]
# set_property LOC AD4 [get_ports {DDR3_DQ[63]}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[13]}]
# set_property SLEW FAST [get_ports {DDR3_A[13]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[13]}]
# set_property LOC AH11 [get_ports {DDR3_A[13]}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[12]}]
# set_property SLEW FAST [get_ports {DDR3_A[12]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[12]}]
# set_property LOC AJ11 [get_ports {DDR3_A[12]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[11]}]
# set_property SLEW FAST [get_ports {DDR3_A[11]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[11]}]
# set_property LOC AE13 [get_ports {DDR3_A[11]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[10]}]
# set_property SLEW FAST [get_ports {DDR3_A[10]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[10]}]
# set_property LOC AF13 [get_ports {DDR3_A[10]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[9]}]
# set_property SLEW FAST [get_ports {DDR3_A[9]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[9]}]
# set_property LOC AK14 [get_ports {DDR3_A[9]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[8]}]
# set_property SLEW FAST [get_ports {DDR3_A[8]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[8]}]
# set_property LOC AK13 [get_ports {DDR3_A[8]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[7]}]
# set_property SLEW FAST [get_ports {DDR3_A[7]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[7]}]
# set_property LOC AH14 [get_ports {DDR3_A[7]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[6]}]
# set_property SLEW FAST [get_ports {DDR3_A[6]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[6]}]
# set_property LOC AJ14 [get_ports {DDR3_A[6]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[5]}]
# set_property SLEW FAST [get_ports {DDR3_A[5]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[5]}]
# set_property LOC AJ13 [get_ports {DDR3_A[5]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[4]}]
# set_property SLEW FAST [get_ports {DDR3_A[4]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[4]}]
# set_property LOC AJ12 [get_ports {DDR3_A[4]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[3]}]
# set_property SLEW FAST [get_ports {DDR3_A[3]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[3]}]
# set_property LOC AF12 [get_ports {DDR3_A[3]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[2]}]
# set_property SLEW FAST [get_ports {DDR3_A[2]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[2]}]
# set_property LOC AG12 [get_ports {DDR3_A[2]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[1]}]
# set_property SLEW FAST [get_ports {DDR3_A[1]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[1]}]
# set_property LOC AG13 [get_ports {DDR3_A[1]}]

# # Bank: 33 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_A[0]}]
# set_property SLEW FAST [get_ports {DDR3_A[0]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_A[0]}]
# set_property LOC AH12 [get_ports {DDR3_A[0]}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_BA[2]}]
# set_property SLEW FAST [get_ports {DDR3_BA[2]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_BA[2]}]
# set_property LOC AK9 [get_ports {DDR3_BA[2]}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_BA[1]}]
# set_property SLEW FAST [get_ports {DDR3_BA[1]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_BA[1]}]
# set_property LOC AG9 [get_ports {DDR3_BA[1]}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_BA[0]}]
# set_property SLEW FAST [get_ports {DDR3_BA[0]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_BA[0]}]
# set_property LOC AH9 [get_ports {DDR3_BA[0]}]

# # Bank: 33 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_RAS_N}]
# set_property SLEW FAST [get_ports {DDR3_RAS_N}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_RAS_N}]
# set_property LOC AD9 [get_ports {DDR3_RAS_N}]

# # Bank: 33 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_CAS_N}]
# set_property SLEW FAST [get_ports {DDR3_CAS_N}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_CAS_N}]
# set_property LOC AC11 [get_ports {DDR3_CAS_N}]

# # Bank: 33 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_WE_N}]
# set_property SLEW FAST [get_ports {DDR3_WE_N}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_WE_N}]
# set_property LOC AE9 [get_ports {DDR3_WE_N}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_RESET_N}]
# set_property SLEW FAST [get_ports {DDR3_RESET_N}]
# set_property IOSTANDARD LVCMOS15 [get_ports {DDR3_RESET_N}]
# set_property LOC AK3 [get_ports {DDR3_RESET_N}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_CKE}]
# set_property SLEW FAST [get_ports {DDR3_CKE}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_CKE}]
# set_property LOC AF10 [get_ports {DDR3_CKE}]

# # Bank: 33 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_ODT}]
# set_property SLEW FAST [get_ports {DDR3_ODT}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_ODT}]
# set_property LOC AD8 [get_ports {DDR3_ODT}]

# # Bank: 33 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_CS_N}]
# set_property SLEW FAST [get_ports {DDR3_CS_N}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_CS_N}]
# set_property LOC AC12 [get_ports {DDR3_CS_N}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[0]}]
# set_property SLEW FAST [get_ports {DDR3_DM[0]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[0]}]
# set_property LOC Y16 [get_ports {DDR3_DM[0]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[1]}]
# set_property SLEW FAST [get_ports {DDR3_DM[1]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[1]}]
# set_property LOC AB17 [get_ports {DDR3_DM[1]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[2]}]
# set_property SLEW FAST [get_ports {DDR3_DM[2]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[2]}]
# set_property LOC AF17 [get_ports {DDR3_DM[2]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[3]}]
# set_property SLEW FAST [get_ports {DDR3_DM[3]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[3]}]
# set_property LOC AE16 [get_ports {DDR3_DM[3]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[4]}]
# set_property SLEW FAST [get_ports {DDR3_DM[4]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[4]}]
# set_property LOC AK5 [get_ports {DDR3_DM[4]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[5]}]
# set_property SLEW FAST [get_ports {DDR3_DM[5]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[5]}]
# set_property LOC AJ3 [get_ports {DDR3_DM[5]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[6]}]
# set_property SLEW FAST [get_ports {DDR3_DM[6]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[6]}]
# set_property LOC AF6 [get_ports {DDR3_DM[6]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DM[7]}]
# set_property SLEW FAST [get_ports {DDR3_DM[7]}]
# set_property IOSTANDARD SSTL15 [get_ports {DDR3_DM[7]}]
# set_property LOC AC7 [get_ports {DDR3_DM[7]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[0]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[0]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[0]}]
# set_property LOC AC16 [get_ports {DDR3_DQS_P[0]}]

# # Bank: 32 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[0]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[0]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[0]}]
# set_property LOC AC15 [get_ports {DDR3_DQS_N[0]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[1]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[1]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[1]}]
# set_property LOC Y19 [get_ports {DDR3_DQS_P[1]}]

# # Bank: 32 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[1]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[1]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[1]}]
# set_property LOC Y18 [get_ports {DDR3_DQS_N[1]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[2]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[2]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[2]}]
# set_property LOC AJ18 [get_ports {DDR3_DQS_P[2]}]

# # Bank: 32 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[2]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[2]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[2]}]
# set_property LOC AK18 [get_ports {DDR3_DQS_N[2]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[3]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[3]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[3]}]
# set_property LOC AH16 [get_ports {DDR3_DQS_P[3]}]

# # Bank: 32 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[3]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[3]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[3]}]
# set_property LOC AJ16 [get_ports {DDR3_DQS_N[3]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[4]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[4]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[4]}]
# set_property LOC AH7 [get_ports {DDR3_DQS_P[4]}]

# # Bank: 34 - Byte T3
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[4]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[4]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[4]}]
# set_property LOC AJ7 [get_ports {DDR3_DQS_N[4]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[5]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[5]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[5]}]
# set_property LOC AG2 [get_ports {DDR3_DQS_P[5]}]

# # Bank: 34 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[5]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[5]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[5]}]
# set_property LOC AH1 [get_ports {DDR3_DQS_N[5]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[6]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[6]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[6]}]
# set_property LOC AG4 [get_ports {DDR3_DQS_P[6]}]

# # Bank: 34 - Byte T1
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[6]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[6]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[6]}]
# set_property LOC AG3 [get_ports {DDR3_DQS_N[6]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_P[7]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_P[7]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_P[7]}]
# set_property LOC AD2 [get_ports {DDR3_DQS_P[7]}]

# # Bank: 34 - Byte T0
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_DQS_N[7]}]
# set_property SLEW FAST [get_ports {DDR3_DQS_N[7]}]
# set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_DQS_N[7]}]
# set_property LOC AD1 [get_ports {DDR3_DQS_N[7]}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_CLK_P}]
# set_property SLEW FAST [get_ports {DDR3_CLK_P}]
# set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_CLK_P}]
# set_property LOC AG10 [get_ports {DDR3_CLK_P}]

# # Bank: 33 - Byte T2
# set_property VCCAUX_IO NORMAL [get_ports {DDR3_CLK_N}]
# set_property SLEW FAST [get_ports {DDR3_CLK_N}]
# set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_CLK_N}]
# set_property LOC AH10 [get_ports {DDR3_CLK_N}]

# ######################################################################################################
# # CELL LOCATIONS
# ######################################################################################################
# set_property LOC PHASER_OUT_PHY_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
# set_property LOC PHASER_OUT_PHY_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]

# set_property LOC PHASER_IN_PHY_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
# ## set_property LOC PHASER_IN_PHY_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
# ## set_property LOC PHASER_IN_PHY_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
# ## set_property LOC PHASER_IN_PHY_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
# set_property LOC PHASER_IN_PHY_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]



# set_property LOC OUT_FIFO_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
# set_property LOC OUT_FIFO_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
# set_property LOC OUT_FIFO_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
# set_property LOC OUT_FIFO_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
# set_property LOC OUT_FIFO_X1Y6 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
# set_property LOC OUT_FIFO_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
# set_property LOC OUT_FIFO_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
# set_property LOC OUT_FIFO_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
# set_property LOC OUT_FIFO_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
# set_property LOC OUT_FIFO_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
# set_property LOC OUT_FIFO_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]

# set_property LOC IN_FIFO_X1Y3 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y11 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y10 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y9 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
# set_property LOC IN_FIFO_X1Y8 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]

# set_property LOC PHY_CONTROL_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
# set_property LOC PHY_CONTROL_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
# set_property LOC PHY_CONTROL_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]

# set_property LOC PHASER_REF_X1Y0 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
# set_property LOC PHASER_REF_X1Y1 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
# set_property LOC PHASER_REF_X1Y2 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]

# set_property LOC OLOGIC_X1Y43 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y31 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y19 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y7 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y143 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y131 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y119 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
# set_property LOC OLOGIC_X1Y107 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]

# set_property LOC PLLE2_ADV_X1Y1 [get_cells -hier -filter { NAME =~ */u_ddr3_infrastructure/plle2_i }]
# set_property LOC MMCME2_ADV_X1Y2 [get_cells -hier -filter { NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i }]

# ######################################################################################################
# # AREA GROUPS
# ######################################################################################################
# startgroup
# create_pblock pblock_ddr3
# resize_pblock pblock_ddr3 -add { SLICE_X110Y0:SLICE_X153Y151 DSP48_X4Y0:DSP48_X5Y59 RAMB18_X4Y0:RAMB18_X6Y59 RAMB36_X4Y0:RAMB36_X6Y29 }
# add_cells_to_pblock pblock_ddr3 [get_cells [list ddr3* ]]
# endgroup

# ######################################################################################################
# # TIMING CONSTRAINTS
# ######################################################################################################
# create_generated_clock -name ddr3_refclk -source [get_pins sys_clk/O] -divide_by 1 [get_pins clk_gen_pll/CLKOUT1]

# set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] \
#                     -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] \
#                     -setup 6

# set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] \
#                     -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] \
#                     -hold 5
          
# set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

# set_multicycle_path -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] -setup 2 -start
# set_multicycle_path -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] -hold 1 -start

# set_multicycle_path -to   [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] \
#                     -setup 12 -end

# set_multicycle_path -to   [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] \
#                     -hold 11 -end
          
# set_multicycle_path -to   [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] \
#                     -setup 2 -end

# set_multicycle_path -to   [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] \
#                     -hold 1 -end

