/******************************************************************************
 * platform_config.h
 * ------------------
 * Hardware base addresses and system-wide constants for the Brain Tumor
 * Segmentation SoC running on Basys 3 (Artix-7).
 *
 * These addresses must match the Vivado block design address map
 * (see 03_vivado_hardware/build.tcl, Step 5).
 *****************************************************************************/
#ifndef PLATFORM_CONFIG_H
#define PLATFORM_CONFIG_H

#include <stdint.h>

/* =====================================================================
 * Peripheral base addresses (from Vivado address map)
 * ===================================================================*/
#define XPAR_AXI_UARTLITE_0_BASEADDR 0x40600000U
#define XPAR_AXI_GPIO_0_BASEADDR 0x40000000U
#define XPAR_AXI_TIMER_0_BASEADDR 0x41C00000U
#define XPAR_HLS_OTSU_0_BASEADDR 0x44A00000U

/* =====================================================================
 * HLS Otsu accelerator register offsets (s_axi_control)
 * Generated by Vitis HLS â€“ see Vivado IP driver header for exact values.
 * The offsets below are typical for a Vitis HLS-generated AXI-Lite I/F.
 * ===================================================================*/
#define HLS_OTSU_CONTROL 0x00       /* ap_ctrl: bit 0=start, bit 1=done */
#define HLS_OTSU_GIE 0x04           /* global interrupt enable          */
#define HLS_OTSU_IER 0x08           /* interrupt enable register        */
#define HLS_OTSU_ISR 0x0C           /* interrupt status register        */
#define HLS_OTSU_IMG_IN_LO 0x10     /* img_in pointer [31:0]            */
#define HLS_OTSU_IMG_IN_HI 0x14     /* img_in pointer [63:32]           */
#define HLS_OTSU_IMG_OUT_LO 0x1C    /* img_out pointer [31:0]           */
#define HLS_OTSU_IMG_OUT_HI 0x20    /* img_out pointer [63:32]          */
#define HLS_OTSU_MODE 0x28          /* processing mode (0/1/2)          */
#define HLS_OTSU_RESULT_THRESH 0x30 /* result.threshold (read-only)     */
#define HLS_OTSU_RESULT_FG_PIX 0x38 /* result.foreground_pixels (r/o)   */
#define HLS_OTSU_RESULT_MODE 0x40   /* result.mode_used (read-only)     */

/* =====================================================================
 * Image parameters
 * ===================================================================*/
#define IMG_WIDTH 256
#define IMG_HEIGHT 256
#define IMG_SIZE (IMG_WIDTH * IMG_HEIGHT) /* 65536 */
#define IMG_SIZE_BYTES IMG_SIZE           /* 8-bit grayscale  */

/* =====================================================================
 * System parameters
 * ===================================================================*/
#define SYS_CLK_FREQ_HZ 100000000U /* 100 MHz system clock       */
#define UART_BAUD_RATE 115200U     /* UART baud rate             */

/* =====================================================================
 * LED bit positions (active-high via AXI GPIO)
 * ===================================================================*/
#define LED_HEARTBEAT (1U << 0)
#define LED_PROCESSING (1U << 1)
#define LED_MODE_BIT0 (1U << 2)
#define LED_MODE_BIT1 (1U << 3)
#define LED_DONE (1U << 4)

/* =====================================================================
 * Memory map for image buffers (placed in BRAM region)
 * ===================================================================*/
#define IMG_INPUT_BASE 0x80000000U                  /* input image buffer         */
#define IMG_OUTPUT_BASE (IMG_INPUT_BASE + IMG_SIZE) /* output mask    */

/* =====================================================================
 * Register access helpers
 * ===================================================================*/
#define REG_WRITE(base, offset, val) \
    (*(volatile uint32_t *)((base) + (offset)) = (val))

#define REG_READ(base, offset) \
    (*(volatile uint32_t *)((base) + (offset)))

#endif /* PLATFORM_CONFIG_H */
