$date
	Thu May  4 00:22:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_tb $end
$var wire 32 ! out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # new_address [31:0] $end
$var reg 1 $ reset $end
$scope module pc $end
$var wire 1 " clock $end
$var wire 1 $ i_reset $end
$var wire 1 % i_set $end
$var wire 32 & new_address [31:0] $end
$var reg 32 ' o_instruction_address [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
z%
0$
b0 #
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
1$
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
0$
#11
1"
#12
0"
#13
1"
#14
0"
#15
b1010 !
b1010 '
1"
b1010 #
b1010 &
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
1$
#21
b0 !
b0 '
1"
#22
0"
#23
1"
#24
0"
#25
b1010 !
b1010 '
1"
0$
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
b11110 #
b11110 &
#31
b11110 !
b11110 '
1"
#32
0"
#33
1"
#34
0"
#35
1"
