
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355923500                       # Number of ticks simulated
final_tick                               2263600585000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              234988671                       # Simulator instruction rate (inst/s)
host_op_rate                                234979445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              601741149                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757152                       # Number of bytes of host memory used
host_seconds                                     0.59                       # Real time elapsed on the host
sim_insts                                   138982534                       # Number of instructions simulated
sim_ops                                     138982534                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       208960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343624402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587092451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94042681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234477353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308560688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677484066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245281641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343624402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94042681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308560688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746227771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669931881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669931881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669931881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343624402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587092451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94042681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234477353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308560688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677484066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4915213522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357351500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357516000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.313008                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.734854                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578154                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357351500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357516000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.106742                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.528947                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357351500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357516000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.397977                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   226.820540                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577437                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.443009                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.444137                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357297500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357462000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.479774                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.902695                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577079                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882622                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139101500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151383500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61831000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4896                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          463.031973                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69509                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4896                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.197100                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.608440                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   437.423533                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050016                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.854343                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.904359                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129878                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129878                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30656                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30656                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25642                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25642                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56298                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56298                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56298                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56298                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2827                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2827                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2135                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4962                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4962                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4962                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4962                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27777                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27777                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61260                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61260                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61260                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61260                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084431                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084431                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076862                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076862                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080999                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080999                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080999                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080999                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2970                       # number of writebacks
system.cpu4.dcache.writebacks::total             2970                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290916                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.081457                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.889576                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.110424                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050566                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949434                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335829                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335829                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164250                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164250                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164250                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164250                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164250                       # number of overall hits
system.cpu4.icache.overall_hits::total         164250                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166693                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166693                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166693                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166693                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166693                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166693                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014656                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014656                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014656                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014656                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014656                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014656                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351220000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357657500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895802000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2061                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.138093                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26450                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2061                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.833576                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.905715                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.232377                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189269                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699673                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888942                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79546                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79546                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22655                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22655                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35391                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35391                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35391                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35391                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1644                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2290                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2290                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2290                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2290                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067657                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067657                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060773                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060773                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060773                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060773                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1051                       # number of writebacks
system.cpu5.dcache.writebacks::total             1051                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.918902                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.081098                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384607                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615393                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552380000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562114000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682367000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.685936                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155087                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.278284                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.421884                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.264052                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.201996                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627469                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829465                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356313                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356313                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156353                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8364                       # number of writebacks
system.cpu6.dcache.writebacks::total             8364                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871697                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.621053                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.250644                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399650                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600099                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357306500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357471000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268177                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116563                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151614                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18991                       # number of replacements
system.l2.tags.tagsinuse                  4007.786716                       # Cycle average of tags in use
system.l2.tags.total_refs                       20913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.101206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.154751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.339670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.153935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.522867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   339.904677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.124820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.672019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.236540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   759.346493                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430915                       # Number of tag accesses
system.l2.tags.data_accesses                   430915                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12389                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   839                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4515                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1286                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3246                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9347                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          532                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1286                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          821                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3246                       # number of overall hits
system.l2.overall_hits::total                    9347                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8408                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5493                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18051                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3265                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18051                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27398                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27398                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.888342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909268                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.595506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.548861                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.717425                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.613647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.741930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658844                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.717425                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.613647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.741930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658844                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9287                       # number of writebacks
system.l2.writebacks::total                      9287                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9643                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9287                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7110                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              130                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9643                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34894                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526791056                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524444504.149714                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346551.850287                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526791141                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524444589.105652                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346551.894348                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526791226                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524444674.061590                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346551.938409                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526791311                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524444759.017529                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346551.982471                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33978                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28367                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4583                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62345                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302073                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166581                       # Number of instructions committed
system.switch_cpus4.committedOps               166581                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160827                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17253                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160827                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221854                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113571                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62609                       # number of memory refs
system.switch_cpus4.num_load_insts              34182                       # Number of load instructions
system.switch_cpus4.num_store_insts             28427                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231297.191102                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70775.808898                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234300                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765700                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22725                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96640     57.97%     59.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.75% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.75% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35135     21.08%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28707     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166693                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526791680                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648068303.520738                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878723376.479262                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194116                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805884                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527201171                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643619120.604330                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883582050.395669                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636946                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363054                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526791566                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524445013.885345                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346552.114655                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2695                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18798                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5296                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             210                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       505232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       214104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2931408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18991                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61581     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4823      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2738      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1706      2.27%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1384      1.84%     95.92% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    704      0.93%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    697      0.93%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1619      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75301                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000713                       # Number of seconds simulated
sim_ticks                                   713342000                       # Number of ticks simulated
final_tick                               2264670459500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              124592903                       # Simulator instruction rate (inst/s)
host_op_rate                                124590358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              629394259                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767552                       # Number of bytes of host memory used
host_seconds                                     1.13                       # Real time elapsed on the host
sim_insts                                   141205288                       # Number of instructions simulated
sim_ops                                     141205288                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       129472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       223616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        53632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       103616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       223360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       265536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1039424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       129472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       223360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        425472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1928192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1928192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         4149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         30128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    181500599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    313476565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     75184133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    145254310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    313117691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    372242206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     22788508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     24134286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data        89719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       807467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       807467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      1973808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      2691556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1076622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      1973808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1457118745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    181500599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     75184133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    313117691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     22788508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       807467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      1973808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1076622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        596448828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2703040057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2703040057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2703040057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    181500599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    313476565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     75184133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    145254310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    313117691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    372242206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     22788508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     24134286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data        89719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       807467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       807467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      1973808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      2691556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1076622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      1973808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4160158802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1139                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     402     43.93%     43.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     82      8.96%     52.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.11%     53.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     53.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    429     46.89%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 915                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      402     45.27%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      82      9.23%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.11%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     402     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  888                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               657051500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6090500      0.85%     92.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     92.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     92.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               50215000      7.04%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           713570500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.937063                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.970492                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      1.40%      1.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.12%      1.63% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  734     85.65%     87.28% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.12%     87.40% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.12%     87.51% # number of callpals executed
system.cpu0.kern.callpal::rti                      98     11.44%     98.95% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      1.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   857                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              113                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.159292                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.269231                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63496500     62.49%     62.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            38109000     37.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5048                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.655683                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              79572                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5048                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.763074                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.655683                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.989562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           221907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          221907                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        59053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          59053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        42002                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         42002                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1083                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1083                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1072                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1072                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       101055                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          101055                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       101055                       # number of overall hits
system.cpu0.dcache.overall_hits::total         101055                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2886                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2886                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           97                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5074                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5074                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5074                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5074                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        61939                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        61939                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        44190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        44190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       106129                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       106129                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       106129                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       106129                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.046594                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046594                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.049513                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049513                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.082203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.082203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021898                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021898                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.047810                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.047810                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.047810                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.047810                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3053                       # number of writebacks
system.cpu0.dcache.writebacks::total             3053                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2623                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999785                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             340275                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2623                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           129.727411                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.083988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.915797                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999836                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           634336                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          634336                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       313232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         313232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       313232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          313232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       313232                       # number of overall hits
system.cpu0.icache.overall_hits::total         313232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2624                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2624                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2624                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2624                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2624                       # number of overall misses
system.cpu0.icache.overall_misses::total         2624                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       315856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       315856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       315856                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       315856                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       315856                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       315856                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.008308                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008308                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.008308                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008308                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.008308                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008308                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2623                       # number of writebacks
system.cpu0.icache.writebacks::total             2623                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       827                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     115     46.18%     46.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.40%     46.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.80%     47.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    131     52.61%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 249                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      115     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.43%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.87%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     113     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  231                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               889170500     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.04%     99.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                8621000      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           898161500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.862595                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.927711                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   56     17.45%     17.45% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.25%     18.69% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  177     55.14%     73.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     75.39% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     21.50%     96.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.80%     99.69% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.31%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   321                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 66                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 67                      
system.cpu1.kern.mode_good::user                   66                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.558333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          66745000      5.36%      5.36% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8240500      0.66%      6.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1170737500     93.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      56                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2433                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.024321                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              34997                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2433                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.384299                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    54.390803                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   376.633519                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.106232                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.735612                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.841844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            87135                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           87135                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        24321                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24321                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14485                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14485                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          426                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          426                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          459                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        38806                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           38806                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        38806                       # number of overall hits
system.cpu1.dcache.overall_hits::total          38806                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          770                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2539                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2539                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2539                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2539                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        26090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15255                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        41345                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        41345                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        41345                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        41345                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067804                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067804                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050475                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.097458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.097458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.025478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.061410                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061410                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.061410                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061410                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1257                       # number of writebacks
system.cpu1.dcache.writebacks::total             1257                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1771                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             144722                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1771                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.717674                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    97.026633                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   414.973367                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.189505                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.810495                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           297545                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          297545                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       146116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         146116                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       146116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          146116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       146116                       # number of overall hits
system.cpu1.icache.overall_hits::total         146116                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1771                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1771                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1771                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1771                       # number of overall misses
system.cpu1.icache.overall_misses::total         1771                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       147887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       147887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       147887                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       147887                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       147887                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       147887                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011975                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011975                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011975                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011975                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011975                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011975                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1771                       # number of writebacks
system.cpu1.icache.writebacks::total             1771                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      62                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3697                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     908     38.34%     38.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.76%     39.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.04%     39.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1441     60.85%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2368                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      907     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.98%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.05%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     907     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1833                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               737389500     80.21%     80.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     80.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     80.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              180606000     19.65%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           919331500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998899                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.629424                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.774071                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     30.77%     30.77% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     30.77%     61.54% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      7.69%     69.23% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      7.69%     76.92% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      7.69%     84.62% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      7.69%     92.31% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      7.69%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    13                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.28%      0.28% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  108      3.83%      4.11% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.07%      4.18% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2222     78.77%     82.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                     88      3.12%     86.07% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.04%     86.10% # number of callpals executed
system.cpu2.kern.callpal::rti                     127      4.50%     90.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                  22      0.78%     91.39% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.04%     91.42% # number of callpals executed
system.cpu2.kern.callpal::rdunique                241      8.54%     99.96% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.04%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2821                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              234                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                107                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                106                      
system.cpu2.kern.mode_good::user                  107                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.452991                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.624633                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1650847000     97.01%     97.01% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            50814000      2.99%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12691                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          433.308955                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             264810                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12691                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.865968                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    32.373765                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   400.935190                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.063230                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.783077                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.846307                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           610244                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          610244                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       171968                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         171968                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       105588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        105588                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3993                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3993                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       277556                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          277556                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       277556                       # number of overall hits
system.cpu2.dcache.overall_hits::total         277556                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9111                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9111                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3756                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3756                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          390                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          390                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           54                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12867                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12867                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12867                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12867                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       181079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       181079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       109344                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       109344                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4047                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4047                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       290423                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       290423                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       290423                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       290423                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.050315                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050315                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.034350                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.034350                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.095448                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.095448                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013343                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013343                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.044304                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.044304                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.044304                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.044304                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6758                       # number of writebacks
system.cpu2.dcache.writebacks::total             6758                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            22810                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             943427                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22810                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            41.360237                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    93.768089                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   418.231911                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.183141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.816859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1935016                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1935016                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       933293                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         933293                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       933293                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          933293                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       933293                       # number of overall hits
system.cpu2.icache.overall_hits::total         933293                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        22810                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        22810                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        22810                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         22810                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        22810                       # number of overall misses
system.cpu2.icache.overall_misses::total        22810                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       956103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       956103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       956103                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       956103                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       956103                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       956103                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.023857                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.023857                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.023857                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.023857                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.023857                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.023857                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        22810                       # number of writebacks
system.cpu2.icache.writebacks::total            22810                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        84                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      28     38.36%     38.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.37%     39.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.74%     42.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     42     57.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  73                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       28     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.75%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.51%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      26     45.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   57                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               893075500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     99.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4619000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           898074000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.780822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.85%      3.85% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   67     85.90%     89.74% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.41%     96.15% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    78                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              522                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          414.109404                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10633                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              522                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.369732                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   173.850518                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   240.258886                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.339552                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.469256                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.808807                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15561                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15561                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3532                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3532                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3192                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3192                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           36                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           42                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6724                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6724                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6724                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6724                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          391                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          246                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           11                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          637                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           637                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          637                       # number of overall misses
system.cpu3.dcache.overall_misses::total          637                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3438                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3438                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7361                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7361                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7361                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7361                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.099669                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.099669                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071553                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.086537                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086537                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.086537                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086537                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          257                       # number of writebacks
system.cpu3.dcache.writebacks::total              257                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1009                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              57027                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1009                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            56.518335                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   121.030398                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   390.969602                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.236387                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.763613                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            43747                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           43747                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20360                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20360                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20360                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20360                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20360                       # number of overall hits
system.cpu3.icache.overall_hits::total          20360                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1009                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1009                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1009                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1009                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1009                       # number of overall misses
system.cpu3.icache.overall_misses::total         1009                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21369                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21369                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21369                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21369                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21369                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21369                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047218                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047218                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047218                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047218                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047218                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047218                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1009                       # number of writebacks
system.cpu3.icache.writebacks::total             1009                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               897247000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 574500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           898035000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    19                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                4                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          347.030872                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                4                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.250000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   347.030872                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.677795                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.677795                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1360                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1360                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          410                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            410                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          238                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           238                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            3                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          648                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             648                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          648                       # number of overall hits
system.cpu4.dcache.overall_hits::total            648                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data            8                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            5                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            1                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           13                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           13                       # number of overall misses
system.cpu4.dcache.overall_misses::total           13                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          418                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          418                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          243                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          243                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          661                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          661                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          661                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          661                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019139                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019139                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.020576                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.020576                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.019667                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019667                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.019667                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019667                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          511                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001953                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998047                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3836                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3836                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1918                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1918                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1918                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1918                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1918                       # number of overall hits
system.cpu4.icache.overall_hits::total           1918                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1918                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1918                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1918                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1918                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1918                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1918                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        27                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       8     32.00%     32.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.00%     36.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.00%     40.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     15     60.00%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  25                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        8     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      5.88%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      5.88%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       7     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   17                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               897269000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 609000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           898091500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.466667                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.680000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   21     84.00%     84.00% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      8.00%     92.00% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      8.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    25                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements                9                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          441.627302                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 44                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.888889                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            6                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   435.627302                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.011719                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.850835                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.862553                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1497                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1497                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          436                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            436                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          262                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           262                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          698                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             698                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          698                       # number of overall hits
system.cpu5.dcache.overall_hits::total            698                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           17                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           24                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           24                       # number of overall misses
system.cpu5.dcache.overall_misses::total           24                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          453                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          453                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          269                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          269                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          722                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          722                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          722                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          722                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.037528                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.037528                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.026022                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.026022                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.033241                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.033241                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.033241                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.033241                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu5.dcache.writebacks::total                3                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                259                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            28.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    92.940261                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   419.059739                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.181524                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.818476                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4241                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4241                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         2107                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2107                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         2107                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2107                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         2107                       # number of overall hits
system.cpu5.icache.overall_hits::total           2107                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2116                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2116                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2116                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2116                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2116                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2116                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004253                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004253                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004253                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004253                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004253                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004253                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        29                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       9     33.33%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      3.70%     37.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      3.70%     40.74% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     16     59.26%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  27                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        9     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      5.26%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      5.26%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       8     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   19                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               897268000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 614000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           898095500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.703704                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   23     85.19%     85.19% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      7.41%     92.59% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      7.41%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    27                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               38                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          422.384693                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                243                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.394737                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   422.384693                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.824970                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.824970                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1608                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1608                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          419                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            419                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          271                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           271                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          690                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             690                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          690                       # number of overall hits
system.cpu6.dcache.overall_hits::total            690                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           57                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           65                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           65                       # number of overall misses
system.cpu6.dcache.overall_misses::total           65                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          476                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          476                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          279                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          279                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          755                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          755                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          755                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          755                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.119748                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.119748                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.028674                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.028674                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.086093                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.086093                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.086093                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.086093                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu6.dcache.writebacks::total                8                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               74                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6187                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            83.608108                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4492                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4492                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         2135                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2135                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         2135                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2135                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         2135                       # number of overall hits
system.cpu6.icache.overall_hits::total           2135                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           74                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           74                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           74                       # number of overall misses
system.cpu6.icache.overall_misses::total           74                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2209                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2209                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2209                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2209                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.033499                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.033499                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.033499                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.033499                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.033499                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.033499                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           74                       # number of writebacks
system.cpu6.icache.writebacks::total               74                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               896985000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 589000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           897818000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               38                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          445.802388                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                227                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.973684                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   439.802388                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.858989                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.870708                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1461                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1461                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          383                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            383                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          243                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           243                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          626                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             626                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          626                       # number of overall hits
system.cpu7.dcache.overall_hits::total            626                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           49                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           61                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           61                       # number of overall misses
system.cpu7.dcache.overall_misses::total           61                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          432                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          432                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          255                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          255                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          687                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          687                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          687                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          687                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.113426                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.113426                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.047059                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047059                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.088792                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.088792                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.088792                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.088792                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu7.dcache.writebacks::total               17                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               88                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              15967                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           181.443182                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          103                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          404                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.201172                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.789062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4104                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4104                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1920                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1920                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1920                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1920                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1920                       # number of overall hits
system.cpu7.icache.overall_hits::total           1920                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           88                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           88                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           88                       # number of overall misses
system.cpu7.icache.overall_misses::total           88                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         2008                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2008                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         2008                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2008                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         2008                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2008                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.043825                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.043825                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.043825                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.043825                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.043825                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.043825                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.icache.writebacks::total               88                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  715                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 715                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22035                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22035                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          890                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3117                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1371557                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17559                       # number of replacements
system.l2.tags.tagsinuse                  4004.084984                       # Cycle average of tags in use
system.l2.tags.total_refs                       24077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.371206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1496.983930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.114004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.115264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.582749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   266.864877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   214.798145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   294.585223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   163.641747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   910.645216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   534.681491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    91.080064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    22.312387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.263102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.268902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.239935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.281489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     2.395024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.650271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.581164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.365475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.065153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.052441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.071920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.039952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.222325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.130537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.022236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.966064                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    665403                       # Number of tag accesses
system.l2.tags.data_accesses                   665403                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11354                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11354                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15123                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1428                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        19320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21737                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         7120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9261                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        19320                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         8283                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           52                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           25                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           76                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           27                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32426                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          601                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1250                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          933                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          862                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        19320                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         8283                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          755                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          234                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           52                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           25                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           76                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           27                       # number of overall hits
system.l2.overall_hits::total                   32426                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5170                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6648                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1749                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4439                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3494                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          838                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1620                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3490                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          269                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16257                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2023                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3494                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          838                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1620                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3490                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4164                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          254                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          269                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data            9                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           22                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           30                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           22                       # number of overall misses
system.l2.overall_misses::total                 16257                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15123                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         3578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        22810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           74                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         8869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2624                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1771                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        22810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        12447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          503                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           74                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           88                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48683                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2624                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1771                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        22810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        12447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          503                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           74                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           88                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48683                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.835616                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.912272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.907008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.674958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.928571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.783571                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.770960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.473179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.153003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.251734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.297297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.136364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.234208                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.598570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.544253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.197204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.311526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.615385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.509804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.324015                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.770960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.736509                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.473179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.652699                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.153003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.334538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.251734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.534791                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.642857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.297297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.545455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.136364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.448980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.333936                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.770960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.736509                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.473179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.652699                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.153003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.334538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.251734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.534791                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.642857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.297297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.545455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.136364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.448980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.333936                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8752                       # number of writebacks
system.l2.writebacks::total                      8752                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 668                       # Transaction distribution
system.membus.trans_dist::ReadResp              11802                       # Transaction distribution
system.membus.trans_dist::WriteReq                659                       # Transaction distribution
system.membus.trans_dist::WriteResp               659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30128                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              287                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            114                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              96                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5265                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11134                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21376                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 115033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1599552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1602669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2973741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             75993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   75993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75993                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               63334                       # DTB read hits
system.switch_cpus0.dtb.read_misses                86                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           15414                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              45671                       # DTB write hits
system.switch_cpus0.dtb.write_misses               14                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           9101                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              109005                       # DTB hits
system.switch_cpus0.dtb.data_misses               100                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           24515                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              91586                       # ITB hits
system.switch_cpus0.itb.fetch_misses               93                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          91679                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1426686                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             315749                       # Number of instructions committed
system.switch_cpus0.committedOps               315749                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       304659                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           275                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              15407                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        28647                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              304659                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  275                       # number of float instructions
system.switch_cpus0.num_int_register_reads       408590                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       224112                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               109421                       # number of memory refs
system.switch_cpus0.num_load_insts              63690                       # Number of load instructions
system.switch_cpus0.num_store_insts             45731                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1110738.555532                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      315947.444468                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.221455                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.778545                       # Percentage of idle cycles
system.switch_cpus0.Branches                    47063                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4119      1.30%      1.30% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           192800     61.04%     62.34% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             269      0.09%     62.43% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             30      0.01%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           66428     21.03%     83.47% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          46013     14.57%     98.04% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6197      1.96%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            315856                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26034                       # DTB read hits
system.switch_cpus1.dtb.read_misses               325                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1856                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15640                       # DTB write hits
system.switch_cpus1.dtb.write_misses               34                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            898                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               41674                       # DTB hits
system.switch_cpus1.dtb.data_misses               359                       # DTB misses
system.switch_cpus1.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2754                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23611                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23735                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1796329                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             147508                       # Number of instructions committed
system.switch_cpus1.committedOps               147508                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       142004                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3078                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        17929                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              142004                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       188094                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       107063                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                42756                       # number of memory refs
system.switch_cpus1.num_load_insts              26903                       # Number of load instructions
system.switch_cpus1.num_store_insts             15853                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1609976.820209                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      186352.179791                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.103741                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.896259                       # Percentage of idle cycles
system.switch_cpus1.Branches                    22187                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2771      1.87%      1.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            94523     63.92%     65.79% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             209      0.14%     65.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27983     18.92%     84.88% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15875     10.73%     95.61% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6491      4.39%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            147887                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              184250                       # DTB read hits
system.switch_cpus2.dtb.read_misses               401                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           17364                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             113477                       # DTB write hits
system.switch_cpus2.dtb.write_misses              118                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11730                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              297727                       # DTB hits
system.switch_cpus2.dtb.data_misses               519                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29094                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             132509                       # ITB hits
system.switch_cpus2.itb.fetch_misses              337                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         132846                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1838800                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             955583                       # Number of instructions committed
system.switch_cpus2.committedOps               955583                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       919457                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4269                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              33587                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        94978                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              919457                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4269                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1257497                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       695888                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2296                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1931                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               299671                       # number of memory refs
system.switch_cpus2.num_load_insts             185741                       # Number of load instructions
system.switch_cpus2.num_store_insts            113930                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      606148.666526                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1232651.333474                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.670356                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.329644                       # Percentage of idle cycles
system.switch_cpus2.Branches                   138939                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        14660      1.53%      1.53% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           612279     64.04%     65.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2363      0.25%     65.82% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            633      0.07%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          192943     20.18%     86.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         114354     11.96%     98.03% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         18856      1.97%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            956103                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3966                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              23                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3498                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7464                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              23                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1039                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1039                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1796154                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21366                       # Number of instructions committed
system.switch_cpus3.committedOps                21366                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20690                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                922                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2053                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20690                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28625                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14690                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7496                       # number of memory refs
system.switch_cpus3.num_load_insts               3986                       # Number of load instructions
system.switch_cpus3.num_store_insts              3510                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1769258.599303                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      26895.400697                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.014974                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.985026                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3232                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          218      1.02%      1.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13110     61.35%     62.37% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.22%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.65% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4089     19.14%     81.78% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3514     16.44%     98.23% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           379      1.77%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21369                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 425                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                252                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 677                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                301                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1796072                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1918                       # Number of instructions committed
system.switch_cpus4.committedOps                 1918                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1831                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          139                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1831                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2461                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1425                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  679                       # number of memory refs
system.switch_cpus4.num_load_insts                425                       # Number of load instructions
system.switch_cpus4.num_store_insts               254                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1793659.921399                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       2412.078601                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001343                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998657                       # Percentage of idle cycles
system.switch_cpus4.Branches                      255                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1114     58.08%     58.55% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.26%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             442     23.04%     81.86% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            254     13.24%     95.10% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            94      4.90%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1918                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 461                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                279                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 740                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                355                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            355                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1796185                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2116                       # Number of instructions committed
system.switch_cpus5.committedOps                 2116                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         2012                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          149                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                2012                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2715                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1572                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  742                       # number of memory refs
system.switch_cpus5.num_load_insts                461                       # Number of load instructions
system.switch_cpus5.num_store_insts               281                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1793523.489052                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       2661.510948                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001482                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998518                       # Percentage of idle cycles
system.switch_cpus5.Branches                      279                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1222     57.75%     58.18% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.24%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             481     22.73%     81.14% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            281     13.28%     94.42% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           118      5.58%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2116                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 485                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                290                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 775                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                373                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            373                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1796193                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2209                       # Number of instructions committed
system.switch_cpus6.committedOps                 2209                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         2100                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 88                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          158                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                2100                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2835                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1640                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  777                       # number of memory refs
system.switch_cpus6.num_load_insts                485                       # Number of load instructions
system.switch_cpus6.num_store_insts               292                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1793414.390339                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       2778.609661                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001547                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998453                       # Percentage of idle cycles
system.switch_cpus6.Branches                      295                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.41%      0.41% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1272     57.58%     57.99% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.23%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             505     22.86%     81.08% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            292     13.22%     94.30% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           126      5.70%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2209                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 440                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                265                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 705                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1795638                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               2008                       # Number of instructions committed
system.switch_cpus7.committedOps                 2008                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1913                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 82                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          144                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1913                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2572                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1490                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  707                       # number of memory refs
system.switch_cpus7.num_load_insts                440                       # Number of load instructions
system.switch_cpus7.num_store_insts               267                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1793113.229397                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2524.770603                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001406                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998594                       # Percentage of idle cycles
system.switch_cpus7.Branches                      267                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1165     58.02%     58.47% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.25%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             459     22.86%     81.57% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            268     13.35%     94.92% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.08%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              2008                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        99514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        35539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        32626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1695                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                668                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43903                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               659                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4893                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             283                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           120                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            403                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        16418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        57399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        37004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           74                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                134718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       284032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       523566                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       244268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2213696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1273959                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        89472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        56236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         8768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4894061                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           60452                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           161246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.774723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.720437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 121578     75.40%     75.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9162      5.68%     81.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13361      8.29%     89.37% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4807      2.98%     92.35% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1874      1.16%     93.51% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2481      1.54%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1247      0.77%     95.82% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   6655      4.13%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     81      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161246                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.081669                       # Number of seconds simulated
sim_ticks                                 81668768000                       # Number of ticks simulated
final_tick                               2346339227500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1800352                       # Simulator instruction rate (inst/s)
host_op_rate                                  1800352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101719433                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767552                       # Number of bytes of host memory used
host_seconds                                   802.88                       # Real time elapsed on the host
sim_insts                                  1445471108                       # Number of instructions simulated
sim_ops                                    1445471108                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       195264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1647744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       102272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1372544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       171008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      4272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       191680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      2852288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       104448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data      1780992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       164736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      3110016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst        52544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data      2510464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        55744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data      2748480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       195264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       171008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       191680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       104448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst        52544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        55744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1037696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18013504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18013504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        25746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        21446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        66761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        44567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        27828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         2574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        48594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst          821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data        39226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst          871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data        42945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              333327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        281461                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             281461                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2390926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     20175938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1252278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     16806229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2093922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     52317478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2347042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     34925077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1278922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     21807504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      2017124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     38080849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       643379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     30739585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       682562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     33653991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             261212805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2390926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1252278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2093922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2347042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1278922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      2017124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       643379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       682562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12706155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       220567843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220567843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       220567843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2390926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     20175938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1252278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     16806229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2093922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     52317478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2347042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     34925077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1278922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     21807504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      2017124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     38080849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       643379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     30739585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       682562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     33653991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            481780648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      6657                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     751     30.65%     30.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     86      3.51%     34.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     83      3.39%     37.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     20      0.82%     38.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1510     61.63%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2450                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      751     44.86%     44.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      86      5.14%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      83      4.96%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      20      1.19%     56.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     734     43.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1674                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             81478320500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6390500      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4067000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3287000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              118213500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         81610278500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.486093                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.683265                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     16.67%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1     16.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     16.67%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     33.33%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     16.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     6                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    9      0.14%      0.14% # number of callpals executed
system.cpu0.kern.callpal::swpctx                    8      0.13%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2002     31.81%     32.08% # number of callpals executed
system.cpu0.kern.callpal::rdps                    168      2.67%     34.75% # number of callpals executed
system.cpu0.kern.callpal::rti                     260      4.13%     38.88% # number of callpals executed
system.cpu0.kern.callpal::callsys                  56      0.89%     39.77% # number of callpals executed
system.cpu0.kern.callpal::rdunique               3791     60.23%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  6294                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              266                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                155                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                155                      
system.cpu0.kern.mode_good::user                  155                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.582707                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.736342                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         848415000      1.03%      1.03% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         81329046000     98.97%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       8                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           626944                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          498.600293                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           37719705                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           626944                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            60.164393                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   498.600293                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.973829                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.973829                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80297054                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80297054                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     31641445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31641445                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7500572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7500572                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        15483                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        15483                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        15201                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15201                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     39142017                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39142017                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     39142017                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39142017                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       253912                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       253912                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       397827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       397827                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1131                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1131                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1278                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       651739                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        651739                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       651739                       # number of overall misses
system.cpu0.dcache.overall_misses::total       651739                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     31895357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31895357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7898399                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7898399                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     39793756                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     39793756                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     39793756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     39793756                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007961                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.050368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050368                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.068075                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068075                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.077553                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077553                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016378                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016378                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016378                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016378                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       472647                       # number of writebacks
system.cpu0.dcache.writebacks::total           472647                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            32965                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          116097001                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            32965                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3521.826210                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        326087413                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       326087413                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    162994259                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      162994259                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    162994259                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       162994259                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    162994259                       # number of overall hits
system.cpu0.icache.overall_hits::total      162994259                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        32965                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        32965                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        32965                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         32965                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        32965                       # number of overall misses
system.cpu0.icache.overall_misses::total        32965                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    163027224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    163027224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    163027224                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    163027224                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    163027224                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    163027224                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000202                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000202                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000202                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000202                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000202                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        32965                       # number of writebacks
system.cpu0.icache.writebacks::total            32965                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      5945                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     502     29.55%     29.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     83      4.89%     34.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     21      1.24%     35.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1093     64.33%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1699                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      502     46.06%     46.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      83      7.61%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      21      1.93%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     484     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1090                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             81609624500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4067000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3426000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               61538000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         81678655500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.442818                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.641554                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        3     75.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                    7      0.12%      0.16% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1396     24.74%     24.90% # number of callpals executed
system.cpu1.kern.callpal::rdps                    166      2.94%     27.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     199      3.53%     31.37% # number of callpals executed
system.cpu1.kern.callpal::callsys                  86      1.52%     32.89% # number of callpals executed
system.cpu1.kern.callpal::rdunique               3787     67.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5643                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              186                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                181                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 20                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                183                      
system.cpu1.kern.mode_good::user                  181                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel     0.983871                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.100000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.945736                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         105126500      0.13%      0.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         81419725500     99.03%     99.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           689381000      0.84%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       7                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           547361                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.978707                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36217828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           547361                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.168083                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.012227                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.966480                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.978450                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         80221886                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        80221886                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31634664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31634664                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7573114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7573114                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        14841                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14841                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14843                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14843                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     39207778                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39207778                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     39207778                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39207778                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       262396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       262396                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       323321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       323321                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          988                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          988                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          969                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          969                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       585717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        585717                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       585717                       # number of overall misses
system.cpu1.dcache.overall_misses::total       585717                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31897060                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31897060                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7896435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7896435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15812                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15812                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     39793495                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     39793495                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     39793495                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     39793495                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008226                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.040945                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040945                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.062417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.062417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.061283                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061283                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.014719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.014719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014719                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       353392                       # number of writebacks
system.cpu1.dcache.writebacks::total           353392                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            33309                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          120185312                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33309                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3608.193341                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     4.090072                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   507.909928                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.992012                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        326147781                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       326147781                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    163023927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      163023927                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    163023927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       163023927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    163023927                       # number of overall hits
system.cpu1.icache.overall_hits::total      163023927                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        33309                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33309                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        33309                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33309                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        33309                       # number of overall misses
system.cpu1.icache.overall_misses::total        33309                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    163057236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    163057236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    163057236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    163057236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    163057236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    163057236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000204                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000204                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000204                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000204                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000204                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000204                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        33309                       # number of writebacks
system.cpu1.icache.writebacks::total            33309                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      7369                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     851     34.72%     34.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.04%     34.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     83      3.39%     38.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     29      1.18%     39.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1487     60.67%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2451                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      851     47.38%     47.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.06%     47.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      83      4.62%     52.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      29      1.61%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     832     46.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1796                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             81542295000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4067000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                3858000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              118308500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         81668600000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.559516                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.732762                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.17%      4.17% # number of syscalls executed
system.cpu2.kern.syscall::71                        9     37.50%     41.67% # number of syscalls executed
system.cpu2.kern.syscall::73                        5     20.83%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        9     37.50%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    24                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   83      1.22%      1.22% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   55      0.81%      2.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1968     29.04%     31.07% # number of callpals executed
system.cpu2.kern.callpal::rdps                    176      2.60%     33.67% # number of callpals executed
system.cpu2.kern.callpal::rti                     374      5.52%     39.19% # number of callpals executed
system.cpu2.kern.callpal::callsys                 248      3.66%     42.84% # number of callpals executed
system.cpu2.kern.callpal::rdunique               3874     57.16%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  6778                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              429                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                350                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                350                      
system.cpu2.kern.mode_good::user                  350                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.815851                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.898588                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         319028500      0.39%      0.39% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         81349571500     99.61%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      55                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           545984                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          494.123475                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           38652812                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           545984                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            70.794771                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   494.123475                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.965085                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965085                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         80352095                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        80352095                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31665653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31665653                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7606068                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7606068                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        14912                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14912                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15405                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15405                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     39271721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        39271721                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     39271721                       # number of overall hits
system.cpu2.dcache.overall_hits::total       39271721                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       262677                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       262677                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       321190                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       321190                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2154                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2154                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1559                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1559                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       583867                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        583867                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       583867                       # number of overall misses
system.cpu2.dcache.overall_misses::total       583867                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31928330                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31928330                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7927258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7927258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16964                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16964                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     39855588                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39855588                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     39855588                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39855588                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008227                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008227                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.040517                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040517                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.126216                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.126216                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.091900                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.091900                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.014650                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014650                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.014650                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014650                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       363177                       # number of writebacks
system.cpu2.dcache.writebacks::total           363177                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            41825                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          127649066                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            41825                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3051.980060                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        326504749                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       326504749                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    163189637                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      163189637                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    163189637                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       163189637                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    163189637                       # number of overall hits
system.cpu2.icache.overall_hits::total      163189637                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        41825                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        41825                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        41825                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         41825                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        41825                       # number of overall misses
system.cpu2.icache.overall_misses::total        41825                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    163231462                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    163231462                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    163231462                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    163231462                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    163231462                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    163231462                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000256                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000256                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        41825                       # number of writebacks
system.cpu2.icache.writebacks::total            41825                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      7684                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     995     36.41%     36.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     83      3.04%     39.44% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     18      0.66%     40.10% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1637     59.90%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2733                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      995     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      83      3.99%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      18      0.86%     52.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     986     47.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2082                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             81540869000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4067000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2771500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               83913000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         81631620500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.602321                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.761800                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   69      0.95%      0.95% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   33      0.46%      1.41% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      1.42% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1972     27.22%     28.64% # number of callpals executed
system.cpu3.kern.callpal::rdps                    178      2.46%     31.09% # number of callpals executed
system.cpu3.kern.callpal::rti                     661      9.12%     40.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                 544      7.51%     47.72% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     47.74% # number of callpals executed
system.cpu3.kern.callpal::rdunique               3787     52.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7246                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              694                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                651                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                651                      
system.cpu3.kern.mode_good::user                  651                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.938040                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.968030                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1875040500      2.25%      2.25% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         81384584000     97.75%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           528086                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          494.032618                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           36231618                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           528086                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.609314                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.041742                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   493.990876                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000082                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.964826                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964907                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         80325748                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        80325748                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31661749                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31661749                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7604004                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7604004                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15258                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15258                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14329                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14329                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     39265753                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39265753                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     39265753                       # number of overall hits
system.cpu3.dcache.overall_hits::total       39265753                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       261952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       261952                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       319010                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       319010                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1733                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1733                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2448                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2448                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       580962                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        580962                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       580962                       # number of overall misses
system.cpu3.dcache.overall_misses::total       580962                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     31923701                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31923701                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7923014                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7923014                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16777                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16777                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     39846715                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     39846715                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     39846715                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     39846715                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008206                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008206                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.040264                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040264                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.101995                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.101995                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.145914                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.145914                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.014580                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014580                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.014580                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014580                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       343640                       # number of writebacks
system.cpu3.dcache.writebacks::total           343640                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            42112                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          109202937                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            42112                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2593.154849                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     2.786278                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.213722                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.005442                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.994558                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        326393082                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       326393082                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    163133373                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      163133373                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    163133373                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       163133373                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    163133373                       # number of overall hits
system.cpu3.icache.overall_hits::total      163133373                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        42112                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        42112                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        42112                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         42112                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        42112                       # number of overall misses
system.cpu3.icache.overall_misses::total        42112                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    163175485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    163175485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    163175485                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    163175485                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    163175485                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    163175485                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000258                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000258                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        42112                       # number of writebacks
system.cpu3.icache.writebacks::total            42112                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      6265                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     609     31.80%     31.80% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     83      4.33%     36.14% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     23      1.20%     37.34% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1200     62.66%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                1915                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      609     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      83      6.34%     52.82% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      23      1.76%     54.58% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     595     45.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1310                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             81564290500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                4067000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                3802000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               59500000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         81631659500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.495833                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.684073                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::swpctx                   16      0.27%      0.27% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1548     26.12%     26.39% # number of callpals executed
system.cpu4.kern.callpal::rdps                    166      2.80%     29.19% # number of callpals executed
system.cpu4.kern.callpal::rti                     262      4.42%     33.61% # number of callpals executed
system.cpu4.kern.callpal::callsys                 151      2.55%     36.16% # number of callpals executed
system.cpu4.kern.callpal::rdunique               3783     63.84%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  5926                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              278                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                247                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                247                      
system.cpu4.kern.mode_good::user                  247                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.888489                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.940952                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        1517855000      1.83%      1.83% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         81334513000     98.17%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements           521794                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          504.036285                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           32588030                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           521794                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            62.453823                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   504.036285                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.984446                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.984446                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         80121988                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        80121988                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     31624885                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       31624885                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7584423                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7584423                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        15004                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        15004                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14651                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14651                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     39209308                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        39209308                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     39209308                       # number of overall hits
system.cpu4.dcache.overall_hits::total       39209308                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       254334                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       254334                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       295735                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       295735                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          973                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          973                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1301                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1301                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       550069                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        550069                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       550069                       # number of overall misses
system.cpu4.dcache.overall_misses::total       550069                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     31879219                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     31879219                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7880158                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7880158                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        15977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        15977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15952                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15952                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     39759377                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     39759377                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     39759377                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     39759377                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.007978                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.007978                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.037529                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.037529                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.060900                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.060900                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.081557                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.081557                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.013835                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.013835                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.013835                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.013835                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       330580                       # number of writebacks
system.cpu4.dcache.writebacks::total           330580                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            35072                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          104069544                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            35072                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2967.311359                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.002404                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.997596                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000005                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999995                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        325848070                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       325848070                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    162871427                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      162871427                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    162871427                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       162871427                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    162871427                       # number of overall hits
system.cpu4.icache.overall_hits::total      162871427                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        35072                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        35072                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        35072                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         35072                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        35072                       # number of overall misses
system.cpu4.icache.overall_misses::total        35072                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    162906499                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    162906499                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    162906499                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    162906499                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    162906499                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    162906499                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000215                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000215                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        35072                       # number of writebacks
system.cpu4.icache.writebacks::total            35072                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      6348                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     610     31.72%     31.72% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     83      4.32%     36.04% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     23      1.20%     37.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1207     62.77%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                1923                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      610     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      83      6.33%     52.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      23      1.75%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     596     45.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1312                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             81560485000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                4067000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                3757500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               63293500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         81631603000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.493786                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.682267                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    2      0.03%      0.03% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   15      0.25%      0.28% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 1493     24.85%     25.14% # number of callpals executed
system.cpu5.kern.callpal::rdps                    166      2.76%     27.90% # number of callpals executed
system.cpu5.kern.callpal::rti                     325      5.41%     33.31% # number of callpals executed
system.cpu5.kern.callpal::callsys                 214      3.56%     36.87% # number of callpals executed
system.cpu5.kern.callpal::rdunique               3792     63.13%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  6007                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              340                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                310                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                310                      
system.cpu5.kern.mode_good::user                  310                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.911765                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.953846                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1486281000      1.79%      1.79% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         81345409000     98.21%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements           584004                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          502.724608                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           39014312                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           584004                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            66.804871                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.008876                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   502.715732                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000017                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.981867                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.981884                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         80210749                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        80210749                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31557840                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31557840                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7587040                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7587040                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        14566                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        14566                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        14901                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        14901                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     39144880                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        39144880                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     39144880                       # number of overall hits
system.cpu5.dcache.overall_hits::total       39144880                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       319663                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       319663                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       302828                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       302828                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1519                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1519                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1084                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1084                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       622491                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        622491                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       622491                       # number of overall misses
system.cpu5.dcache.overall_misses::total       622491                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     31877503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     31877503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7889868                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7889868                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15985                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15985                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     39767371                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     39767371                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     39767371                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     39767371                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010028                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010028                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.038382                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.038382                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.094436                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.094436                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.067814                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.067814                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.015653                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.015653                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.015653                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.015653                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       335882                       # number of writebacks
system.cpu5.dcache.writebacks::total           335882                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            32161                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          105966093                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            32161                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          3294.863126                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    20.090715                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   491.909285                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.039240                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.960760                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        325894661                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       325894661                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    162899089                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      162899089                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    162899089                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       162899089                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    162899089                       # number of overall hits
system.cpu5.icache.overall_hits::total      162899089                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        32161                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        32161                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        32161                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         32161                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        32161                       # number of overall misses
system.cpu5.icache.overall_misses::total        32161                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    162931250                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    162931250                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    162931250                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    162931250                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    162931250                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    162931250                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000197                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000197                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000197                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        32161                       # number of writebacks
system.cpu5.icache.writebacks::total            32161                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      5703                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     467     28.69%     28.69% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     83      5.10%     33.78% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     20      1.23%     35.01% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1058     64.99%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1628                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      467     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      83      8.11%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      20      1.96%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     453     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1023                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             81570338000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                4067000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                3266000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               53928000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         81631599000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.428166                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.628378                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpctx                    3      0.05%      0.07% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 1373     24.86%     24.93% # number of callpals executed
system.cpu6.kern.callpal::rdps                    166      3.01%     27.93% # number of callpals executed
system.cpu6.kern.callpal::rti                     152      2.75%     30.68% # number of callpals executed
system.cpu6.kern.callpal::callsys                  42      0.76%     31.44% # number of callpals executed
system.cpu6.kern.callpal::rdunique               3787     68.56%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  5524                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              155                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                138                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                138                      
system.cpu6.kern.mode_good::user                  138                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.890323                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.941980                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1159085000      1.40%      1.40% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         81389216500     98.60%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           568938                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          497.919089                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           34813842                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           568938                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            61.190924                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   497.919089                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.972498                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.972498                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         80180648                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        80180648                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31571062                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31571062                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7565630                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7565630                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        15084                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        15084                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        14412                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        14412                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     39136692                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        39136692                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     39136692                       # number of overall hits
system.cpu6.dcache.overall_hits::total       39136692                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       300068                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       300068                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       318927                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       318927                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          603                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          603                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1246                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1246                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       618995                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        618995                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       618995                       # number of overall misses
system.cpu6.dcache.overall_misses::total       618995                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31871130                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31871130                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7884557                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7884557                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        15687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        15687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15658                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15658                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     39755687                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     39755687                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     39755687                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     39755687                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009415                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009415                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.040450                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.040450                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.038439                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.038439                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.079576                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.079576                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.015570                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.015570                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.015570                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.015570                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       373617                       # number of writebacks
system.cpu6.dcache.writebacks::total           373617                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            29165                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          107377349                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            29165                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3681.719493                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        325943129                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       325943129                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    162927817                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      162927817                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    162927817                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       162927817                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    162927817                       # number of overall hits
system.cpu6.icache.overall_hits::total      162927817                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        29165                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        29165                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        29165                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         29165                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        29165                       # number of overall misses
system.cpu6.icache.overall_misses::total        29165                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    162956982                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    162956982                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    162956982                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    162956982                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    162956982                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    162956982                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000179                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000179                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        29165                       # number of writebacks
system.cpu6.icache.writebacks::total            29165                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      6346                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     638     31.95%     31.95% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     83      4.16%     36.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     33      1.65%     37.76% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1243     62.24%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                1997                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      638     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      83      5.99%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      33      2.38%     54.40% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     632     45.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1386                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             81560569500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                4067000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                3798500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               63397000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         81631832000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.508447                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.694041                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                    2      0.03%      0.03% # number of callpals executed
system.cpu7.kern.callpal::swpctx                    7      0.12%      0.15% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 1559     25.65%     25.80% # number of callpals executed
system.cpu7.kern.callpal::rdps                    166      2.73%     28.53% # number of callpals executed
system.cpu7.kern.callpal::rti                     334      5.50%     34.03% # number of callpals executed
system.cpu7.kern.callpal::callsys                 222      3.65%     37.68% # number of callpals executed
system.cpu7.kern.callpal::rdunique               3787     62.32%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  6077                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              341                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                316                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                316                      
system.cpu7.kern.mode_good::user                  316                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.926686                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.961948                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel        1164881000      1.41%      1.41% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         81366891500     98.59%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       7                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           556774                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          499.264278                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           35328621                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           556774                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            63.452354                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.010692                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   499.253585                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000021                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.975105                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.975126                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         80211620                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        80211620                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     31608224                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       31608224                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7561136                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7561136                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        14483                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        14483                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14168                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14168                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     39169360                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        39169360                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     39169360                       # number of overall hits
system.cpu7.dcache.overall_hits::total       39169360                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       275544                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       275544                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       332234                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       332234                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1632                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1632                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1829                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1829                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       607778                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        607778                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       607778                       # number of overall misses
system.cpu7.dcache.overall_misses::total       607778                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     31883768                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     31883768                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7893370                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7893370                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15997                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15997                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     39777138                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     39777138                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     39777138                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     39777138                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008642                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008642                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.042090                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.042090                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.101272                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.101272                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.114334                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.114334                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.015280                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.015280                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.015280                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.015280                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       350767                       # number of writebacks
system.cpu7.dcache.writebacks::total           350767                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            32818                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.991588                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          108453070                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            32818                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3304.682491                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2264894003500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    23.657986                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   488.333602                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.046207                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.953777                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        325994895                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       325994895                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    162948213                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      162948213                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    162948213                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       162948213                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    162948213                       # number of overall hits
system.cpu7.icache.overall_hits::total      162948213                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        32823                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        32823                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        32823                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         32823                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        32823                       # number of overall misses
system.cpu7.icache.overall_misses::total        32823                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    162981036                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    162981036                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    162981036                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    162981036                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    162981036                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    162981036                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000201                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000201                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000201                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000201                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000201                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        32818                       # number of writebacks
system.cpu7.icache.writebacks::total            32818                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  528                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 528                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1745                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1745                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3776                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          435                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    34686                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    360515                       # number of replacements
system.l2.tags.tagsinuse                  3105.112533                       # Cycle average of tags in use
system.l2.tags.total_refs                     3895528                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    360515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.805453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2109.939830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.999195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.013046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    62.855607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    73.754293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    49.034043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    50.046807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    54.177649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    48.002271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    59.157280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   233.288050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    12.685981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    65.893664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    28.612397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   105.536855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    13.028556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    49.356483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    17.954885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    70.775643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.515122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.015346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.018006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.012218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.013227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.011719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.014443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.056955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.003097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.016087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.006985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.025766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.003181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.012050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.004384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.017279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.758084                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975098                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  65972456                       # Number of tag accesses
system.l2.tags.data_accesses                 65972456                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2923702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2923702                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        27572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            27572                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          340                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          171                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          335                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          650                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          500                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          430                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          709                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3276                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       359131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       278600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       237062                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       250808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data       251154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data       234905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data       257728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data       263213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2132601                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        29914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        31711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        39153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        39117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst        33440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst        29587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst        28344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst        31952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             263218                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       236723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       241975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       241444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       231660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       236690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       295728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       278460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       246512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2009192                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        29914                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       595854                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        31711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       520575                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        39153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       478506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        39117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       482468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        33440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       487844                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        29587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       530633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst        28344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       536188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        31952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       509725                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4405011                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        29914                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       595854                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        31711                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       520575                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        39153                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       478506                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        39117                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       482468                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        33440                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       487844                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        29587                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       530633                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst        28344                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       536188                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        31952                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       509725                       # number of overall hits
system.l2.overall_hits::total                 4405011                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         6947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         3921                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3613                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         3220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         4234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         3511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         3831                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              31498                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              231                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        20640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        15398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        60724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        38845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data        23350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data        38892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data        33127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data        38892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              269868                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         2574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst          821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst          871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16214                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         5181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         6469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         6312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         5901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         4504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data        10161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         6277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data         4473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49278                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3051                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        25821                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1598                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21867                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2672                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        67036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2995                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        44746                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        27854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         2574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        49053                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst          821                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        39404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst          871                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        43365                       # number of demand (read+write) misses
system.l2.demand_misses::total                 335360                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3051                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        25821                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1598                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21867                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2672                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        67036                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2995                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        44746                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1632                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        27854                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         2574                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        49053                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst          821                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        39404                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst          871                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        43365                       # number of overall misses
system.l2.overall_misses::total                335360                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2923702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2923702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        27572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        27572                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         7118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         4256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         4263                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         3361                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         4734                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         3941                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         4540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            34774                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            260                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       379771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       293998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       297786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       289653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       274504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       273797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       290855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data       302105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2402469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        32965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        33309                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        41825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        42112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst        35072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst        32161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst        29165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst        32823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         279432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       241904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       248444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       247756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       237561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data       241194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data       305889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       284737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data       250985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2058470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        32965                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       621675                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        33309                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       542442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        41825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       545542                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        42112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       527214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        35072                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       515698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        32161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       579686                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst        29165                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       575592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        32823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       553090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4740371                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        32965                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       621675                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        33309                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       542442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        41825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       545542                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        42112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       527214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        35072                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       515698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        32161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       579686                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst        29165                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       575592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        32823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       553090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4740371                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.867239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.975976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.921288                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.847525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.958048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.894381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.890891                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.843833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905792                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.896552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.764706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.925000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.918919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888462                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.054349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.052375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.203918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.134109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.085063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.142047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.113895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.128737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.112329                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.092553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.047975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.063885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.071120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.046533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.080035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.028150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.026536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058025                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.021418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.026038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.025477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.024840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.018674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.033218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.022045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.017822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023939                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.092553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.041535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.047975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.040312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.063885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.122880                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.071120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.084873                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.046533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.054012                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.080035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.084620                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.028150                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.068458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.026536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.078405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070746                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.092553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.041535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.047975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.040312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.063885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.122880                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.071120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.084873                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.046533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.054012                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.080035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.084620                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.028150                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.068458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.026536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.078405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070746                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               281077                       # number of writebacks
system.l2.writebacks::total                    281077                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 527                       # Transaction distribution
system.membus.trans_dist::ReadResp              66020                       # Transaction distribution
system.membus.trans_dist::WriteReq               1361                       # Transaction distribution
system.membus.trans_dist::WriteResp              1361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281461                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36865                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           107550                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11685                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           33762                       # Transaction distribution
system.membus.trans_dist::ReadExReq            367645                       # Transaction distribution
system.membus.trans_dist::ReadExResp           267835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65493                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           384                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1237403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1241179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1242333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10102                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39321856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39331958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39356598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            872972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  872972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              872972                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            31908457                       # DTB read hits
system.switch_cpus0.dtb.read_misses                79                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        31830618                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            7915470                       # DTB write hits
system.switch_cpus0.dtb.write_misses               39                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        7857231                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            39823927                       # DTB hits
system.switch_cpus0.dtb.data_misses               118                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        39687849                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          162695257                       # ITB hits
system.switch_cpus0.itb.fetch_misses               56                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      162695313                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               163220576                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          163027106                       # Number of instructions committed
system.switch_cpus0.committedOps            163027106                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    120076942                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      52291301                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2755907                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     11460296                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           120076942                       # number of integer instructions
system.switch_cpus0.num_fp_insts             52291301                       # number of float instructions
system.switch_cpus0.num_int_register_reads    212700516                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     83304595                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     63808228                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     44634178                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             39828212                       # number of memory refs
system.switch_cpus0.num_load_insts           31912567                       # Number of load instructions
system.switch_cpus0.num_store_insts           7915645                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      310042.832644                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      162910533.167356                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.998100                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.001900                       # Percentage of idle cycles
system.switch_cpus0.Branches                 15934138                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     11470194      7.04%      7.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         79921759     49.02%     56.06% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          316016      0.19%     56.25% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       16840933     10.33%     66.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        2099586      1.29%     67.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        1717565      1.05%     68.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      10540996      6.47%     75.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         254563      0.16%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt           630      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        31931235     19.59%     95.13% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7915840      4.86%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         17907      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         163027224                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            31909037                       # DTB read hits
system.switch_cpus1.dtb.read_misses               101                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        31862644                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            7912430                       # DTB write hits
system.switch_cpus1.dtb.write_misses               37                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        7876569                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            39821467                       # DTB hits
system.switch_cpus1.dtb.data_misses               138                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        39739213                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          162863250                       # ITB hits
system.switch_cpus1.itb.fetch_misses               60                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      162863310                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               163357389                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          163057098                       # Number of instructions committed
system.switch_cpus1.committedOps            163057098                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    120105892                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      52293660                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2744185                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     11482571                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           120105892                       # number of integer instructions
system.switch_cpus1.num_fp_insts             52293660                       # number of float instructions
system.switch_cpus1.num_int_register_reads    212749234                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     83318009                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     63809851                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     44635802                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             39825584                       # number of memory refs
system.switch_cpus1.num_load_insts           31912990                       # Number of load instructions
system.switch_cpus1.num_store_insts           7912594                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      280292.066194                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      163077096.933806                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.998284                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.001716                       # Percentage of idle cycles
system.switch_cpus1.Branches                 15948157                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     11470190      7.03%      7.03% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         79958862     49.04%     56.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          316020      0.19%     56.27% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       16841657     10.33%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        2099586      1.29%     67.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        1718069      1.05%     68.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      10540996      6.46%     75.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         254675      0.16%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt           630      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        31929302     19.58%     95.14% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7912609      4.85%     99.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         14640      0.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         163057236                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            31941066                       # DTB read hits
system.switch_cpus2.dtb.read_misses               259                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        31837059                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7944443                       # DTB write hits
system.switch_cpus2.dtb.write_misses               81                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        7862269                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            39885509                       # DTB hits
system.switch_cpus2.dtb.data_misses               340                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        39699328                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          162736768                       # ITB hits
system.switch_cpus2.itb.fetch_misses              142                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      162736910                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               163337551                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          163231122                       # Number of instructions committed
system.switch_cpus2.committedOps            163231122                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    120271388                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      52292426                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2752491                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     11504949                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           120271388                       # number of integer instructions
system.switch_cpus2.num_fp_insts             52292426                       # number of float instructions
system.switch_cpus2.num_int_register_reads    212975353                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     83427032                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     63808516                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     44634507                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             39890541                       # number of memory refs
system.switch_cpus2.num_load_insts           31945661                       # Number of load instructions
system.switch_cpus2.num_store_insts           7944880                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      105946.107728                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      163231604.892272                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999351                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000649                       # Percentage of idle cycles
system.switch_cpus2.Branches                 15978667                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     11474725      7.03%      7.03% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         80053254     49.04%     56.07% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          316241      0.19%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       16840583     10.32%     66.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        2099586      1.29%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        1717287      1.05%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      10540996      6.46%     75.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         254468      0.16%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt           630      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.54% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        31966098     19.58%     95.12% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7945054      4.87%     99.99% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         22540      0.01%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         163231462                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            31936652                       # DTB read hits
system.switch_cpus3.dtb.read_misses               193                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        31849642                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            7940388                       # DTB write hits
system.switch_cpus3.dtb.write_misses               52                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        7874113                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            39877040                       # DTB hits
system.switch_cpus3.dtb.data_misses               245                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        39723755                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          162813044                       # ITB hits
system.switch_cpus3.itb.fetch_misses               93                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      162813137                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               163263252                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          163175240                       # Number of instructions committed
system.switch_cpus3.committedOps            163175240                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    120219359                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      52291170                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            2750287                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     11483674                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           120219359                       # number of integer instructions
system.switch_cpus3.num_fp_insts             52291170                       # number of float instructions
system.switch_cpus3.num_int_register_reads    212910721                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     83403298                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     63808001                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     44633953                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             39881597                       # number of memory refs
system.switch_cpus3.num_load_insts           31940889                       # Number of load instructions
system.switch_cpus3.num_store_insts           7940708                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      161895.340391                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      163101356.659609                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.999008                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.000992                       # Percentage of idle cycles
system.switch_cpus3.Branches                 15955878                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     11470960      7.03%      7.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         80008648     49.03%     56.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          315865      0.19%     56.26% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     56.26% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       16840666     10.32%     66.58% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        2099586      1.29%     67.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        1717399      1.05%     68.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      10540996      6.46%     75.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         254496      0.16%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt           630      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     75.53% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        31960050     19.59%     95.12% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        7940824      4.87%     99.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         25365      0.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         163175485                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            31891259                       # DTB read hits
system.switch_cpus4.dtb.read_misses               129                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        31841435                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            7896342                       # DTB write hits
system.switch_cpus4.dtb.write_misses               33                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        7859066                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            39787601                       # DTB hits
system.switch_cpus4.dtb.data_misses               162                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        39700501                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          162696251                       # ITB hits
system.switch_cpus4.itb.fetch_misses               72                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      162696323                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               163263332                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          162906337                       # Number of instructions committed
system.switch_cpus4.committedOps            162906337                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    119958591                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      52293152                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            2745129                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     11455286                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           119958591                       # number of integer instructions
system.switch_cpus4.num_fp_insts             52293152                       # number of float instructions
system.switch_cpus4.num_int_register_reads    212550040                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     83214244                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     63809484                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     44635433                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             39791853                       # number of memory refs
system.switch_cpus4.num_load_insts           31895325                       # Number of load instructions
system.switch_cpus4.num_store_insts           7896528                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      430782.209329                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      162832549.790671                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.997361                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.002639                       # Percentage of idle cycles
system.switch_cpus4.Branches                 15918446                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     11469864      7.04%      7.04% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         79840454     49.01%     56.05% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          315973      0.19%     56.24% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     56.24% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       16841440     10.34%     66.58% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        2099586      1.29%     67.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        1717938      1.05%     68.93% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      10540996      6.47%     75.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv         254631      0.16%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt           630      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        31911848     19.59%     95.14% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        7896536      4.85%     99.99% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         16603      0.01%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         162906499                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            31889669                       # DTB read hits
system.switch_cpus5.dtb.read_misses               129                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        31837973                       # DTB read accesses
system.switch_cpus5.dtb.write_hits            7906148                       # DTB write hits
system.switch_cpus5.dtb.write_misses               44                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        7867197                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            39795817                       # DTB hits
system.switch_cpus5.dtb.data_misses               173                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        39705170                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          162719309                       # ITB hits
system.switch_cpus5.itb.fetch_misses               63                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      162719372                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               163263220                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          162931077                       # Number of instructions committed
system.switch_cpus5.committedOps            162931077                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    119986231                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      52289167                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            2744013                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     11460800                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           119986231                       # number of integer instructions
system.switch_cpus5.num_fp_insts             52289167                       # number of float instructions
system.switch_cpus5.num_int_register_reads    212585398                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     83228494                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     63806761                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     44632706                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             39800061                       # number of memory refs
system.switch_cpus5.num_load_insts           31893717                       # Number of load instructions
system.switch_cpus5.num_store_insts           7906344                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      406052.170573                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      162857167.829427                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.997513                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.002487                       # Percentage of idle cycles
system.switch_cpus5.Branches                 15922790                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     11468425      7.04%      7.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         79860376     49.01%     56.05% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          315563      0.19%     56.25% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       16840181     10.34%     66.58% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        2099586      1.29%     67.87% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        1717099      1.05%     68.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      10540996      6.47%     75.40% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         254421      0.16%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt           630      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        31910225     19.59%     95.14% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite        7906356      4.85%     99.99% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         17392      0.01%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         162931250                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            31883003                       # DTB read hits
system.switch_cpus6.dtb.read_misses                34                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        31845330                       # DTB read accesses
system.switch_cpus6.dtb.write_hits            7900379                       # DTB write hits
system.switch_cpus6.dtb.write_misses               25                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        7871383                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            39783382                       # DTB hits
system.switch_cpus6.dtb.data_misses                59                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        39716713                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          162800473                       # ITB hits
system.switch_cpus6.itb.fetch_misses               17                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      162800490                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               163263211                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          162956923                       # Number of instructions committed
system.switch_cpus6.committedOps            162956923                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    120012590                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      52292831                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            2742531                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     11465417                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           120012590                       # number of integer instructions
system.switch_cpus6.num_fp_insts             52292831                       # number of float instructions
system.switch_cpus6.num_int_register_reads    212625603                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes     83254958                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     63809265                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     44635223                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             39787368                       # number of memory refs
system.switch_cpus6.num_load_insts           31886851                       # Number of load instructions
system.switch_cpus6.num_store_insts           7900517                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      380376.836784                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      162882834.163216                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.997670                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.002330                       # Percentage of idle cycles
system.switch_cpus6.Branches                 15924907                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     11468288      7.04%      7.04% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu         79901306     49.03%     56.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult          315805      0.19%     56.26% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     56.26% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       16841499     10.33%     66.60% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        2099586      1.29%     67.89% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt        1717895      1.05%     68.94% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult      10540996      6.47%     75.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv         254686      0.16%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt           630      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        31902952     19.58%     95.14% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite        7900527      4.85%     99.99% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         12812      0.01%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         162956982                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            31896035                       # DTB read hits
system.switch_cpus7.dtb.read_misses                84                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        31842459                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            7909699                       # DTB write hits
system.switch_cpus7.dtb.write_misses               35                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        7868214                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            39805734                       # DTB hits
system.switch_cpus7.dtb.data_misses               119                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        39710673                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          162762828                       # ITB hits
system.switch_cpus7.itb.fetch_misses               46                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      162762874                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               163263681                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          162980917                       # Number of instructions committed
system.switch_cpus7.committedOps            162980917                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    120034902                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      52289979                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            2744237                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     11469013                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           120034902                       # number of integer instructions
system.switch_cpus7.num_fp_insts             52289979                       # number of float instructions
system.switch_cpus7.num_int_register_reads    212654595                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     83265293                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     63807352                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     44633301                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             39809828                       # number of memory refs
system.switch_cpus7.num_load_insts           31899967                       # Number of load instructions
system.switch_cpus7.num_store_insts           7909861                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      356309.819413                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      162907371.180587                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.997818                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.002182                       # Percentage of idle cycles
system.switch_cpus7.Branches                 15931388                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     11468985      7.04%      7.04% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         79899474     49.02%     56.06% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          315660      0.19%     56.25% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       16840483     10.33%     66.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        2099586      1.29%     67.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        1717303      1.05%     68.93% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      10540996      6.47%     75.40% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         254472      0.16%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt           630      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     75.55% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        31916501     19.58%     95.14% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        7909887      4.85%     99.99% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         17059      0.01%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         162981036                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      9862809                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3513392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      3237275                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          55890                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        37098                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        18792                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                527                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2481238                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1361                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2923702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        27572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          169900                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          108793                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11714                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         120507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2502279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2502279                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        279432                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2201279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        69145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1798285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        70953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1548795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        91848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1557613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        88610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1524220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        72801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1449365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        66121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1646027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        59459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1631671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        67499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1589532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13331944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2315520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     71427139                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2409216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     59201232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3201472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     59907863                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2975872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     58140380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      2414656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     55678024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      2173440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     60656792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1938816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     62733696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      2219264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     60409616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              507802998                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          361286                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10225982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.237720                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.963406                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6537241     63.93%     63.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 723283      7.07%     71.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 523759      5.12%     76.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 669110      6.54%     82.67% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 689423      6.74%     89.41% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 561765      5.49%     94.90% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 342952      3.35%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 173047      1.69%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   5402      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10225982                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000545                       # Number of seconds simulated
sim_ticks                                   545268500                       # Number of ticks simulated
final_tick                               2346884496000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              981837506                       # Simulator instruction rate (inst/s)
host_op_rate                                981822210                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              369802787                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768576                       # Number of bytes of host memory used
host_seconds                                     1.47                       # Real time elapsed on the host
sim_insts                                  1447659978                       # Number of instructions simulated
sim_ops                                    1447659978                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       307712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       966912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1299072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         7296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       307712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        318976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       505792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          505792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        15108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     13380564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      9624616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4577561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3638574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    564331151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   1773276835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       469493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1877974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      1995347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      1995347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      2112721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      2230094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      2934334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2382444612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     13380564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4577561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    564331151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       469493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      2230094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        584988863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       927601723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            927601723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       927601723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     13380564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      9624616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4577561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3638574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    564331151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   1773276835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       469493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1877974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      1995347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      1995347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      2112721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      2230094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      2934334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3310046335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5810                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2483     42.74%     42.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    829     14.27%     57.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.02%     57.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     57.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2495     42.95%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5809                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2483     42.83%     42.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     829     14.30%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.02%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     57.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2484     42.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5798                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               186123500     30.84%     30.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               62115500     10.29%     41.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     41.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.03%     41.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              355142500     58.84%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           603595000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.995591                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998106                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 4151     83.35%     83.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.02%     83.37% # number of callpals executed
system.cpu0.kern.callpal::rti                     828     16.63%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4980                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              830                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               95                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          457.647245                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1252525                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              535                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2341.168224                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   457.647245                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.893842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.893842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           659809                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          659809                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       203368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         203368                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       116064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        116064                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5005                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5005                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4918                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4918                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       319432                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          319432                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       319432                       # number of overall hits
system.cpu0.dcache.overall_hits::total         319432                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          204                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          138                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          138                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           28                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           57                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           342                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          342                       # number of overall misses
system.cpu0.dcache.overall_misses::total          342                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       116202                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       116202                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         4975                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4975                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       319774                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       319774                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       319774                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       319774                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001002                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001188                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001188                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005563                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005563                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.011457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.011457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.001070                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001070                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.001070                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001070                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           38                       # number of writebacks
system.cpu0.dcache.writebacks::total               38                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              145                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48134940                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              657                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         73264.748858                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2175541                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2175541                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1087553                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1087553                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1087553                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1087553                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1087553                       # number of overall hits
system.cpu0.icache.overall_hits::total        1087553                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          145                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          145                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          145                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           145                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          145                       # number of overall misses
system.cpu0.icache.overall_misses::total          145                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1087698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1087698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1087698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1087698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1087698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1087698                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000133                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000133                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          145                       # number of writebacks
system.cpu0.icache.writebacks::total              145                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351831500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 579000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           352624000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    21                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               44                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          447.237896                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             688619                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1752.211196                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   447.237896                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.873512                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.873512                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1454                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1454                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            371                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          245                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           245                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          616                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             616                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          616                       # number of overall hits
system.cpu1.dcache.overall_hits::total            616                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           55                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            9                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           64                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           64                       # number of overall misses
system.cpu1.dcache.overall_misses::total           64                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          680                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          680                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          680                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          680                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.129108                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129108                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.035433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035433                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.094118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.094118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.094118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.094118                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu1.dcache.writebacks::total               26                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              104                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           42863257                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         69583.209416                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            2                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          510                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4054                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4054                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1871                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1871                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1871                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1871                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1871                       # number of overall hits
system.cpu1.icache.overall_hits::total           1871                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          104                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          104                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           104                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          104                       # number of overall misses
system.cpu1.icache.overall_misses::total          104                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.052658                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.052658                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.052658                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.052658                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.052658                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.052658                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu1.icache.writebacks::total              104                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3810                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     829     47.43%     47.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.06%     47.48% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    918     52.52%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1748                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      827     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.06%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     827     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1655                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               503181000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     92.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               42047500      7.71%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           545277500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997587                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.900871                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.946796                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.50%      2.50% # number of syscalls executed
system.cpu2.kern.syscall::3                         2      5.00%      7.50% # number of syscalls executed
system.cpu2.kern.syscall::4                        20     50.00%     57.50% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      5.00%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      2.50%     65.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.50%     67.50% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      2.50%     70.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        3      7.50%     77.50% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.50%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.50%     82.50% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.50%     85.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        5     12.50%     97.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      2.50%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    40                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    7      0.32%      0.32% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  121      5.49%      5.81% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.27%      6.08% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1535     69.65%     75.73% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.14%     75.86% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.05%     75.91% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.05%     75.95% # number of callpals executed
system.cpu2.kern.callpal::rti                     212      9.62%     85.57% # number of callpals executed
system.cpu2.kern.callpal::callsys                  56      2.54%     88.11% # number of callpals executed
system.cpu2.kern.callpal::imb                       9      0.41%     88.52% # number of callpals executed
system.cpu2.kern.callpal::rdunique                253     11.48%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2204                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              333                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                209                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                209                      
system.cpu2.kern.mode_good::user                  209                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.627628                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.771218                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         364816000     66.90%     66.90% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           180461500     33.10%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     121                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            22407                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.904175                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1034154                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            22919                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            45.122126                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.904175                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995907                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995907                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           752513                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          752513                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       190268                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         190268                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       145924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        145924                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2850                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2850                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3127                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3127                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       336192                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          336192                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       336192                       # number of overall hits
system.cpu2.dcache.overall_hits::total         336192                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12389                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12389                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         9907                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9907                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          398                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          398                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           88                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        22296                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         22296                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        22296                       # number of overall misses
system.cpu2.dcache.overall_misses::total        22296                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       202657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       202657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       155831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       155831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         3248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         3215                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3215                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       358488                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       358488                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       358488                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       358488                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.061133                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.061133                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.063575                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.063575                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.122537                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.122537                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.027372                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027372                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.062195                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.062195                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.062195                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.062195                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13196                       # number of writebacks
system.cpu2.dcache.writebacks::total            13196                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            12326                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.931367                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36652425                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12838                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2854.994937                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.931367                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999866                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999866                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2192403                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2192403                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1077702                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1077702                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1077702                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1077702                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1077702                       # number of overall hits
system.cpu2.icache.overall_hits::total        1077702                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        12333                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12333                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        12333                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12333                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        12333                       # number of overall misses
system.cpu2.icache.overall_misses::total        12333                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1090035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1090035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1090035                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1090035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1090035                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1090035                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.011314                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011314                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.011314                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011314                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.011314                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011314                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        12326                       # number of writebacks
system.cpu2.icache.writebacks::total            12326                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               398879000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.04%     99.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                 579000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           399671500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu3.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    21                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements               35                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          449.636994                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2566035                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          5542.192225                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   449.636994                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.878197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.878197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1459                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1459                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data          385                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            385                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data          244                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           244                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            7                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            4                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          629                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             629                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          629                       # number of overall hits
system.cpu3.dcache.overall_hits::total            629                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data           50                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            6                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data           56                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data           56                       # number of overall misses
system.cpu3.dcache.overall_misses::total           56                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data          435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data          250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          685                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          685                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          685                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          685                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.114943                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.114943                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.024000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.024000                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.081752                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.081752                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.081752                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.081752                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu3.dcache.writebacks::total               18                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements               84                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           53947140                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              596                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         90515.335570                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst            1                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          511                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.001953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998047                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4074                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4074                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst         1911                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1911                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst         1911                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1911                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst         1911                       # number of overall hits
system.cpu3.icache.overall_hits::total           1911                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           84                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           84                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           84                       # number of overall misses
system.cpu3.icache.overall_misses::total           84                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst         1995                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1995                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst         1995                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1995                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst         1995                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1995                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.042105                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.042105                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.042105                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.042105                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.042105                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.042105                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu3.icache.writebacks::total               84                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               398846500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.04%     99.86% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 579000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           399639000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu4.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    21                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements               30                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          423.231424                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5317493                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              402                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         13227.594527                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   423.231424                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.826624                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.826624                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1472                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1472                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          395                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            395                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          243                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           243                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            8                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            4                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          638                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             638                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          638                       # number of overall hits
system.cpu4.dcache.overall_hits::total            638                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data           47                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            7                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            2                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           54                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           54                       # number of overall misses
system.cpu4.dcache.overall_misses::total           54                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          442                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          442                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          250                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          250                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          692                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          692                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          692                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          692                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.106335                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.106335                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.028000                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.028000                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.078035                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.078035                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.078035                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.078035                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu4.dcache.writebacks::total               13                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements               78                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           58848237                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              590                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         99742.774576                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4108                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4108                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1937                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1937                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1937                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1937                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1937                       # number of overall hits
system.cpu4.icache.overall_hits::total           1937                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           78                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           78                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           78                       # number of overall misses
system.cpu4.icache.overall_misses::total           78                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         2015                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2015                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         2015                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2015                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         2015                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2015                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.038710                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.038710                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.038710                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.038710                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.038710                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.038710                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu4.icache.writebacks::total               78                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               398814000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.04%     99.86% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 579000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           399606500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    21                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               34                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          436.104419                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              91218                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              391                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           233.294118                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   436.104419                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.851766                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.851766                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1496                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1496                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          394                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            394                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          241                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           241                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            9                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          635                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             635                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          635                       # number of overall hits
system.cpu5.dcache.overall_hits::total            635                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           55                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            9                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            2                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           64                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           64                       # number of overall misses
system.cpu5.dcache.overall_misses::total           64                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          449                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          449                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          250                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          250                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          699                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          699                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          699                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          699                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.122494                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.122494                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.036000                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.036000                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.091559                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.091559                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.091559                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.091559                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu5.dcache.writebacks::total               21                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements               78                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           56976583                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              590                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         96570.479661                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst           13                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          499                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.025391                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.974609                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4148                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4148                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         1957                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1957                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         1957                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1957                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         1957                       # number of overall hits
system.cpu5.icache.overall_hits::total           1957                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           78                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           78                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           78                       # number of overall misses
system.cpu5.icache.overall_misses::total           78                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2035                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2035                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2035                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2035                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2035                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2035                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.038329                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.038329                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.038329                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.038329                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.038329                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.038329                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu5.icache.writebacks::total               78                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               398781500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.04%     99.86% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 579000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           399574000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    21                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               35                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.293559                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             549148                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              431                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          1274.125290                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   424.293559                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.828698                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.828698                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1515                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1515                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          398                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            398                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          242                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           242                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           10                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          640                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             640                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          640                       # number of overall hits
system.cpu6.dcache.overall_hits::total            640                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           58                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            2                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           66                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           66                       # number of overall misses
system.cpu6.dcache.overall_misses::total           66                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          456                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          456                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          250                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          250                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          706                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          706                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          706                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          706                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.127193                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.127193                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.032000                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032000                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.093484                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.093484                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.093484                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.093484                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu6.dcache.writebacks::total               17                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               78                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           55595810                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              590                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         94230.186441                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4188                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4188                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         1977                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1977                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         1977                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1977                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         1977                       # number of overall hits
system.cpu6.icache.overall_hits::total           1977                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           78                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           78                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           78                       # number of overall misses
system.cpu6.icache.overall_misses::total           78                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2055                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2055                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2055                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2055                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2055                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2055                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.037956                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.037956                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.037956                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.037956                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.037956                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.037956                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu6.icache.writebacks::total               78                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        25                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       6     26.09%     26.09% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.35%     30.43% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      8.70%     39.13% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     14     60.87%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  23                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        6     40.00%     40.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      6.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     13.33%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       6     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   15                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               398659000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.05%     99.85% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 593500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           399496500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.652174                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   19     82.61%     82.61% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      8.70%     91.30% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      8.70%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    23                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               38                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          453.498411                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             235188                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              412                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           570.844660                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   453.498411                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.885739                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.885739                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1592                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1592                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          416                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            416                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          249                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           249                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           11                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          665                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             665                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          665                       # number of overall hits
system.cpu7.dcache.overall_hits::total            665                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           61                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           13                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            6                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           74                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           74                       # number of overall misses
system.cpu7.dcache.overall_misses::total           74                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          477                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          477                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          262                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          262                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          739                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          739                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          739                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          739                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.127883                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.127883                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.049618                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.049618                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.100135                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.100135                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.100135                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.100135                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu7.dcache.writebacks::total               17                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               78                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           54589785                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              590                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         92525.059322                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst           15                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          497                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.029297                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.970703                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4408                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4408                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         2087                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           2087                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         2087                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            2087                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         2087                       # number of overall hits
system.cpu7.icache.overall_hits::total           2087                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           78                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           78                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           78                       # number of overall misses
system.cpu7.icache.overall_misses::total           78                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         2165                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2165                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         2165                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2165                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         2165                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2165                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.036028                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.036028                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.036028                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.036028                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.036028                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.036028                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu7.icache.writebacks::total               78                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4967                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4967                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3334                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3334                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         6622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         9107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        20047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    20047                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21314                       # number of replacements
system.l2.tags.tagsinuse                  4002.221114                       # Cycle average of tags in use
system.l2.tags.total_refs                     1234743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     48.885224                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1370.966468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    35.016327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    20.205871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    16.246261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    20.166209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   982.008356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1298.872251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    43.066532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    51.469354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    73.963676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    32.784713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     5.830794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data    13.451584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     4.533648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    10.044258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     6.657582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    16.937229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.334709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.008549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.004923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.239748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.317107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.010514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.012566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.018058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.008004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.001424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.003284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.002452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.001625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.004135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1015                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    574224                       # Number of tag accesses
system.l2.tags.data_accesses                   574224                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13346                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13346                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10837                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10837                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1266                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         7525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst           80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst           78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst           78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7994                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         5516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data           23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5703                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           26                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           65                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           27                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         7525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         6781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst           80                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data           29                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst           78                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data           23                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst           78                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data           29                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           78                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           29                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           25                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14963                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           31                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           26                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           65                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           27                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         7525                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         6781                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst           80                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data           29                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst           78                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data           23                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst           78                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data           29                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           78                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           29                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           59                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           25                       # number of overall hits
system.l2.overall_hits::total                   14963                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                155                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         8115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8148                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         4808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4984                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           70                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         6993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7166                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4808                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           25                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20298                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          114                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           82                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4808                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15108                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            4                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           16                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           17                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           17                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           18                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           25                       # number of overall misses
system.l2.overall_misses::total                 20298                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10837                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10837                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              166                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         9380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        12333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst           84                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        12509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        12333                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        21889                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           84                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35261                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        12333                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        21889                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           84                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35261                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.978723                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.820000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.933735                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.862069                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.923077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.865139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865519                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.786207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.375000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.389848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.047619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.243590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.384035                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.736842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.490566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.559037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.309524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.378378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.325581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.340909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.456522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556842                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.786207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.759259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.534483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.389848                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.690210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.047619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.355556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.425000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.369565                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.382979                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.243590                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575650                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.786207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.759259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.534483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.389848                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.690210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.047619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.355556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.425000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.369565                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.382979                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.243590                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575650                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7903                       # number of writebacks
system.l2.writebacks::total                      7903                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4967                       # Transaction distribution
system.membus.trans_dist::ReadResp              17117                       # Transaction distribution
system.membus.trans_dist::WriteReq               3334                       # Transaction distribution
system.membus.trans_dist::WriteResp              3334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7903                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10530                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              228                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            170                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             180                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8592                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8148                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        76653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        20047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1804864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1824911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1824911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             47874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   47874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               47874                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              211916                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             125316                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              337232                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             119450                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         119450                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1207507                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1087698                       # Number of instructions committed
system.switch_cpus0.committedOps              1087698                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1046136                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             101160                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        70026                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1046136                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1330853                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       810997                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               338890                       # number of memory refs
system.switch_cpus0.num_load_insts             213572                       # Number of load instructions
system.switch_cpus0.num_store_insts            125318                       # Number of store instructions
system.switch_cpus0.num_idle_cycles       3144.615794                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1204362.384206                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.997396                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.002604                       # Percentage of idle cycles
system.switch_cpus0.Branches                   185296                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4974      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           695627     63.95%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             835      0.08%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          230238     21.17%     85.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         125320     11.52%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         30704      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1087698                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 434                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                264                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 698                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                319                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  705190                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               1975                       # Number of instructions committed
system.switch_cpus1.committedOps                 1975                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1877                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          140                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1877                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2528                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1460                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  700                       # number of memory refs
system.switch_cpus1.num_load_insts                434                       # Number of load instructions
system.switch_cpus1.num_store_insts               266                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      703914.169957                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       1275.830043                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001809                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998191                       # Percentage of idle cycles
system.switch_cpus1.Branches                      262                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            9      0.46%      0.46% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1137     57.57%     58.03% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.25%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             455     23.04%     81.32% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            267     13.52%     94.84% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           102      5.16%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              1975                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              204526                       # DTB read hits
system.switch_cpus2.dtb.read_misses               909                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           77264                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             158897                       # DTB write hits
system.switch_cpus2.dtb.write_misses              163                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  19                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          40164                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              363423                       # DTB hits
system.switch_cpus2.dtb.data_misses              1072                       # DTB misses
system.switch_cpus2.dtb.data_acv                   31                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          117428                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             388715                       # ITB hits
system.switch_cpus2.itb.fetch_misses              502                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         389217                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1090537                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1088932                       # Number of instructions committed
system.switch_cpus2.committedOps              1088932                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1049459                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4858                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              23646                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       140053                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1049459                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4858                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1442978                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       740634                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         3245                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2982                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               366276                       # number of memory refs
system.switch_cpus2.num_load_insts             206826                       # Number of load instructions
system.switch_cpus2.num_store_insts            159450                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles           1090537                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                   172135                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        20831      1.91%      1.91% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           669580     61.43%     63.34% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1562      0.14%     63.48% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1396      0.13%     63.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             33      0.00%     63.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             66      0.01%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            245      0.02%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          212662     19.51%     83.15% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         159811     14.66%     97.81% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         23848      2.19%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1090035                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                 444                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                261                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 705                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                319                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  799345                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts               1995                       # Number of instructions committed
system.switch_cpus3.committedOps                 1995                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses         1899                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts          156                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                1899                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads         2546                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes         1470                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  707                       # number of memory refs
system.switch_cpus3.num_load_insts                444                       # Number of load instructions
system.switch_cpus3.num_store_insts               263                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      797884.165033                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles       1460.834967                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001828                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998172                       # Percentage of idle cycles
system.switch_cpus3.Branches                      278                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu             1152     57.74%     58.20% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               5      0.25%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::MemRead             464     23.26%     81.70% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite            263     13.18%     94.89% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           102      5.11%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total              1995                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 452                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                262                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 714                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                319                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  799280                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               2015                       # Number of instructions committed
system.switch_cpus4.committedOps                 2015                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1918                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          165                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1918                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2566                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1480                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  716                       # number of memory refs
system.switch_cpus4.num_load_insts                452                       # Number of load instructions
system.switch_cpus4.num_store_insts               264                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      797804.625357                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       1475.374643                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001846                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998154                       # Percentage of idle cycles
system.switch_cpus4.Branches                      288                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1163     57.72%     58.16% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.25%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             472     23.42%     81.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            264     13.10%     94.94% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess           102      5.06%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              2015                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 460                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                263                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 723                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                319                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                  799215                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2035                       # Number of instructions committed
system.switch_cpus5.committedOps                 2035                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1937                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          174                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1937                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2586                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1490                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  725                       # number of memory refs
system.switch_cpus5.num_load_insts                460                       # Number of load instructions
system.switch_cpus5.num_store_insts               265                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      797725.088065                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       1489.911935                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001864                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998136                       # Percentage of idle cycles
system.switch_cpus5.Branches                      298                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1174     57.69%     58.13% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.25%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             480     23.59%     81.97% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            265     13.02%     94.99% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           102      5.01%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2035                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 468                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                264                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 732                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                319                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                  799150                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2055                       # Number of instructions committed
system.switch_cpus6.committedOps                 2055                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         1956                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          183                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                1956                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2606                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1500                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  734                       # number of memory refs
system.switch_cpus6.num_load_insts                468                       # Number of load instructions
system.switch_cpus6.num_store_insts               266                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      797645.553157                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       1504.446843                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001883                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998117                       # Percentage of idle cycles
system.switch_cpus6.Branches                      308                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1185     57.66%     58.10% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.24%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.35% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             488     23.75%     82.09% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            266     12.94%     95.04% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           102      4.96%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2055                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 491                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                278                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 769                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                337                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            337                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                  798995                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               2165                       # Number of instructions committed
system.switch_cpus7.committedOps                 2165                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         2057                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          197                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                2057                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2737                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1575                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  771                       # number of memory refs
system.switch_cpus7.num_load_insts                491                       # Number of load instructions
system.switch_cpus7.num_store_insts               280                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      797410.252136                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       1584.747864                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001983                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998017                       # Percentage of idle cycles
system.switch_cpus7.Branches                      330                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.42%      0.42% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1247     57.60%     58.01% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.23%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             513     23.70%     81.94% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            281     12.98%     94.92% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           110      5.08%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              2165                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        72296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        33870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6073                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3007                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1744                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1263                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               4967                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             31303                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3334                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10837                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8300                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             239                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9858                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12978                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        17478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        35388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        67022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        37998                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         5648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1475520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2291713                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         5952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         4176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         5200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         5136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         6592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         5456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3884175                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21314                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           101911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.394197                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.443010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91450     89.74%     89.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4028      3.95%     93.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    817      0.80%     94.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    340      0.33%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    401      0.39%     95.22% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    637      0.63%     95.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1071      1.05%     96.89% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3060      3.00%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    107      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             101911                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
