@I [HLS-0] Workspace C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7 opened at Wed Apr 26 22:39:28 +1200 2017
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq 
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx.lib 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/xilinx_interface.lib 
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/plb46.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/fsl.lib 
@I [HLS-100] Command           ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/axi4.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/maxi.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/saxilite.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/dsp48.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/dds_compiler.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/xfft.lib 
@I [HLS-100] Command         ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/xfir.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_old.lib 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_vivado.lib 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command         ap_source returned 0; 0.001 sec.
@I [HLS-100] Command       ap_source returned 0; 0.003 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/dsp48e1.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.013 sec.
@I [HLS-100] Execute     source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq.gen 
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command           ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command           ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command             ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command             ap_source returned 0; 0.005 sec.
@I [HLS-100] Command           ap_source returned 0; 0.008 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.007 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.005 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command           ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command           ap_source returned 0; 0.07 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command           ap_source returned 0; 0.001 sec.
@I [HLS-100] Command         ap_source returned 0; 0.099 sec.
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.1 sec.
@I [HLS-100] Command     ap_source returned 0; 0.101 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command         ap_source returned 0; 0.001 sec.
@I [HLS-100] Command       ap_source returned 0; 0.003 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command           ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.006 sec.
@I [HLS-100] Command       ap_source returned 0; 0.007 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq_hp.hlp 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Command     import_lib returned 0; 0.017 sec.
@I [HLS-100] Execute     source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Command     ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute     set_part xc7z020clg484-1 
@I [HLS-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         license_isbetapart xc7z020 
@I [HLS-100] Command         license_isbetapart returned 1; 0.01 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed slow 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0.018 sec.
@I [HLS-100] Execute       add_library xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0.001 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command     set_part returned 0; 0.022 sec.
@I [HLS-100] Execute     get_default_platform 
@I [HLS-100] Command     get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -speed slow 
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Command   open_solution returned 0; 0.181 sec.
@I [HLS-100] Execute   set_part xc7z020clg484-1 
@I [HLS-100] Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       license_isbetapart xc7z020 
@I [HLS-100] Command       license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed slow 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0.005 sec.
@I [HLS-100] Execute     add_library xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0.002 sec.
@I [HLS-100] Command   set_part returned 0; 0.009 sec.
@I [HLS-100] Execute   create_clock -period 10 -name default 
@I [HLS-100] Command   create_clock returned 0; 0.003 sec.
@I [HLS-100] Execute   source ./dct.prj/solution7/directives.tcl 
@I [HLS-100] Execute     set_directive_pipeline dct_2d/Xpose_Row_Inner_Loop 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-100] Command     set_directive_pipeline returned 0; 0.003 sec.
@I [HLS-100] Execute     set_directive_pipeline dct_2d/Xpose_Col_Inner_Loop 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-100] Command     set_directive_pipeline returned 0; 0.005 sec.
@I [HLS-100] Execute     set_directive_pipeline read_data/RD_Loop_Col 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-100] Command     set_directive_pipeline returned 0; 0.005 sec.
@I [HLS-100] Execute     set_directive_pipeline write_data/WR_Loop_Col 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-100] Command     set_directive_pipeline returned 0; 0.005 sec.
@I [HLS-100] Execute     set_directive_pipeline dct_1d/DCT_Outer_Loop 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-100] Command     set_directive_pipeline returned 0; 0.006 sec.
@I [HLS-100] Execute     set_directive_array_reshape -dim 2 dct buf_2d_in 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-100] Command     set_directive_array_reshape returned 0; 0.008 sec.
@I [HLS-100] Execute     set_directive_dataflow dct 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-100] Command     set_directive_dataflow returned 0; 0.008 sec.
@I [HLS-100] Execute     set_directive_inline dct_2d 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'INLINE' 
@I [HLS-100] Command     set_directive_inline returned 0; 0.008 sec.
@I [HLS-100] Execute     set_directive_array_reshape -dim 2 dct buf_2d_in 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'INLINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-100] Command     set_directive_array_reshape returned 0; 0.008 sec.
@I [HLS-100] Execute     set_directive_array_reshape -dim 2 dct_1d dct_coeff_table 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'INLINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireddct_coeff_table complete=positionBoolean0type dim=2 
@I [HLS-100] Command     set_directive_array_reshape returned 0; 0.011 sec.
@I [HLS-100] Execute     set_directive_array_reshape -dim 2 dct_2d col_inbuf 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'INLINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireddct_coeff_table complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
@I [HLS-100] Command     set_directive_array_reshape returned 0; 0.01 sec.
@I [HLS-100] Command   ap_source returned 0; 0.086 sec.
@I [HLS-100] Execute   csynth_design 
@I [HLS-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
@I [HLS-10] Analyzing design file 'resource/lab3/dct.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling resource/lab3/dct.c as C
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Programs/Vivado/Vivado_HLS/2016.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot" -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  "resource/lab3/dct.c"  -o "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.144 sec.
@I [HLS-100] Execute       is_encrypted C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Programs/Vivado/Vivado_HLS/2016.3/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "resource/lab3/dct.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot" -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c" 
@I [HLS-100] Command       clang returned 0; 0.128 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'PIPELINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'DATAFLOW' 
@I [HLS-0] Setting directive 'INLINE' 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredbuf_2d_in complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireddct_coeff_table complete=positionBoolean0type dim=2 
@I [HLS-0] Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredcol_inbuf complete=positionBoolean0type dim=2 
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c.ap-line.c C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c.ap-line.c"  -m "dct" -o "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c.ap-cdt.c" -c --pp --directive C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/solution7.directive --source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/resource/lab3/dct.c --error C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --pd --p2d C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db --sd --scff C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/.systemc_flag --ad 
@I [HLS-100] Command       cdt returned 0; 0.536 sec.
@I [HLS-0] Marker-Pragma convertor: C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pp.0.c.ap-cdt.c C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pragma.0.c C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pragma.0.c.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Programs/Vivado/Vivado_HLS/2016.3/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot" -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__cdecl=  -o "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pragma.2.c" 
@I [HLS-100] Command       clang returned 0; 0.125 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain D:/Programs/Vivado/Vivado_HLS/2016.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot" -I "D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.126 sec.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.449 ; gain = 45.598
@I [HLS-0] Linking Release ...
@I [HLS-100] Execute       llvm-ld C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.bc -disable-opt -LD:/Programs/Vivado/Vivado_HLS/2016.3/win64/lib -lm_basic -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o 
@I [HLS-100] Command       llvm-ld returned 0; 0.073 sec.
@I [HLS-100] Execute       disassemble C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o 
@I [HLS-100] Execute         is_encrypted C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.012 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-0] Linking Debug ...
@I [HLS-100] Execute       llvm-ld C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.g.bc -disable-opt -LD:/Programs/Vivado/Vivado_HLS/2016.3/win64/lib -lm_basic -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g 
@I [HLS-100] Command       llvm-ld returned 0; 0.072 sec.
@I [HLS-100] Execute       disassemble C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g 
@I [HLS-100] Execute         is_encrypted C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0.001 sec.
@I [HLS-100] Command       disassemble returned 0; 0.013 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.449 ; gain = 45.598
@I [HLS-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
@I [HLS-100] Execute         cleanup_all_models 
@I [HLS-100] Command         cleanup_all_models returned 0; 0 sec.
@I [HLS-10] Starting code transformations ...
@I [HLS-100] Execute         transform -promote-dbg-pointer C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.pp.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.pp.0.bc -f 
@I [HLS-100] Command         transform returned 0; 0.005 sec.
@I [HLS-100] Execute         llvm-ld C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Programs/Vivado/Vivado_HLS/2016.3/win64/lib -lfloatconversion -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.0 
@I [HLS-100] Command         llvm-ld returned 0; 0.07 sec.
@I [HLS-0] Running Standard Transforms...
@I [HLS-100] Execute         transform -hls -share-std-xform -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -promote-dbg-pointer -norm-name C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.0.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.1.bc -f -phase std-opt 
@I [XFORM-603] Inlining function 'dct_2d' into 'dct' (resource/lab3/dct.c:87).
@I [HLS-100] Command         transform returned 0; 0.076 sec.
@I [HLS-100] Execute         disassemble C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.1 C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.1 
@I [HLS-100] Execute           is_encrypted C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.1.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.012 sec.
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.848 ; gain = 45.996
@I [HLS-10] Checking synthesizability ...
@I [HLS-0] Checking Synthesizability 1/2..
@I [HLS-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.1.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.2.prechk.bc -f 
@I [HLS-100] Command         transform returned 0; 0.113 sec.
@I [HLS-0] Checking Synthesizability 2/2..
@I [HLS-100] Execute         transform -syn-check C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.2.bc -f -phase syn-check 
@I [HLS-100] Command         transform returned 0; 0.006 sec.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 95.063 ; gain = 46.211
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.g.1.bc to C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.1.bc
@I [HLS-0] Presyn 1...
@I [HLS-100] Execute         transform -hls -tmp C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.1.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.1.tmp.bc -f 
@I [XFORM-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (resource/lab3/dct.c:13) in function 'dct_1d' for pipelining.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (resource/lab3/dct.c:15) in function 'dct_1d' completely.
@I [XFORM-131] Reshaping array 'buf_2d_in' (resource/lab3/dct.c:81) in dimension 2 completely.
@I [XFORM-131] Reshaping array 'col_inbuf' (resource/lab3/dct.c:27) in dimension 2 completely.
@I [XFORM-131] Reshaping array 'dct_coeff_table'  in dimension 2 completely.
@I [XFORM-721] Changing loop 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:38) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:43) to a process function for dataflow in function 'dct'.
@I [XFORM-721] Changing loop 'Loop_Xpose_Col_Outer_Loop_proc' (resource/lab3/dct.c:49) to a process function for dataflow in function 'dct'.
@W [XFORM-713] All the elements of global array 'col_outbuf.i' should be updated in process function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:43:61), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'row_outbuf.i' should be updated in process function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:32:60), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'col_inbuf' (resource/lab3/dct.c:27) should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:37:63), otherwise it may not be synthesized correctly.
@W [XFORM-713] All the elements of global array 'buf_2d_in' (resource/lab3/dct.c:81) should be updated in process function 'read_data' (resource/lab3/dct.c:54), otherwise it may not be synthesized correctly.
@I [XFORM-712] Applying dataflow to function 'dct' (resource/lab3/dct.c:78), detected/extracted 6 process function(s):
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_Xpose_Row_Outer_Loop_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_Xpose_Col_Outer_Loop_proc'
	 'write_data'.
@I [HLS-100] Command         transform returned 0; 0.282 sec.
@I [HLS-0] Presyn 2...
@I [HLS-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.2.bc -f -phase presyn 
@I [XFORM-602] Inlining function 'dct_1d' into 'Loop_Row_DCT_Loop_proc' automatically.
@I [XFORM-602] Inlining function 'dct_1d' into 'Loop_Col_DCT_Loop_proc' automatically.
@I [XFORM-11] Balancing expressions in function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:13:61)...8 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:13:61)...8 expression(s) balanced.
@I [HLS-100] Command         transform returned 0; 0.117 sec.
@I [HLS-100] Execute         disassemble C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.2 C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.2 
@I [HLS-100] Execute           is_encrypted C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.2.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.024 sec.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 116.137 ; gain = 67.285
@I [HLS-0] Building ssdm...
@I [HLS-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -cdfg-build C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.2.bc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (resource/lab3/dct.c:71:67) in function 'write_data'.
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (resource/lab3/dct.c:59:67) in function 'read_data'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (resource/lab3/dct.c:38:1) in function 'Loop_Xpose_Row_Outer_Loop_proc'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (resource/lab3/dct.c:49:1) in function 'Loop_Xpose_Col_Outer_Loop_proc'.
@W [XFORM-542] Cannot flatten a loop nest 'Row_DCT_Loop' (resource/lab3/dct.c:32:66) in function 'Loop_Row_DCT_Loop_proc' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'Col_DCT_Loop' (resource/lab3/dct.c:43:67) in function 'Loop_Col_DCT_Loop_proc' : 
               the outer loop is not a perfect loop.
@W [XFORM-631] Renaming function 'Loop_Col_DCT_Loop_proc' (resource/lab3/dct.c:13:61) into Loop_Col_DCT_Loop_pr.
@W [XFORM-631] Renaming function 'Loop_Xpose_Col_Outer_Loop_proc' (resource/lab3/dct.c:48:63) into Loop_Xpose_Col_Outer.
@W [XFORM-631] Renaming function 'Loop_Row_DCT_Loop_proc' (resource/lab3/dct.c:13:61) into Loop_Row_DCT_Loop_pr.
@W [XFORM-631] Renaming function 'Loop_Xpose_Row_Outer_Loop_proc' (resource/lab3/dct.c:37:63) into Loop_Xpose_Row_Outer.
@I [HLS-100] Command         transform returned 0; 0.238 sec.
@I [HLS-100] Execute         disassemble C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.3 C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.3 
@I [HLS-100] Execute           is_encrypted C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.o.3.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0.001 sec.
@I [HLS-100] Command         disassemble returned 0; 0.014 sec.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 166.605 ; gain = 117.754
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command       opt_and_import_c returned 0; 1.018 sec.
@I [HLS-100] Command     elaborate returned 0; 2.462 sec.
@I [HLS-100] Execute     autosyn 
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'dct' ...
@I [HLS-100] Execute       ap_set_top_model dct 
@I [HLS-100] Command       ap_set_top_model returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list dct -filter all-wo-channel -topdown 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model dct 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model write_data 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model Loop_Xpose_Col_Outer 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model Loop_Xpose_Row_Outer 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model read_data 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list dct -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Model list for configure: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
@I [HLS-0] Configuring Module : read_data ...
@I [HLS-100] Execute       set_default_model read_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit read_data 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : Loop_Row_DCT_Loop_pr ...
@I [HLS-100] Execute       set_default_model Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : Loop_Xpose_Row_Outer ...
@I [HLS-100] Execute       set_default_model Loop_Xpose_Row_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit Loop_Xpose_Row_Outer 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : Loop_Col_DCT_Loop_pr ...
@I [HLS-100] Execute       set_default_model Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : Loop_Xpose_Col_Outer ...
@I [HLS-100] Execute       set_default_model Loop_Xpose_Col_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit Loop_Xpose_Col_Outer 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : write_data ...
@I [HLS-100] Execute       set_default_model write_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit write_data 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : dct ...
@I [HLS-100] Execute       set_default_model dct 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit dct 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Model list for preprocess: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
@I [HLS-0] Preprocessing Module: read_data ...
@I [HLS-100] Execute       set_default_model read_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model read_data 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess read_data 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: Loop_Row_DCT_Loop_pr ...
@I [HLS-100] Execute       set_default_model Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: Loop_Xpose_Row_Outer ...
@I [HLS-100] Execute       set_default_model Loop_Xpose_Row_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model Loop_Xpose_Row_Outer 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Xpose_Row_Outer 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: Loop_Col_DCT_Loop_pr ...
@I [HLS-100] Execute       set_default_model Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0.001 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: Loop_Xpose_Col_Outer ...
@I [HLS-100] Execute       set_default_model Loop_Xpose_Col_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model Loop_Xpose_Col_Outer 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Xpose_Col_Outer 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
@I [HLS-0] Preprocessing Module: write_data ...
@I [HLS-100] Execute       set_default_model write_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model write_data 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess write_data 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
@I [HLS-0] Preprocessing Module: dct ...
@I [HLS-100] Execute       set_default_model dct 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model dct 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess dct 
@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for synthesis: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model read_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model read_data 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (resource/lab3/dct.c:62) of variable 'tmp_26', resource/lab3/dct.c:62 on array 'buf_r' and 'load' operation ('buf_load', resource/lab3/dct.c:62) on array 'buf_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.028 sec.
@I [HLS-111]  Elapsed time: 3.125 seconds; current allocated memory: 133.205 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.017 sec.
@I [HLS-0] Finish scheduling read_data.
@I [HLS-100] Execute       set_default_model read_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model read_data 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=read_data
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.007 sec.
@I [HLS-111]  Elapsed time: 0.049 seconds; current allocated memory: 133.184 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.018 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.014 sec.
@I [HLS-0] Finish binding read_data.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Row_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model Loop_Row_DCT_Loop_pr 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@W [SCHED-21] Estimated clock period (10.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_3_5_i', resource/lab3/dct.c:17) (3.36 ns)
	'add' operation ('tmp5', resource/lab3/dct.c:19) (3.02 ns)
	'add' operation ('tmp4', resource/lab3/dct.c:19) (2.44 ns)
	'add' operation ('tmp_9_i', resource/lab3/dct.c:19) (1.97 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.022 sec.
@I [HLS-111]  Elapsed time: 0.062 seconds; current allocated memory: 134.220 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.01 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.015 sec.
@I [HLS-0] Finish scheduling Loop_Row_DCT_Loop_pr.
@I [HLS-100] Execute       set_default_model Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model Loop_Row_DCT_Loop_pr 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=Loop_Row_DCT_Loop_pr
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.004 sec.
@I [HLS-111]  Elapsed time: 0.044 seconds; current allocated memory: 134.203 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.011 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.019 sec.
@I [HLS-0] Finish binding Loop_Row_DCT_Loop_pr.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Xpose_Row_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model Loop_Xpose_Row_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model Loop_Xpose_Row_Outer 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (resource/lab3/dct.c:40->resource/lab3/dct.c:87) of variable 'tmp_48', resource/lab3/dct.c:40->resource/lab3/dct.c:87 on array 'col_inbuf' and 'load' operation ('col_inbuf_load', resource/lab3/dct.c:40->resource/lab3/dct.c:87) on array 'col_inbuf'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.058 seconds; current allocated memory: 134.873 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.012 sec.
@I [HLS-0] Finish scheduling Loop_Xpose_Row_Outer.
@I [HLS-100] Execute       set_default_model Loop_Xpose_Row_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model Loop_Xpose_Row_Outer 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=Loop_Xpose_Row_Outer
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.006 sec.
@I [HLS-111]  Elapsed time: 0.047 seconds; current allocated memory: 134.863 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.018 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.014 sec.
@I [HLS-0] Finish binding Loop_Xpose_Row_Outer.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Col_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model Loop_Col_DCT_Loop_pr 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@W [SCHED-21] Estimated clock period (10.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_3_5_i', resource/lab3/dct.c:17) (3.36 ns)
	'add' operation ('tmp4', resource/lab3/dct.c:19) (3.02 ns)
	'add' operation ('tmp3', resource/lab3/dct.c:19) (2.44 ns)
	'add' operation ('tmp_9_i', resource/lab3/dct.c:19) (1.97 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.022 sec.
@I [HLS-111]  Elapsed time: 0.062 seconds; current allocated memory: 135.226 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.012 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.016 sec.
@I [HLS-0] Finish scheduling Loop_Col_DCT_Loop_pr.
@I [HLS-100] Execute       set_default_model Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model Loop_Col_DCT_Loop_pr 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=Loop_Col_DCT_Loop_pr
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.004 sec.
@I [HLS-111]  Elapsed time: 0.048 seconds; current allocated memory: 135.336 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.012 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.019 sec.
@I [HLS-0] Finish binding Loop_Col_DCT_Loop_pr.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Loop_Xpose_Col_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model Loop_Xpose_Col_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model Loop_Xpose_Col_Outer 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.014 sec.
@I [HLS-111]  Elapsed time: 0.052 seconds; current allocated memory: 135.516 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.008 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling Loop_Xpose_Col_Outer.
@I [HLS-100] Execute       set_default_model Loop_Xpose_Col_Outer 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model Loop_Xpose_Col_Outer 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=Loop_Xpose_Col_Outer
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.002 sec.
@I [HLS-111]  Elapsed time: 0.037 seconds; current allocated memory: 135.534 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.011 sec.
@I [HLS-0] Finish binding Loop_Xpose_Col_Outer.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model write_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model write_data 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.014 sec.
@I [HLS-111]  Elapsed time: 0.043 seconds; current allocated memory: 135.747 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.01 sec.
@I [HLS-0] Finish scheduling write_data.
@I [HLS-100] Execute       set_default_model write_data 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model write_data 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=write_data
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.002 sec.
@I [HLS-111]  Elapsed time: 0.036 seconds; current allocated memory: 135.803 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.011 sec.
@I [HLS-0] Finish binding write_data.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model dct 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model dct 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.004 sec.
@I [HLS-111]  Elapsed time: 0.033 seconds; current allocated memory: 135.789 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.006 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.009 sec.
@I [HLS-0] Finish scheduling dct.
@I [HLS-100] Execute       set_default_model dct 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model dct 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=dct
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.066 sec.
@I [HLS-111]  Elapsed time: 0.102 seconds; current allocated memory: 135.820 MB.
@I [HLS-100] Execute       report -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.05 sec.
@I [HLS-100] Execute       db_write -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.009 sec.
@I [HLS-0] Finish binding dct.
@I [HLS-100] Execute       get_model_list dct -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0.001 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Execute       rtl_gen_preprocess read_data 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Xpose_Row_Outer 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess Loop_Xpose_Col_Outer 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess write_data 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
@I [HLS-100] Execute       rtl_gen_preprocess dct 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for RTL generation: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model read_data -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'read_data'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.014 sec.
@I [HLS-111]  Elapsed time: 0.092 seconds; current allocated memory: 135.773 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       gen_rtl read_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/read_data -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_rtl read_data -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/read_data 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_rtl read_data -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/read_data 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_tb_info read_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.009 sec.
@I [HLS-100] Execute       report -model read_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/read_data_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       report -model read_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/read_data_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.008 sec.
@I [HLS-100] Execute       report -model read_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.027 sec.
@I [HLS-100] Execute       db_write -model read_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.02 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Row_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model Loop_Row_DCT_Loop_pr -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
@I [SYN-210] Renamed object name 'Loop_Row_DCT_Loop_pr_dct_coeff_table' to 'Loop_Row_DCT_Loopbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mul_mul_16s_16s_29_1' to 'dct_mul_mul_16s_1cud' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_16s_29s_29_1' to 'dct_mac_muladd_16dEe' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_15s_14ns_29_1' to 'dct_mac_muladd_16eOg' due to the length limit 20
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16dEe': 4 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_16s_1cud': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Loop_Row_DCT_Loop_pr'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.016 sec.
@I [HLS-111]  Elapsed time: 0.173 seconds; current allocated memory: 136.275 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl Loop_Row_DCT_Loop_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/Loop_Row_DCT_Loop_pr -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_rtl Loop_Row_DCT_Loop_pr -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       gen_rtl returned 0; 0.004 sec.
@I [HLS-100] Execute       gen_rtl Loop_Row_DCT_Loop_pr -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/Loop_Row_DCT_Loop_pr 
@I [HLS-100] Command       gen_rtl returned 0; 0.003 sec.
@I [HLS-100] Execute       gen_tb_info Loop_Row_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.007 sec.
@I [HLS-100] Execute       report -model Loop_Row_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Row_DCT_Loop_pr_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.008 sec.
@I [HLS-100] Execute       report -model Loop_Row_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Row_DCT_Loop_pr_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.006 sec.
@I [HLS-100] Execute       report -model Loop_Row_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.018 sec.
@I [HLS-100] Execute       db_write -model Loop_Row_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.023 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Xpose_Row_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model Loop_Xpose_Row_Outer -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'Loop_Xpose_Row_Outer'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.011 sec.
@I [HLS-111]  Elapsed time: 0.179 seconds; current allocated memory: 136.833 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute       gen_rtl Loop_Xpose_Row_Outer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/Loop_Xpose_Row_Outer -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_rtl Loop_Xpose_Row_Outer -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/Loop_Xpose_Row_Outer 
@I [HLS-100] Command       gen_rtl returned 0; 0.004 sec.
@I [HLS-100] Execute       gen_rtl Loop_Xpose_Row_Outer -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/Loop_Xpose_Row_Outer 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_tb_info Loop_Xpose_Row_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.008 sec.
@I [HLS-100] Execute       report -model Loop_Xpose_Row_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Xpose_Row_Outer_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       report -model Loop_Xpose_Row_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Xpose_Row_Outer_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       report -model Loop_Xpose_Row_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.027 sec.
@I [HLS-100] Execute       db_write -model Loop_Xpose_Row_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.021 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Col_DCT_Loop_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model Loop_Col_DCT_Loop_pr -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
@I [SYN-210] Renamed object name 'Loop_Col_DCT_Loop_pr_dct_coeff_table' to 'Loop_Col_DCT_LoopfYi' due to the length limit 20
@W [RTGEN-101] RTL name 'dct_mul_mul_16s_1cud' is changed to 'dct_mul_mul_16s_1cud_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_16dEe' is changed to 'dct_mac_muladd_16dEe_x' due to conflict.
@W [RTGEN-101] RTL name 'dct_mac_muladd_16eOg' is changed to 'dct_mac_muladd_16eOg_x' due to conflict.
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16dEe': 4 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_16s_1cud': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Loop_Col_DCT_Loop_pr'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.018 sec.
@I [HLS-111]  Elapsed time: 0.175 seconds; current allocated memory: 137.507 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.009 sec.
@I [HLS-100] Execute       gen_rtl Loop_Col_DCT_Loop_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/Loop_Col_DCT_Loop_pr -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_rtl Loop_Col_DCT_Loop_pr -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       gen_rtl returned 0; 0.004 sec.
@I [HLS-100] Execute       gen_rtl Loop_Col_DCT_Loop_pr -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/Loop_Col_DCT_Loop_pr 
@I [HLS-100] Command       gen_rtl returned 0; 0.004 sec.
@I [HLS-100] Execute       gen_tb_info Loop_Col_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.006 sec.
@I [HLS-100] Execute       report -model Loop_Col_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Col_DCT_Loop_pr_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.007 sec.
@I [HLS-100] Execute       report -model Loop_Col_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Col_DCT_Loop_pr_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.006 sec.
@I [HLS-100] Execute       report -model Loop_Col_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.018 sec.
@I [HLS-100] Execute       db_write -model Loop_Col_DCT_Loop_pr -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.024 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Loop_Xpose_Col_Outer' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model Loop_Xpose_Col_Outer -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'Loop_Xpose_Col_Outer'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.007 sec.
@I [HLS-111]  Elapsed time: 0.178 seconds; current allocated memory: 137.984 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       gen_rtl Loop_Xpose_Col_Outer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/Loop_Xpose_Col_Outer -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.005 sec.
@I [HLS-100] Execute       gen_rtl Loop_Xpose_Col_Outer -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/Loop_Xpose_Col_Outer 
@I [HLS-100] Command       gen_rtl returned 0; 0.003 sec.
@I [HLS-100] Execute       gen_rtl Loop_Xpose_Col_Outer -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/Loop_Xpose_Col_Outer 
@I [HLS-100] Command       gen_rtl returned 0; 0.005 sec.
@I [HLS-100] Execute       gen_tb_info Loop_Xpose_Col_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.005 sec.
@I [HLS-100] Execute       report -model Loop_Xpose_Col_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Xpose_Col_Outer_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.005 sec.
@I [HLS-100] Execute       report -model Loop_Xpose_Col_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/Loop_Xpose_Col_Outer_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.003 sec.
@I [HLS-100] Execute       report -model Loop_Xpose_Col_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.014 sec.
@I [HLS-100] Execute       db_write -model Loop_Xpose_Col_Outer -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.014 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model write_data -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.compgen.tcl 
@I [RTGEN-100] Finished creating RTL model for 'write_data'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.007 sec.
@I [HLS-111]  Elapsed time: 0.109 seconds; current allocated memory: 138.160 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       gen_rtl write_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/write_data -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.004 sec.
@I [HLS-100] Execute       gen_rtl write_data -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/write_data 
@I [HLS-100] Command       gen_rtl returned 0; 0.003 sec.
@I [HLS-100] Execute       gen_rtl write_data -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/write_data 
@I [HLS-100] Command       gen_rtl returned 0; 0.005 sec.
@I [HLS-100] Execute       gen_tb_info write_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.003 sec.
@I [HLS-100] Execute       report -model write_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/write_data_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.005 sec.
@I [HLS-100] Execute       report -model write_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/write_data_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.002 sec.
@I [HLS-100] Execute       report -model write_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.014 sec.
@I [HLS-100] Execute       db_write -model write_data -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.013 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model dct -vendor xilinx -mg_file C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.compgen.tcl 
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.018 sec.
@I [HLS-111]  Elapsed time: 0.115 seconds; current allocated memory: 138.986 MB.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       gen_rtl dct -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/systemc/dct -synmodules read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       gen_rtl dct -istop -style xilinx -f -lang vhdl -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/vhdl/dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.008 sec.
@I [HLS-100] Execute       gen_rtl dct -istop -style xilinx -f -lang vlog -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/verilog/dct 
@I [HLS-100] Command       gen_rtl returned 0; 0.006 sec.
@I [HLS-100] Execute       export_constraint_db -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.constraint.tcl -f -tool general 
@I [HLS-100] Command       export_constraint_db returned 0; 0.001 sec.
@I [HLS-100] Execute       report -model dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.design.xml -verbose -f -dv 
@I [HLS-100] Command       report returned 0; 0.045 sec.
@I [HLS-100] Execute       report -model dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.sdaccel.xml -verbose -f -sdaccel 
@I [HLS-100] Command       report returned 0; 0.009 sec.
@I [HLS-100] Execute       gen_tb_info dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct -p C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.015 sec.
@I [HLS-100] Execute       report -model dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/dct_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.006 sec.
@I [HLS-100] Execute       report -model dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/syn/report/dct_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.006 sec.
@I [HLS-100] Execute       report -model dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.053 sec.
@I [HLS-100] Execute       db_write -model dct -o C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.012 sec.
@I [HLS-100] Execute       sc_get_clocks dct 
@I [HLS-100] Command       sc_get_clocks returned 0; 0 sec.
@I [HLS-100] Execute       sc_get_portdomain dct 
@I [HLS-100] Command       sc_get_portdomain returned 0; 0 sec.
@I [HLS-0] Model list for RTL component generation: read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
@I [HLS-0] Handling components in module [read_data] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Handling components in module [Loop_Row_DCT_Loop_pr] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
@I [HLS-0] Found component dct_mul_mul_16s_1cud.
@I [HLS-0] Append model dct_mul_mul_16s_1cud
@I [HLS-0] Found component dct_mac_muladd_16dEe.
@I [HLS-0] Append model dct_mac_muladd_16dEe
@I [HLS-0] Found component dct_mac_muladd_16eOg.
@I [HLS-0] Append model dct_mac_muladd_16eOg
@I [HLS-0] Found component Loop_Row_DCT_Loopbkb.
@I [HLS-0] Append model Loop_Row_DCT_Loopbkb
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Handling components in module [Loop_Xpose_Row_Outer] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Handling components in module [Loop_Col_DCT_Loop_pr] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Handling components in module [Loop_Xpose_Col_Outer] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Handling components in module [write_data] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Handling components in module [dct] ... 
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.004 sec.
@I [HLS-0] Append model read_data
@I [HLS-0] Append model Loop_Row_DCT_Loop_pr
@I [HLS-0] Append model Loop_Xpose_Row_Outer
@I [HLS-0] Append model Loop_Col_DCT_Loop_pr
@I [HLS-0] Append model Loop_Xpose_Col_Outer
@I [HLS-0] Append model write_data
@I [HLS-0] Append model dct
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: dct_mul_mul_16s_1cud dct_mac_muladd_16dEe dct_mac_muladd_16eOg Loop_Row_DCT_Loopbkb read_data Loop_Row_DCT_Loop_pr Loop_Xpose_Row_Outer Loop_Col_DCT_Loop_pr Loop_Xpose_Col_Outer write_data dct
@I [HLS-0] To file: write model dct_mul_mul_16s_1cud
@I [HLS-0] To file: write model dct_mac_muladd_16dEe
@I [HLS-0] To file: write model dct_mac_muladd_16eOg
@I [HLS-0] To file: write model Loop_Row_DCT_Loopbkb
@I [HLS-0] To file: write model read_data
@I [HLS-0] To file: write model Loop_Row_DCT_Loop_pr
@I [HLS-0] To file: write model Loop_Xpose_Row_Outer
@I [HLS-0] To file: write model Loop_Col_DCT_Loop_pr
@I [HLS-0] To file: write model Loop_Xpose_Col_Outer
@I [HLS-0] To file: write model write_data
@I [HLS-0] To file: write model dct
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Execute       export_ssdm C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/a.export.ll 
@I [HLS-100] Command       export_ssdm returned 0; 0.004 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/generic/autopilot/common.gen 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/generic/autopilot/APCoreGen.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/generic/autopilot/op.gen 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/generic/autopilot/op_simcore.gen 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/generic/autopilot/interface.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq.gen 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command             ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command             ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute               source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command               ap_source returned 0; 0.003 sec.
@I [HLS-100] Execute               source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command               ap_source returned 0; 0.005 sec.
@I [HLS-100] Command             ap_source returned 0; 0.009 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.007 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command             ap_source returned 0; 0.003 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command             ap_source returned 0; 0.065 sec.
@I [HLS-100] Execute             source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command             ap_source returned 0; 0.001 sec.
@I [HLS-100] Command           ap_source returned 0; 0.098 sec.
@I [HLS-100] Execute           source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command           ap_source returned 0; 0.001 sec.
@I [HLS-100] Command         ap_source returned 0; 0.101 sec.
@I [HLS-100] Command       ap_source returned 0; 0.101 sec.
@I [HLS-100] Execute       source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
@I [HLS-100] Execute         source D:/Programs/Vivado/Vivado_HLS/2016.3/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0.001 sec.
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/read_data.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Row_DCT_Loop_pr.compgen.tcl 
@I [RTMG-279] Implementing memory 'Loop_Row_DCT_Loopbkb_rom' using distributed ROMs.
@I [HLS-100] Command       ap_source returned 0; 0.135 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Row_Outer.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Col_DCT_Loop_pr.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/Loop_Xpose_Col_Outer.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/write_data.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution7/.autopilot/db/dct.compgen.tcl 
@I [RTMG-278] Implementing memory 'dct_row_outbuf_i_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_col_inbuf_memcore_ram' using block RAMs.
@I [HLS-100] Command       ap_source returned 0; 0.077 sec.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 183.887 ; gain = 135.035
@I [SYSC-301] Generating SystemC RTL for dct.
@I [VHDL-304] Generating VHDL RTL for dct.
@I [VLOG-307] Generating Verilog RTL for dct.
@I [HLS-100] Command     autosyn returned 0; 2.468 sec.
@I [HLS-100] Command   csynth_design returned 0; 4.932 sec.
@I [HLS-100] Command ap_source returned 0; 5.242 sec.
@I [HLS-100] Execute cleanup_all 
@I [HLS-100] Command cleanup_all returned 0; 0.011 sec.
