# soc_design


<details>
<summary>DAY 0 : Tools Installation</summary>


**Yosys**
![yosys](https://github.com/user-attachments/assets/c6e81474-db27-4798-9d64-65802c028e3c)




**IVerilog**
![iverilog](https://github.com/user-attachments/assets/f59a239d-7145-4c5b-b0b3-6a7a90934065)




**GTKWave**
![gtkwave](https://github.com/user-attachments/assets/3de31f24-7b1a-45ac-9052-0b97d215041b)

</details>

<details>
<summary>Day 1 : Introduction to Verilog RTL Design and Synthesis</summary>




**GTKWave Output After Running IVerilog**
![good_mux_gtkwave](https://github.com/user-attachments/assets/840a4f95-27bd-4d36-ba19-c790bb52b40f)



**Good MUX and Testbench**
![good_mux_gvim](https://github.com/user-attachments/assets/9c820a1b-1329-4cd5-b725-f8c439f1280c)



**Yosys Output**
![Screenshot 2024-09-26 084110](https://github.com/user-attachments/assets/398ded47-7516-4b38-b87b-abec3354a0c3)



**Synthesized Netlist**
![Screenshot 2024-09-26 084833](https://github.com/user-attachments/assets/8273b602-6642-4c3f-9bb8-2a0b974559b7)


</details>

<details>
  <summary>Day 2 : Timing Libs, Hierarchical vs Flat Synthesis and Efficient Coding Styles</summary>

<h2> Introduction to timing .libs </h2>

**Introduction to Timing Libs**

![Screenshot 2024-09-28 142704](https://github.com/user-attachments/assets/398e1ea6-796e-4cde-ade5-8ca908ff36e2)

<h2> Hierarchical Synthesis </h2>
**Hierarchical Synthesis Code**

![Screenshot 2024-09-28 144633](https://github.com/user-attachments/assets/79fcd54f-3496-4e61-82e3-a6c24d6486f5)

**Hierarchical Synthesis Details 1**
![Screenshot 2024-09-28 145227](https://github.com/user-attachments/assets/9a42c2f2-69ef-48bf-9cf6-d189cfce4b58)


**Hierarchical Synthesis Details 2**

![Screenshot 2024-09-28 145307](https://github.com/user-attachments/assets/e2ed9c6c-0334-4d51-98c0-31dc1d6f147d)

**Hierarchical Synthesis Schematic**

![Screenshot 2024-09-28 145531](https://github.com/user-attachments/assets/3fb7dc8b-bbda-4e1f-bfd2-c04cccd7ab64)

<h2> Flat Synthesis </h2>

**Flat Synthesis Code**

![Screenshot 2024-09-28 150350](https://github.com/user-attachments/assets/e1606871-5434-4eee-be42-3a549f4a26c9)

**Flat Synthesis Schematic**

![Screenshot 2024-09-28 150642](https://github.com/user-attachments/assets/d4ae97bf-79ed-4a22-8e2e-6e1d7d0a7fc8)

<h2> Sub-module Level Synthesis </h2>

**Sub Module Synthesis Details**

![Screenshot 2024-09-28 150909](https://github.com/user-attachments/assets/282d050a-4288-455c-b709-cd4eee109303)

<h2> Various Flops and Synthesis </h2>

**Sub Module Synthesis Schematic**

![Screenshot 2024-09-28 150941](https://github.com/user-attachments/assets/482d2c13-781b-46ab-abe1-f8c09b178dda)

**D-FF with Asynchronous Reset GTKWave**

![Screenshot 2024-09-28 154515](https://github.com/user-attachments/assets/4f6ee167-66e4-48b0-b6ca-e3005e985776)

**D-FF with Asynchronous Reset YOSYS**

![Screenshot 2024-09-28 160045](https://github.com/user-attachments/assets/3e478a51-dcae-4128-8bfb-2ca370b8a2a2)

**D-FF with Asynchronous Set GTKWave**

![Screenshot 2024-09-28 154831](https://github.com/user-attachments/assets/b3e035a2-877b-438b-97db-91afc940ae7c)


**D-FF with Asynchronous Set YOSYS**

![Screenshot 2024-09-28 160236](https://github.com/user-attachments/assets/b88412d0-7053-498b-97c0-6b67ad7c885e)


**D-FF with Synchronous ResetGTKWave**

![Screenshot 2024-09-28 155259](https://github.com/user-attachments/assets/269a2706-3fd0-428b-bc2b-ee181dd21b3b)

**D-FF with Synchronous Reset YOSYS**

![Screenshot 2024-09-28 160359](https://github.com/user-attachments/assets/11a41703-ccb2-47ab-9fb0-3d473eee47b7)

<h2> Synthesizing Mul2 </h2>

**Mul2 Details**

![Screenshot 2024-09-28 161735](https://github.com/user-attachments/assets/2e8ef7ff-ea81-4bbe-82a7-dfa86f76639d)


**Mul2 Code**

![Screenshot 2024-09-28 162221](https://github.com/user-attachments/assets/d85f193c-20f5-413a-ad34-6138255b6012)


**Mul2 Schematic**

![Screenshot 2024-09-28 161805](https://github.com/user-attachments/assets/62e6a194-7047-40c2-82bd-2f2b057eee82)

<h2> Synthesizing Mult8 </h2>

**Mult8 Details**

![Screenshot 2024-09-28 162436](https://github.com/user-attachments/assets/f982a4b5-0ced-43aa-9a66-a19ae67fc623)


**Mult8 Code**

![Screenshot 2024-09-28 162606](https://github.com/user-attachments/assets/32d69219-bbe6-4c8f-83fc-29066022b5bb)


**Mult8 Schematic**

![Screenshot 2024-09-28 162508](https://github.com/user-attachments/assets/748fa535-440e-4f75-b5ba-624bb9b54ed9)
  
</details>

<details>
  <summary>Day 3 : Combinational and Sequential Optimizations</summary>
</details>

<details>
  <summary>Day 4 : GLS, Blocking vs Non-Blocking, and Synthesis-Simulation Mismatch</summary>
</details>
