
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005603                       # Number of seconds simulated
sim_ticks                                  5602530000                       # Number of ticks simulated
final_tick                                 5602530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99300                       # Simulator instruction rate (inst/s)
host_op_rate                                   193111                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               95301551                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706784                       # Number of bytes of host memory used
host_seconds                                    58.79                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          105728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           58048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              163776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       105728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         105728                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1652                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              907                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2559                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           18871474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10361033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               29232507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      18871474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          18871474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          18871474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10361033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              29232507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1652.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5718                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2559                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  163776                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   163776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               193                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5602438500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2559                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1911                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      519                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      109                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          902                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     179.228381                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    112.887066                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    228.329977                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           552     61.20%     61.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          168     18.63%     79.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           56      6.21%     86.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           37      4.10%     90.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      2.88%     93.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      1.66%     94.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.11%     95.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      0.89%     96.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           902                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       105728                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        58048                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 18871474.137577131391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10361033.318875579163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1652                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          907                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63949500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    129984750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38710.35                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    143312.84                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     145953000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                193934250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12795000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      57035.17                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 75785.17                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         29.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      29.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.23                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.23                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1649                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.44                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2189307.74                       # Average gap between requests
system.mem_ctrl.pageHitRate                     64.44                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2713200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1419330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9881760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              35095470                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               6809760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        301936980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        191364480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1070974800                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1718142870                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             306.672676                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5507070750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      14436500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       41340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4346859750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    498342000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39407500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    662144250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3784200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2003760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8389500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          304246800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              72317610                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              21366720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        901790160                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        655679040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         493810260                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2463784890                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             439.762909                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5387359000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      44968000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      128700000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1702302500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1707493500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       41454750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1977611250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1811961                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1811961                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            203118                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               995971                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  647473                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              87787                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          995971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             531901                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           464070                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94349                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2170538                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1748010                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4927                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           503                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1722781                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           739                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11205061                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             292590                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9113173                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1811961                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1179374                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      10631247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  409966                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5504                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          282                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1722166                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1376                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11134984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.622772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.722083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1594957     14.32%     14.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1010513      9.08%     23.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8529514     76.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11134984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161709                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.813309                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   941771                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1247106                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8212131                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                528993                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 204983                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16342432                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                716582                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 204983                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1784619                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  324804                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1844                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7863028                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                955706                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15616231                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                349271                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   363                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 163500                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    882                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 525363                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            20586                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14048158                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              37693066                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27496167                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11613                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4000970                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 37                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    772041                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2662179                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1941011                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            296767                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            86825                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   14907983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 862                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13150225                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            124216                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3556342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5634394                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            846                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11134984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.180983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.854040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3235586     29.06%     29.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2648571     23.79%     52.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5250827     47.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11134984                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    509      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    112      0.01%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    50      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 864416     58.60%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                610030     41.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             51809      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9055667     68.86%     69.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5489      0.04%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   522      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  778      0.01%     69.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  687      0.01%     69.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 358      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2247408     17.09%     86.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1778462     13.52%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6576      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2451      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13150225                       # Type of FU issued
system.cpu.iq.rate                           1.173597                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1475117                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.112174                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39011574                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18443291                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12500451                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               23193                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              23742                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7568                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               14561986                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   11547                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           889201                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       724645                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4766                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1885                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       273497                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 204983                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  160385                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 40178                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            14908845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            209049                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2662179                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1941011                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                315                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1712                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 22193                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1885                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          95198                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       123154                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               218352                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12665390                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2170252                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            484835                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3917801                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1182276                       # Number of branches executed
system.cpu.iew.exec_stores                    1747549                       # Number of stores executed
system.cpu.iew.exec_rate                     1.130328                       # Inst execution rate
system.cpu.iew.wb_sent                       12558912                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12508019                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8598324                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15397087                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.116283                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.558438                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3203985                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            203452                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10822593                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.048963                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.931246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4440793     41.03%     41.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1411098     13.04%     54.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4970702     45.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10822593                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4970702                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     20408378                       # The number of ROB reads
system.cpu.rob.rob_writes                    29425674                       # The number of ROB writes
system.cpu.timesIdled                             814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           70077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.919475                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.919475                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.520976                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.520976                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 22118678                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9511886                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5965                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4986                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2107180                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1670870                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5972914                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2911054                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67138                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.359260                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23614610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23614610                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1192317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1192317                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1651593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1651593                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2843910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2843910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2843910                       # number of overall hits
system.cpu.dcache.overall_hits::total         2843910                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        83317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         83317                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        16207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16207                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        99524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99524                       # number of overall misses
system.cpu.dcache.overall_misses::total         99524                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1015858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1015858000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    352344496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    352344496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1368202496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1368202496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1368202496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1368202496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1275634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1275634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2943434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2943434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2943434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2943434                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065314                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009718                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033812                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12192.685766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12192.685766                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21740.266305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21740.266305                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13747.462883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13747.462883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13747.462883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13747.462883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5909                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.353763                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65752                       # number of writebacks
system.cpu.dcache.writebacks::total             65752                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31416                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          965                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        32381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32381                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32381                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        51901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        51901                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15242                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67143                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    637395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    637395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    328552496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    328552496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    965947996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    965947996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    965947996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    965947996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022811                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12280.986879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12280.986879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21555.733893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21555.733893                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14386.428905                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14386.428905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14386.428905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14386.428905                       # average overall mshr miss latency
system.cpu.dcache.replacements                  67122                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.732322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1721620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1933                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            890.646663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.732322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13779261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13779261                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1719687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1719687                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1719687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1719687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1719687                       # number of overall hits
system.cpu.icache.overall_hits::total         1719687                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2479                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2479                       # number of overall misses
system.cpu.icache.overall_misses::total          2479                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178655500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178655500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    178655500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178655500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178655500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178655500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1722166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1722166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1722166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1722166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1722166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1722166                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001439                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001439                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001439                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001439                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001439                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72067.567568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72067.567568                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72067.567568                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72067.567568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72067.567568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72067.567568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.642857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          545                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          545                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          545                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          545                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          545                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1934                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1934                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149563500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149563500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149563500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149563500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001123                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77333.764219                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77333.764219                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77333.764219                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77333.764219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77333.764219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77333.764219                       # average overall mshr miss latency
system.cpu.icache.replacements                   1397                       # number of replacements
system.l2bus.snoop_filter.tot_requests         137596                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        68521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         2604                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               53814                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         65752                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2788                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              15257                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             15257                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          53815                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       201399                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  206641                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       122304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8504704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8627008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              69098                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037715                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190506                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    66492     96.23%     96.23% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2606      3.77%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                69098                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            200302000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4858947                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           167846998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2125.319714                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 134797                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2559                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                52.675655                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1435.542566                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   689.777147                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.350474                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.168403                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.518877                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2538                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2277                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.619629                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1080943                       # Number of tag accesses
system.l2cache.tags.data_accesses             1080943                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        65752                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        65752                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        14556                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            14556                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          259                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        51671                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51930                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             259                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           66227                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               66486                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            259                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          66227                       # number of overall hits
system.l2cache.overall_hits::total              66486                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          701                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            701                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1653                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1859                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1653                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           907                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2560                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1653                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          907                       # number of overall misses
system.l2cache.overall_misses::total             2560                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    154824500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    154824500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    143593500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18850500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    162444000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    143593500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    173675000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    317268500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    143593500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    173675000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    317268500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        65752                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        65752                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        15257                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        15257                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1912                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        51877                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        53789                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1912                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        67134                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           69046                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1912                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        67134                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          69046                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.045946                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.045946                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.864540                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.003971                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.034561                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.864540                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.013510                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.037077                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.864540                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.013510                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.037077                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 220862.339515                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 220862.339515                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86868.421053                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 91507.281553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87382.463690                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86868.421053                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 191482.910695                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 123933.007812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86868.421053                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 191482.910695                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 123933.007812                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          701                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          701                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1653                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1859                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1653                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          907                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2560                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1653                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          907                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2560                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    153422500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    153422500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    140289500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18438500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    158728000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    140289500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    171861000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    312150500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    140289500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    171861000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    312150500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.045946                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.045946                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.864540                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003971                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.034561                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.864540                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.013510                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.037077                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.864540                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.013510                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.037077                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 218862.339515                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 218862.339515                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84869.630974                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89507.281553                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85383.539537                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84869.630974                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 189482.910695                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 121933.789062                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84869.630974                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 189482.910695                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 121933.789062                       # average overall mshr miss latency
system.l2cache.replacements                        21                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2580                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           21                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1858                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                21                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                701                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               701                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1858                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5139                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       163776                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2559                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2559    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2559                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1290000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6397500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2129.003864                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2559                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2559                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1437.309417                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   691.694447                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043863                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021109                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.064972                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2559                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2298                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.078094                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                43503                       # Number of tag accesses
system.l3cache.tags.data_accesses               43503                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          701                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            701                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1652                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1858                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1652                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           907                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2559                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1652                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          907                       # number of overall misses
system.l3cache.overall_misses::total             2559                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    147113500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    147113500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    125421500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16584500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    142006000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    125421500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    163698000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    289119500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    125421500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    163698000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    289119500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          701                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          701                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1652                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1858                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1652                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          907                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2559                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1652                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          907                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2559                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 209862.339515                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 209862.339515                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75921.004843                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 80507.281553                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76429.494080                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75921.004843                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 180482.910695                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 112981.438062                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75921.004843                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 180482.910695                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 112981.438062                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          701                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          701                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1652                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1858                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1652                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          907                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2559                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1652                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          907                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2559                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    145711500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    145711500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122117500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16172500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138290000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    122117500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    161884000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    284001500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    122117500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    161884000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    284001500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 207862.339515                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 207862.339515                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73921.004843                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78507.281553                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74429.494080                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73921.004843                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 178482.910695                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 110981.438062                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73921.004843                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 178482.910695                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 110981.438062                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5602530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1858                       # Transaction distribution
system.membus.trans_dist::ReadExReq               701                       # Transaction distribution
system.membus.trans_dist::ReadExResp              701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1858                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       163776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       163776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  163776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2559                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1279500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6899750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
