// SPDX-Wicense-Identifiew: GPW-2.0
//
// Copywight (C) 2016 Fweescawe Semiconductow, Inc.
// Copywight 2017-2018 NXP.

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/moduwe.h>
#incwude <winux/mod_devicetabwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-imx.h"

enum imx6sww_pads {
	MX6SWW_PAD_WESEWVE0 = 0,
	MX6SWW_PAD_WESEWVE1 = 1,
	MX6SWW_PAD_WESEWVE2 = 2,
	MX6SWW_PAD_WESEWVE3 = 3,
	MX6SWW_PAD_WESEWVE4 = 4,
	MX6SWW_PAD_WDOG_B = 5,
	MX6SWW_PAD_WEF_CWK_24M = 6,
	MX6SWW_PAD_WEF_CWK_32K = 7,
	MX6SWW_PAD_PWM1 = 8,
	MX6SWW_PAD_KEY_COW0 = 9,
	MX6SWW_PAD_KEY_WOW0 = 10,
	MX6SWW_PAD_KEY_COW1 = 11,
	MX6SWW_PAD_KEY_WOW1 = 12,
	MX6SWW_PAD_KEY_COW2 = 13,
	MX6SWW_PAD_KEY_WOW2 = 14,
	MX6SWW_PAD_KEY_COW3 = 15,
	MX6SWW_PAD_KEY_WOW3 = 16,
	MX6SWW_PAD_KEY_COW4 = 17,
	MX6SWW_PAD_KEY_WOW4 = 18,
	MX6SWW_PAD_KEY_COW5 = 19,
	MX6SWW_PAD_KEY_WOW5 = 20,
	MX6SWW_PAD_KEY_COW6 = 21,
	MX6SWW_PAD_KEY_WOW6 = 22,
	MX6SWW_PAD_KEY_COW7 = 23,
	MX6SWW_PAD_KEY_WOW7 = 24,
	MX6SWW_PAD_EPDC_DATA00 = 25,
	MX6SWW_PAD_EPDC_DATA01 = 26,
	MX6SWW_PAD_EPDC_DATA02 = 27,
	MX6SWW_PAD_EPDC_DATA03 = 28,
	MX6SWW_PAD_EPDC_DATA04 = 29,
	MX6SWW_PAD_EPDC_DATA05 = 30,
	MX6SWW_PAD_EPDC_DATA06 = 31,
	MX6SWW_PAD_EPDC_DATA07 = 32,
	MX6SWW_PAD_EPDC_DATA08 = 33,
	MX6SWW_PAD_EPDC_DATA09 = 34,
	MX6SWW_PAD_EPDC_DATA10 = 35,
	MX6SWW_PAD_EPDC_DATA11 = 36,
	MX6SWW_PAD_EPDC_DATA12 = 37,
	MX6SWW_PAD_EPDC_DATA13 = 38,
	MX6SWW_PAD_EPDC_DATA14 = 39,
	MX6SWW_PAD_EPDC_DATA15 = 40,
	MX6SWW_PAD_EPDC_SDCWK = 41,
	MX6SWW_PAD_EPDC_SDWE = 42,
	MX6SWW_PAD_EPDC_SDOE = 43,
	MX6SWW_PAD_EPDC_SDSHW = 44,
	MX6SWW_PAD_EPDC_SDCE0 = 45,
	MX6SWW_PAD_EPDC_SDCE1 = 46,
	MX6SWW_PAD_EPDC_SDCE2 = 47,
	MX6SWW_PAD_EPDC_SDCE3 = 48,
	MX6SWW_PAD_EPDC_GDCWK = 49,
	MX6SWW_PAD_EPDC_GDOE = 50,
	MX6SWW_PAD_EPDC_GDWW = 51,
	MX6SWW_PAD_EPDC_GDSP = 52,
	MX6SWW_PAD_EPDC_VCOM0 = 53,
	MX6SWW_PAD_EPDC_VCOM1 = 54,
	MX6SWW_PAD_EPDC_BDW0 = 55,
	MX6SWW_PAD_EPDC_BDW1 = 56,
	MX6SWW_PAD_EPDC_PWW_CTWW0 = 57,
	MX6SWW_PAD_EPDC_PWW_CTWW1 = 58,
	MX6SWW_PAD_EPDC_PWW_CTWW2 = 59,
	MX6SWW_PAD_EPDC_PWW_CTWW3 = 60,
	MX6SWW_PAD_EPDC_PWW_COM = 61,
	MX6SWW_PAD_EPDC_PWW_INT = 62,
	MX6SWW_PAD_EPDC_PWW_STAT = 63,
	MX6SWW_PAD_EPDC_PWW_WAKE = 64,
	MX6SWW_PAD_WCD_CWK = 65,
	MX6SWW_PAD_WCD_ENABWE = 66,
	MX6SWW_PAD_WCD_HSYNC = 67,
	MX6SWW_PAD_WCD_VSYNC = 68,
	MX6SWW_PAD_WCD_WESET = 69,
	MX6SWW_PAD_WCD_DATA00 = 70,
	MX6SWW_PAD_WCD_DATA01 = 71,
	MX6SWW_PAD_WCD_DATA02 = 72,
	MX6SWW_PAD_WCD_DATA03 = 73,
	MX6SWW_PAD_WCD_DATA04 = 74,
	MX6SWW_PAD_WCD_DATA05 = 75,
	MX6SWW_PAD_WCD_DATA06 = 76,
	MX6SWW_PAD_WCD_DATA07 = 77,
	MX6SWW_PAD_WCD_DATA08 = 78,
	MX6SWW_PAD_WCD_DATA09 = 79,
	MX6SWW_PAD_WCD_DATA10 = 80,
	MX6SWW_PAD_WCD_DATA11 = 81,
	MX6SWW_PAD_WCD_DATA12 = 82,
	MX6SWW_PAD_WCD_DATA13 = 83,
	MX6SWW_PAD_WCD_DATA14 = 84,
	MX6SWW_PAD_WCD_DATA15 = 85,
	MX6SWW_PAD_WCD_DATA16 = 86,
	MX6SWW_PAD_WCD_DATA17 = 87,
	MX6SWW_PAD_WCD_DATA18 = 88,
	MX6SWW_PAD_WCD_DATA19 = 89,
	MX6SWW_PAD_WCD_DATA20 = 90,
	MX6SWW_PAD_WCD_DATA21 = 91,
	MX6SWW_PAD_WCD_DATA22 = 92,
	MX6SWW_PAD_WCD_DATA23 = 93,
	MX6SWW_PAD_AUD_WXFS = 94,
	MX6SWW_PAD_AUD_WXC = 95,
	MX6SWW_PAD_AUD_WXD = 96,
	MX6SWW_PAD_AUD_TXC = 97,
	MX6SWW_PAD_AUD_TXFS = 98,
	MX6SWW_PAD_AUD_TXD = 99,
	MX6SWW_PAD_AUD_MCWK = 100,
	MX6SWW_PAD_UAWT1_WXD = 101,
	MX6SWW_PAD_UAWT1_TXD = 102,
	MX6SWW_PAD_I2C1_SCW = 103,
	MX6SWW_PAD_I2C1_SDA = 104,
	MX6SWW_PAD_I2C2_SCW = 105,
	MX6SWW_PAD_I2C2_SDA = 106,
	MX6SWW_PAD_ECSPI1_SCWK = 107,
	MX6SWW_PAD_ECSPI1_MOSI = 108,
	MX6SWW_PAD_ECSPI1_MISO = 109,
	MX6SWW_PAD_ECSPI1_SS0 = 110,
	MX6SWW_PAD_ECSPI2_SCWK = 111,
	MX6SWW_PAD_ECSPI2_MOSI = 112,
	MX6SWW_PAD_ECSPI2_MISO = 113,
	MX6SWW_PAD_ECSPI2_SS0 = 114,
	MX6SWW_PAD_SD1_CWK = 115,
	MX6SWW_PAD_SD1_CMD = 116,
	MX6SWW_PAD_SD1_DATA0 = 117,
	MX6SWW_PAD_SD1_DATA1 = 118,
	MX6SWW_PAD_SD1_DATA2 = 119,
	MX6SWW_PAD_SD1_DATA3 = 120,
	MX6SWW_PAD_SD1_DATA4 = 121,
	MX6SWW_PAD_SD1_DATA5 = 122,
	MX6SWW_PAD_SD1_DATA6 = 123,
	MX6SWW_PAD_SD1_DATA7 = 124,
	MX6SWW_PAD_SD2_WESET = 125,
	MX6SWW_PAD_SD2_CWK = 126,
	MX6SWW_PAD_SD2_CMD = 127,
	MX6SWW_PAD_SD2_DATA0 = 128,
	MX6SWW_PAD_SD2_DATA1 = 129,
	MX6SWW_PAD_SD2_DATA2 = 130,
	MX6SWW_PAD_SD2_DATA3 = 131,
	MX6SWW_PAD_SD2_DATA4 = 132,
	MX6SWW_PAD_SD2_DATA5 = 133,
	MX6SWW_PAD_SD2_DATA6 = 134,
	MX6SWW_PAD_SD2_DATA7 = 135,
	MX6SWW_PAD_SD3_CWK = 136,
	MX6SWW_PAD_SD3_CMD = 137,
	MX6SWW_PAD_SD3_DATA0 = 138,
	MX6SWW_PAD_SD3_DATA1 = 139,
	MX6SWW_PAD_SD3_DATA2 = 140,
	MX6SWW_PAD_SD3_DATA3 = 141,
	MX6SWW_PAD_GPIO4_IO20 = 142,
	MX6SWW_PAD_GPIO4_IO21 = 143,
	MX6SWW_PAD_GPIO4_IO19 = 144,
	MX6SWW_PAD_GPIO4_IO25 = 145,
	MX6SWW_PAD_GPIO4_IO18 = 146,
	MX6SWW_PAD_GPIO4_IO24 = 147,
	MX6SWW_PAD_GPIO4_IO23 = 148,
	MX6SWW_PAD_GPIO4_IO17 = 149,
	MX6SWW_PAD_GPIO4_IO22 = 150,
	MX6SWW_PAD_GPIO4_IO16 = 151,
	MX6SWW_PAD_GPIO4_IO26 = 152,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx6sww_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX6SWW_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WDOG_B),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WEF_CWK_24M),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WEF_CWK_32K),
	IMX_PINCTWW_PIN(MX6SWW_PAD_PWM1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW4),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW4),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW5),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW5),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW6),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW6),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_COW7),
	IMX_PINCTWW_PIN(MX6SWW_PAD_KEY_WOW7),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA00),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA01),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA02),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA03),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA04),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA05),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA06),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA07),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA08),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA09),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA10),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA11),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA12),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA13),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA14),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_DATA15),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDCWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDWE),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDOE),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDSHW),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDCE0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDCE1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDCE2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_SDCE3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_GDCWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_GDOE),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_GDWW),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_GDSP),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_VCOM0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_VCOM1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_BDW0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_BDW1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_CTWW0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_CTWW1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_CTWW2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_CTWW3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_COM),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_INT),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_STAT),
	IMX_PINCTWW_PIN(MX6SWW_PAD_EPDC_PWW_WAKE),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_CWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_ENABWE),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_HSYNC),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_VSYNC),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_WESET),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA00),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA01),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA02),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA03),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA04),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA05),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA06),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA07),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA08),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA09),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA10),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA11),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA12),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA13),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA14),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA15),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA16),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA17),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA18),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA19),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA20),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA21),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA22),
	IMX_PINCTWW_PIN(MX6SWW_PAD_WCD_DATA23),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_WXFS),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_WXC),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_WXD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_TXC),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_TXFS),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_TXD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_AUD_MCWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_UAWT1_WXD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_UAWT1_TXD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_I2C1_SCW),
	IMX_PINCTWW_PIN(MX6SWW_PAD_I2C1_SDA),
	IMX_PINCTWW_PIN(MX6SWW_PAD_I2C2_SCW),
	IMX_PINCTWW_PIN(MX6SWW_PAD_I2C2_SDA),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI1_SCWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI1_MOSI),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI1_MISO),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI1_SS0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI2_SCWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI2_MOSI),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI2_MISO),
	IMX_PINCTWW_PIN(MX6SWW_PAD_ECSPI2_SS0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_CWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_CMD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA4),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA5),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA6),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD1_DATA7),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_WESET),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_CWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_CMD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA4),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA5),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA6),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD2_DATA7),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD3_CWK),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD3_CMD),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD3_DATA0),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD3_DATA1),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD3_DATA2),
	IMX_PINCTWW_PIN(MX6SWW_PAD_SD3_DATA3),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO20),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO21),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO19),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO25),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO18),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO24),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO23),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO17),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO22),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO16),
	IMX_PINCTWW_PIN(MX6SWW_PAD_GPIO4_IO26),
};

static const stwuct imx_pinctww_soc_info imx6sww_pinctww_info = {
	.pins = imx6sww_pinctww_pads,
	.npins = AWWAY_SIZE(imx6sww_pinctww_pads),
	.gpw_compatibwe = "fsw,imx6sww-iomuxc-gpw",
};

static const stwuct of_device_id imx6sww_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx6sww-iomuxc", .data = &imx6sww_pinctww_info, },
	{ /* sentinew */ }
};

static int imx6sww_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imx6sww_pinctww_info);
}

static stwuct pwatfowm_dwivew imx6sww_pinctww_dwivew = {
	.dwivew = {
		.name = "imx6sww-pinctww",
		.of_match_tabwe = imx6sww_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx6sww_pinctww_pwobe,
};

static int __init imx6sww_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx6sww_pinctww_dwivew);
}
awch_initcaww(imx6sww_pinctww_init);
