Analysis & Elaboration report for Project1_top
Sat Oct 29 17:56:03 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Source assignments for Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated
  5. Parameter Settings for User Entity Instance: Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component
  6. altsyncram Parameter Settings by Entity Instance
  7. Analysis & Elaboration Settings
  8. Port Connectivity Checks: "Project1_top:top_comp|framebuffer:fb"
  9. Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect"
 10. Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto"
 11. Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|Comparadores:Comparador"
 12. Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto"
 13. Port Connectivity Checks: "Project1_top:top_comp|OV7670_capture:ovcap"
 14. Port Connectivity Checks: "Project1_top:top_comp|ov7670_driver:ovdr|sccb:rw"
 15. Port Connectivity Checks: "Project1_top:top_comp|ov7670_driver:ovdr"
 16. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Oct 29 17:56:03 2016       ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                 ; Project1_top                                ;
; Top-level Entity Name         ; top_geral                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                        ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_vqr1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 16                                                                   ;
;     -- NUMWORDS_B                         ; 8192                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; top_geral          ; Project1_top       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|framebuffer:fb" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; rdclock   ; Input ; Info     ; Stuck at GND                      ;
; rdaddress ; Input ; Info     ; Stuck at GND                      ;
+-----------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect" ;
+--------------+-------+----------+------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------+
; addr[31..13] ; Input ; Info     ; Stuck at GND                                                           ;
+--------------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto" ;
+--------------+-------+----------+---------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------+
; addr[31..13] ; Input ; Info     ; Stuck at GND                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|Comparadores:Comparador" ;
+--------------+-------+----------+-----------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                               ;
+--------------+-------+----------+-----------------------------------------------------------------------+
; addr[31..13] ; Input ; Info     ; Stuck at GND                                                          ;
; r[31..4]     ; Input ; Info     ; Stuck at GND                                                          ;
; g[31..4]     ; Input ; Info     ; Stuck at GND                                                          ;
; b[31..4]     ; Input ; Info     ; Stuck at GND                                                          ;
+--------------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|Top_AchandoPonto:achandoPonto"                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdaddress ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|OV7670_capture:ovcap"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; maxx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|ov7670_driver:ovdr|sccb:rw" ;
+-------------------+-------+----------+---------------------------------------+
; Port              ; Type  ; Severity ; Details                               ;
+-------------------+-------+----------+---------------------------------------+
; cam_address[5..2] ; Input ; Info     ; Stuck at GND                          ;
; cam_address[7]    ; Input ; Info     ; Stuck at GND                          ;
; cam_address[6]    ; Input ; Info     ; Stuck at VCC                          ;
; cam_address[1]    ; Input ; Info     ; Stuck at VCC                          ;
; cam_address[0]    ; Input ; Info     ; Stuck at GND                          ;
+-------------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project1_top:top_comp|ov7670_driver:ovdr"                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; config_finished ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Oct 29 17:55:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto80x60 -c Project1_top --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file wrensync.vhd
    Info (12022): Found design unit 1: WrenSync-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/WrenSync.vhd Line: 21
    Info (12023): Found entity 1: WrenSync File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/WrenSync.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top_achandoponto.vhd
    Info (12022): Found design unit 1: Top_AchandoPonto-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 19
    Info (12023): Found entity 1: Top_AchandoPonto File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sccb.vhd
    Info (12022): Found design unit 1: sccb-Behavioral File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/sccb.vhd Line: 23
    Info (12023): Found entity 1: sccb File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/sccb.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file project1_top.vhd
    Info (12022): Found design unit 1: Project1_top-rtl File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 69
    Info (12023): Found entity 1: Project1_top File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file posicaoponto.vhd
    Info (12022): Found design unit 1: PosicaoPonto-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/PosicaoPonto.vhd Line: 17
    Info (12023): Found entity 1: PosicaoPonto File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/PosicaoPonto.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: OV7670_registers-Behavioral File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_registers.vhd Line: 19
    Info (12023): Found entity 1: OV7670_registers File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_registers.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_driver.vhd
    Info (12022): Found design unit 1: ov7670_driver-Behavioral File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_driver.vhd Line: 21
    Info (12023): Found entity 1: ov7670_driver File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_driver.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: OV7670_capture-Behavioral File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_capture.vhd Line: 35
    Info (12023): Found entity 1: OV7670_capture File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_capture.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fsm_achandoponto.vhd
    Info (12022): Found design unit 1: FSM_AchandoPonto-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 26
    Info (12023): Found entity 1: FSM_AchandoPonto File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file framebuffer.vhd
    Info (12022): Found design unit 1: framebuffer-SYN File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/framebuffer.vhd Line: 56
    Info (12023): Found entity 1: framebuffer File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/framebuffer.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file desenhaquadrado.vhd
    Info (12022): Found design unit 1: DesenhaQuadrado-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/DesenhaQuadrado.vhd Line: 17
    Info (12023): Found entity 1: DesenhaQuadrado File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/DesenhaQuadrado.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/debounce.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file comparadores.vhd
    Info (12022): Found design unit 1: Comparadores-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Comparadores.vhd Line: 16
    Info (12023): Found entity 1: Comparadores File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Comparadores.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file decodificador7seg.vhd
    Info (12022): Found design unit 1: Decodificador7Seg-behavior File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Decodificador7Seg.vhd Line: 10
    Info (12023): Found entity 1: Decodificador7Seg File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Decodificador7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file centroponto.vhd
    Info (12022): Found design unit 1: centroPonto-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 13
    Info (12023): Found entity 1: centroPonto File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_geral.vhd
    Info (12022): Found design unit 1: top_geral-behav File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/top_geral.vhd Line: 23
    Info (12023): Found entity 1: top_geral File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/top_geral.vhd Line: 4
Info (12127): Elaborating entity "top_geral" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_geral.vhd(12): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/top_geral.vhd Line: 12
Info (12128): Elaborating entity "Project1_top" for hierarchy "Project1_top:top_comp" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/top_geral.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(155): used explicit default value for signal "buffer_addr" because signal was never assigned a value File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 155
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(167): object "rgb" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 167
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(176): object "mSEG7" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 176
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(179): object "max" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 179
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(180): used explicit default value for signal "leftmotion" because signal was never assigned a value File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 180
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(181): used explicit default value for signal "rightmotion" because signal was never assigned a value File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 181
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(189): object "left" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(195): object "data_to_vga" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 195
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(197): object "LG" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(198): object "LR" assigned a value but never read File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 198
Info (12128): Elaborating entity "ov7670_driver" for hierarchy "Project1_top:top_comp|ov7670_driver:ovdr" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 225
Warning (10540): VHDL Signal Declaration warning at OV7670_driver.vhd(50): used explicit default value for signal "cam_address" because signal was never assigned a value File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_driver.vhd Line: 50
Info (12128): Elaborating entity "sccb" for hierarchy "Project1_top:top_comp|ov7670_driver:ovdr|sccb:rw" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_driver.vhd Line: 56
Info (12128): Elaborating entity "OV7670_registers" for hierarchy "Project1_top:top_comp|ov7670_driver:ovdr|OV7670_registers:ovreg" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_driver.vhd Line: 70
Info (12128): Elaborating entity "debounce" for hierarchy "Project1_top:top_comp|ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_registers.vhd Line: 44
Info (12128): Elaborating entity "OV7670_capture" for hierarchy "Project1_top:top_comp|OV7670_capture:ovcap" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 235
Warning (10492): VHDL Process Statement warning at OV7670_capture.vhd(70): signal "max" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/OV7670_capture.vhd Line: 70
Info (12128): Elaborating entity "Top_AchandoPonto" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 250
Info (12128): Elaborating entity "FSM_AchandoPonto" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at FSM_AchandoPonto.vhd(22): used implicit default value for signal "contaPretosNoPonto" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 22
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(41): signal "addrIgualZero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 41
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(46): signal "fimDaImagem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 46
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(48): signal "pontoTerminou" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 48
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 50
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal "pixelPreto" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 50
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 52
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal "pixelPreto" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 52
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal "achou" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 52
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 54
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal "pixelPreto" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 54
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal "achou" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 54
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(68): signal "fimDaImagem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 68
Info (10041): Inferred latch for "ativarQuad" at FSM_AchandoPonto.vhd(97) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 97
Info (10041): Inferred latch for "achou" at FSM_AchandoPonto.vhd(93) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/FSM_AchandoPonto.vhd Line: 93
Info (12128): Elaborating entity "Comparadores" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|Comparadores:Comparador" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 112
Info (10041): Inferred latch for "terminou" at Comparadores.vhd(41) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Comparadores.vhd Line: 41
Info (12128): Elaborating entity "WrenSync" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 129
Info (12128): Elaborating entity "PosicaoPonto" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 135
Info (12128): Elaborating entity "DesenhaQuadrado" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 146
Info (12128): Elaborating entity "centroPonto" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Top_AchandoPonto.vhd Line: 157
Info (10041): Inferred latch for "y2[0]" at centroPonto.vhd(41) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 41
Info (10041): Inferred latch for "y2[1]" at centroPonto.vhd(41) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 41
Info (10041): Inferred latch for "y2[2]" at centroPonto.vhd(41) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 41
Info (10041): Inferred latch for "y2[3]" at centroPonto.vhd(41) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 41
Info (10041): Inferred latch for "y1[0]" at centroPonto.vhd(40) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 40
Info (10041): Inferred latch for "y1[1]" at centroPonto.vhd(40) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 40
Info (10041): Inferred latch for "y1[2]" at centroPonto.vhd(40) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 40
Info (10041): Inferred latch for "y1[3]" at centroPonto.vhd(40) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 40
Info (10041): Inferred latch for "x2[0]" at centroPonto.vhd(37) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 37
Info (10041): Inferred latch for "x2[1]" at centroPonto.vhd(37) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 37
Info (10041): Inferred latch for "x2[2]" at centroPonto.vhd(37) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 37
Info (10041): Inferred latch for "x2[3]" at centroPonto.vhd(37) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 37
Info (10041): Inferred latch for "x1[0]" at centroPonto.vhd(36) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 36
Info (10041): Inferred latch for "x1[1]" at centroPonto.vhd(36) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 36
Info (10041): Inferred latch for "x1[2]" at centroPonto.vhd(36) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 36
Info (10041): Inferred latch for "x1[3]" at centroPonto.vhd(36) File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 36
Info (12128): Elaborating entity "Decodificador7Seg" for hierarchy "Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas|Decodificador7Seg:dec_X1" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/centroPonto.vhd Line: 43
Info (12128): Elaborating entity "framebuffer" for hierarchy "Project1_top:top_comp|framebuffer:fb" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/Project1_top.vhd Line: 266
Info (12128): Elaborating entity "altsyncram" for hierarchy "Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/framebuffer.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component" File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/framebuffer.vhd Line: 98
Info (12133): Instantiated megafunction "Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/framebuffer.vhd Line: 98
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/db/altsyncram_vqr1.tdf Line: 597
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vqr1.tdf
    Info (12023): Found entity 1: altsyncram_vqr1 File: C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60 - Sem audio e sem vga/db/altsyncram_vqr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vqr1" for hierarchy "Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Sat Oct 29 17:56:03 2016
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:21


