CADENCE IHNL010710

16nm 6T schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds0
16nm 6T_4x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds1
16nm 6T_32x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds2
16nm 6T_32x_CTRL schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds3
16nm nand4_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds4
16nm 6T_32x4 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds5
16nm 6T_SetRead schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds6
16nm 6T_CHUNK schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds7
16nm inv_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 0 cds8
16nm_Tests MC_6TWrite_Test schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos_sch_veriloga_ahdl 16nm_Tests MC_6TWrite_Test config 1 cds9