module avg_four
  (
  input wire clk,
  input wire n_reset,
  input wire [15:0] sample_data,
  input wire data_ready,
  output wire one_k_samples,
  output wire modwait,
  output reg [15:0] avg_out,
  output wire err
  );
  
  reg dr;
  reg cnt_up;
  reg [1:0] op;
  reg [3:0] src1;
  reg [3:0] src2;
  reg [3:0] dest;
  reg overflow;
  reg [15:0] tmp_out;
  
  
  sync SYNC(.clk(clk), .n_reset(n_reset), .async_in(data_ready), .sync_out(dr));
  
  controller CNTRL(.clk(clk), .n_reset(n_reset), .dr(dr), .overflow(overflow), .cnt_up(cnt_up), .modwait(modwait), .op(op), .src1(src1), .src2(src2), .dest(dest), .err(err));
    
  counter CNT(.clk(clk), .n_reset(n_reset), .cnt_up(cnt_up), .one_k_samples(one_k_samples));
  
  datapath DPATH(.clk(clk), .n_reset(n_reset), .ext_data(sample_data), .op(op), .src1(src1), .src2(src2), .dest(dest), .overflow(overflow), .outreg_data(tmp_out));

  always @ (posedge clk) begin
    if (overflow == 1'b1) begin
      avg_out <= {16{1'b0}};
    end else begin
      avg_out <= tmp_out >> 2;
    end
  end
  
endmodule
