<profile>
    <ReportVersion>
        <Version>2024.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>module0_prefilter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>1.25</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.944</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>module0_prefilter.cpp:20</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>42</DSP>
            <FF>5708</FF>
            <LUT>4438</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>module0_prefilter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>module0_prefilter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>module0_prefilter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>module0_prefilter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>module0_prefilter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>module0_prefilter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_dout</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_empty_n</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_read</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_din</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_full_n</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_write</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filteredLen_out_din</name>
            <Object>filteredLen_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filteredLen_out_full_n</name>
            <Object>filteredLen_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filteredLen_out_write</name>
            <Object>filteredLen_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>num_samples</name>
            <Object>num_samples</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>module0_prefilter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47</InstName>
                    <ModuleName>module0_prefilter_Pipeline_PREFILTER_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>47</ID>
                    <BindInstances>icmp_ln44_fu_1093_p2 add_ln44_fu_1098_p2 sum_re_fu_1439_p2 sum_im_fu_1445_p2 add_ln66_24_fu_2269_p2 add_ln67_24_fu_2319_p2 sum_re_1_fu_1451_p2 sum_im_1_fu_1457_p2 mac_muladd_16s_5s_21s_22_4_1_U1 mac_muladd_16s_5s_21s_22_4_1_U1 mac_muladd_16s_5s_21s_22_4_1_U1 mac_muladd_16s_5s_21s_22_4_1_U2 mac_muladd_16s_5s_21s_22_4_1_U2 mac_muladd_16s_5s_21s_22_4_1_U2 sum_re_2_fu_1471_p2 sum_im_2_fu_1477_p2 add_ln66_25_fu_2417_p2 add_ln66_1_fu_2427_p2 add_ln67_25_fu_2473_p2 add_ln67_1_fu_2483_p2 sum_re_3_fu_1483_p2 sum_im_3_fu_1489_p2 sub_ln66_fu_2521_p2 add_ln66_2_fu_2531_p2 sub_ln67_fu_2561_p2 add_ln67_2_fu_2571_p2 sum_re_4_fu_1495_p2 sum_im_4_fu_1501_p2 mac_muladd_16s_6ns_30s_30_4_1_U3 mac_muladd_16s_6ns_30s_30_4_1_U3 mac_muladd_16s_6ns_30s_30_4_1_U3 mac_muladd_16s_6ns_30s_30_4_1_U4 mac_muladd_16s_6ns_30s_30_4_1_U4 mac_muladd_16s_6ns_30s_30_4_1_U4 sum_re_5_fu_1507_p2 sum_im_5_fu_1513_p2 sub_ln66_1_fu_2669_p2 add_ln66_4_fu_2679_p2 sub_ln67_1_fu_2725_p2 add_ln67_4_fu_2735_p2 sum_re_6_fu_1519_p2 sum_im_6_fu_1525_p2 mac_muladd_16s_7ns_30s_30_4_1_U5 mac_muladd_16s_7ns_30s_30_4_1_U5 mac_muladd_16s_7ns_30s_30_4_1_U5 mac_muladd_16s_7ns_30s_30_4_1_U6 mac_muladd_16s_7ns_30s_30_4_1_U6 mac_muladd_16s_7ns_30s_30_4_1_U6 sum_re_7_fu_1531_p2 sum_im_7_fu_1537_p2 mac_muladd_16s_8s_30s_30_4_1_U7 mac_muladd_16s_8s_30s_30_4_1_U7 mac_muladd_16s_8s_30s_30_4_1_U7 mac_muladd_16s_8s_30s_30_4_1_U8 mac_muladd_16s_8s_30s_30_4_1_U8 mac_muladd_16s_8s_30s_30_4_1_U8 sum_re_8_fu_1543_p2 sum_im_8_fu_1549_p2 add_ln66_26_fu_2861_p2 add_ln66_7_fu_2871_p2 add_ln67_26_fu_2917_p2 add_ln67_7_fu_2927_p2 sum_re_9_fu_1555_p2 sum_im_9_fu_1561_p2 mac_muladd_16s_9s_30s_30_4_1_U9 mac_muladd_16s_9s_30s_30_4_1_U9 mac_muladd_16s_9s_30s_30_4_1_U9 mac_muladd_16s_9s_30s_30_4_1_U10 mac_muladd_16s_9s_30s_30_4_1_U10 mac_muladd_16s_9s_30s_30_4_1_U10 sum_re_10_fu_1567_p2 sum_im_10_fu_1573_p2 mac_muladd_16s_8ns_30s_30_4_1_U11 mac_muladd_16s_8ns_30s_30_4_1_U11 mac_muladd_16s_8ns_30s_30_4_1_U11 mac_muladd_16s_8ns_30s_30_4_1_U12 mac_muladd_16s_8ns_30s_30_4_1_U12 mac_muladd_16s_8ns_30s_30_4_1_U12 sum_re_11_fu_1579_p2 sum_im_11_fu_1585_p2 mac_muladd_16s_9s_30s_30_4_1_U13 mac_muladd_16s_9s_30s_30_4_1_U13 mac_muladd_16s_9s_30s_30_4_1_U13 mac_muladd_16s_9s_30s_30_4_1_U14 mac_muladd_16s_9s_30s_30_4_1_U14 mac_muladd_16s_9s_30s_30_4_1_U14 sum_re_12_fu_1591_p2 sum_im_12_fu_1597_p2 mac_muladd_16s_9ns_30s_30_4_1_U15 mac_muladd_16s_9ns_30s_30_4_1_U15 mac_muladd_16s_9ns_30s_30_4_1_U15 mac_muladd_16s_9ns_30s_30_4_1_U16 mac_muladd_16s_9ns_30s_30_4_1_U16 mac_muladd_16s_9ns_30s_30_4_1_U16 sum_re_13_fu_1603_p2 sum_im_13_fu_1609_p2 mac_muladd_16s_10s_30s_30_4_1_U17 mac_muladd_16s_10s_30s_30_4_1_U17 mac_muladd_16s_10s_30s_30_4_1_U17 mac_muladd_16s_10s_30s_30_4_1_U18 mac_muladd_16s_10s_30s_30_4_1_U18 mac_muladd_16s_10s_30s_30_4_1_U18 sum_re_14_fu_1615_p2 sum_im_14_fu_1621_p2 mac_muladd_16s_9ns_30s_30_4_1_U19 mac_muladd_16s_9ns_30s_30_4_1_U19 mac_muladd_16s_9ns_30s_30_4_1_U19 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U20 sum_re_15_fu_1627_p2 sum_im_15_fu_1633_p2 mac_muladd_16s_10s_30s_30_4_1_U21 mac_muladd_16s_10s_30s_30_4_1_U21 mac_muladd_16s_10s_30s_30_4_1_U21 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U22 sum_re_16_fu_1639_p2 sum_im_16_fu_1645_p2 mac_muladd_16s_9ns_30s_30_4_1_U23 mac_muladd_16s_9ns_30s_30_4_1_U23 mac_muladd_16s_9ns_30s_30_4_1_U23 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U24 sum_re_17_fu_1651_p2 sum_im_17_fu_1657_p2 mac_muladd_16s_10s_30s_30_4_1_U25 mac_muladd_16s_10s_30s_30_4_1_U25 mac_muladd_16s_10s_30s_30_4_1_U25 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U26 sum_re_18_fu_1663_p2 sum_im_18_fu_1669_p2 mac_muladd_16s_10ns_30s_30_4_1_U27 mac_muladd_16s_10ns_30s_30_4_1_U27 mac_muladd_16s_10ns_30s_30_4_1_U27 mac_muladd_16s_10ns_30s_30_4_1_U28 mac_muladd_16s_10ns_30s_30_4_1_U28 mac_muladd_16s_10ns_30s_30_4_1_U28 sum_re_19_fu_1675_p2 sum_im_19_fu_1681_p2 mac_muladd_16s_11s_30s_30_4_1_U29 mac_muladd_16s_11s_30s_30_4_1_U29 mac_muladd_16s_11s_30s_30_4_1_U29 mac_muladd_16s_11s_30s_30_4_1_U30 mac_muladd_16s_11s_30s_30_4_1_U30 mac_muladd_16s_11s_30s_30_4_1_U30 sum_re_20_fu_1687_p2 sum_im_20_fu_1693_p2 mac_muladd_16s_10ns_30s_30_4_1_U31 mac_muladd_16s_10ns_30s_30_4_1_U31 mac_muladd_16s_10ns_30s_30_4_1_U31 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U32 sum_re_21_fu_1699_p2 sum_im_21_fu_1705_p2 mac_muladd_16s_11s_30s_30_4_1_U33 mac_muladd_16s_11s_30s_30_4_1_U33 mac_muladd_16s_11s_30s_30_4_1_U33 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U34 sum_re_22_fu_1711_p2 sum_im_22_fu_1717_p2 mac_muladd_16s_10ns_30s_30_4_1_U35 mac_muladd_16s_10ns_30s_30_4_1_U35 mac_muladd_16s_10ns_30s_30_4_1_U35 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U36 sum_re_23_fu_1723_p2 sum_im_23_fu_1729_p2 mac_muladd_16s_11s_30s_30_4_1_U37 mac_muladd_16s_11s_30s_30_4_1_U37 mac_muladd_16s_11s_30s_30_4_1_U37 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U38 sum_re_24_fu_1735_p2 sum_im_24_fu_1741_p2 mac_muladd_16s_10ns_30s_30_4_1_U39 mac_muladd_16s_10ns_30s_30_4_1_U39 mac_muladd_16s_10ns_30s_30_4_1_U39 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_14ns_30ns_30_4_1_U41 mac_muladd_16s_14ns_30ns_30_4_1_U41 mac_muladd_16s_14ns_30ns_30_4_1_U42 mac_muladd_16s_14ns_30ns_30_4_1_U42 icmp_ln73_fu_1104_p2 out_count_2_fu_1109_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>filteredLen_fu_58_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>module0_prefilter_Pipeline_PREFILTER_LOOP</Name>
            <Loops>
                <PREFILTER_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>6.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PREFILTER_LOOP>
                        <Name>PREFILTER_LOOP</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PREFILTER_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>module0_prefilter.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PREFILTER_LOOP>
                            <Name>PREFILTER_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>module0_prefilter.cpp:44</SourceLocation>
                        </PREFILTER_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>42</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>19</UTIL_DSP>
                    <FF>5641</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4374</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln44_fu_1093_p2" SOURCE="module0_prefilter.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_1098_p2" SOURCE="module0_prefilter.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_fu_1439_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_fu_1445_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_24_fu_2269_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_24_fu_2319_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_1_fu_1451_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_1_fu_1457_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_21s_22_4_1_U1" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_5s_21s_22_4_1_U1" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_21s_22_4_1_U1" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_21s_22_4_1_U2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_5s_21s_22_4_1_U2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_21s_22_4_1_U2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_2_fu_1471_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_2_fu_1477_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_25_fu_2417_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_2427_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_25_fu_2473_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_2483_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_3_fu_1483_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_3_fu_1489_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_fu_2521_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_2531_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_fu_2561_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_2571_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_4_fu_1495_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_4_fu_1501_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_30s_30_4_1_U3" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_30s_30_4_1_U3" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_30s_30_4_1_U3" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_30s_30_4_1_U4" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_30s_30_4_1_U4" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_30s_30_4_1_U4" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_5_fu_1507_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_5_fu_1513_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_1_fu_2669_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_2679_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_1_fu_2725_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_4_fu_2735_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_6_fu_1519_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_6_fu_1525_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_30s_30_4_1_U5" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_30s_30_4_1_U5" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_30s_30_4_1_U5" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_30s_30_4_1_U6" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_30s_30_4_1_U6" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_30s_30_4_1_U6" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_7_fu_1531_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_7_fu_1537_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U7" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U7" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U7" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U8" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U8" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_30s_30_4_1_U8" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_8_fu_1543_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_8_fu_1549_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_26_fu_2861_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_7_fu_2871_p2" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_26_fu_2917_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_7_fu_2927_p2" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_9_fu_1555_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_9_fu_1561_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U9" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U9" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U9" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U10" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U10" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U10" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_10_fu_1567_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_10_fu_1573_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U11" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U11" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U11" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U12" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U12" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_30_4_1_U12" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_11_fu_1579_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_11_fu_1585_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U13" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U13" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U13" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U14" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U14" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U14" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_12_fu_1591_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_12_fu_1597_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U15" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U15" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U15" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U16" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U16" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U16" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_13_fu_1603_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_13_fu_1609_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U17" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U17" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U17" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U18" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U18" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U18" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_14_fu_1615_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_14_fu_1621_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U19" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U19" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U19" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U20" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U20" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U20" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_15_fu_1627_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_15_fu_1633_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U21" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U21" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U21" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U22" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U22" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U22" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_16_fu_1639_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_16_fu_1645_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U23" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U23" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U23" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U24" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U24" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U24" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_17_fu_1651_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_17_fu_1657_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U25" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U25" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U25" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U26" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U26" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U26" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_18_fu_1663_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_18_fu_1669_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U27" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U27" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U27" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U28" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U28" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U28" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_19_fu_1675_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_19_fu_1681_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U29" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U29" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U29" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U30" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U30" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U30" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_20_fu_1687_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_20_fu_1693_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U31" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U31" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U31" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U32" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U32" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U32" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_21_fu_1699_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_21_fu_1705_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U33" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U33" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U33" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U34" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U34" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U34" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_22_fu_1711_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_22_fu_1717_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U35" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U35" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U35" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U36" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U36" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U36" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_23_fu_1723_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_23_fu_1729_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U37" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U37" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U37" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U38" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U38" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U38" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_24_fu_1735_p2" SOURCE="module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_24_fu_1741_p2" SOURCE="module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U39" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U39" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U39" SOURCE="module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U40" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U40" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U40" SOURCE="module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U41" SOURCE="module0_prefilter.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U41" SOURCE="module0_prefilter.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U42" SOURCE="module0_prefilter.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U42" SOURCE="module0_prefilter.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln73_fu_1104_p2" SOURCE="module0_prefilter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="out_count_2_fu_1109_p2" SOURCE="module0_prefilter.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="out_count_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module0_prefilter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>6.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>module0_prefilter.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>42</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>19</UTIL_DSP>
                    <FF>5708</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4438</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="filteredLen_fu_58_p2" SOURCE="module0_prefilter.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="filteredLen" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="stream&lt;complex_t, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="data_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="1" direction="out" srcType="stream&lt;complex_t, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="data_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filteredLen_out" index="2" direction="out" srcType="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="filteredLen_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_samples" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="num_samples" name="num_samples" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_in" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="data_in_">
            <portMaps>
                <portMap portMapName="data_in_dout">RD_DATA</portMap>
                <portMap portMapName="data_in_empty_n">EMPTY_N</portMap>
                <portMap portMapName="data_in_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>data_in_dout</port>
                <port>data_in_empty_n</port>
                <port>data_in_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="data_out_">
            <portMaps>
                <portMap portMapName="data_out_din">WR_DATA</portMap>
                <portMap portMapName="data_out_full_n">FULL_N</portMap>
                <portMap portMapName="data_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>data_out_din</port>
                <port>data_out_full_n</port>
                <port>data_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="data_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filteredLen_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="16" portPrefix="filteredLen_out_">
            <portMaps>
                <portMap portMapName="filteredLen_out_din">WR_DATA</portMap>
                <portMap portMapName="filteredLen_out_full_n">FULL_N</portMap>
                <portMap portMapName="filteredLen_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>filteredLen_out_din</port>
                <port>filteredLen_out_full_n</port>
                <port>filteredLen_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="filteredLen_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="num_samples" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="num_samples">DATA</portMap>
            </portMaps>
            <ports>
                <port>num_samples</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="num_samples"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="data_in">in, 32</column>
                    <column name="data_out">out, 32</column>
                    <column name="filteredLen_out">out, 16</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="num_samples">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, stream&lt;complex_t 0&gt;&amp;</column>
                    <column name="data_out">out, stream&lt;complex_t 0&gt;&amp;</column>
                    <column name="filteredLen_out">out, stream&lt;ap_int&lt;16&gt; 0&gt;&amp;</column>
                    <column name="num_samples">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="data_in">data_in, interface</column>
                    <column name="data_out">data_out, interface</column>
                    <column name="filteredLen_out">filteredLen_out, interface</column>
                    <column name="num_samples">num_samples, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="module0_prefilter.cpp:34" status="valid" parentFunction="module0_prefilter" variable="shift_re" isDirective="0" options="variable=shift_re complete"/>
        <Pragma type="array_partition" location="module0_prefilter.cpp:35" status="valid" parentFunction="module0_prefilter" variable="shift_im" isDirective="0" options="variable=shift_im complete"/>
        <Pragma type="pipeline" location="module0_prefilter.cpp:45" status="valid" parentFunction="module0_prefilter" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

