{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568589874794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568589874794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:24:34 2019 " "Processing started: Sun Sep 15 20:24:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568589874794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568589874794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2a -c LAB2a " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2a -c LAB2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568589874794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568589875344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_rnstobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875892 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_bintorns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_bintorns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_BinToRNS-Structural " "Found design unit 1: traditionalSystem_BinToRNS-Structural" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875895 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_BinToRNS " "Found entity 1: traditionalSystem_BinToRNS" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-mux2 " "Found design unit 1: Mux2_1-mux2" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Mux2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875901 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875954 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875957 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875959 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2_n_pos1-structural " "Found design unit 1: Adder_2_n_pos1-structural" {  } { { "Adder_2_n_pos1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2_n_pos1 " "Found entity 1: Adder_2_n_pos1" {  } { { "Adder_2_n_pos1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2_n_neg1-structural " "Found design unit 1: Adder_2_n_neg1-structural" {  } { { "Adder_2_n_neg1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_neg1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2_n_neg1 " "Found entity 1: Adder_2_n_neg1" {  } { { "Adder_2_n_neg1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_neg1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_2_2n-structural " "Found design unit 1: Adder_2_2n-structural" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_2_2n " "Found entity 1: Adder_2_2n" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2a-Structural " "Found design unit 1: LAB2a-Structural" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875972 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2a " "Found entity 1: LAB2a" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_16ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_16ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_16FF-behv " "Found design unit 1: D_16FF-behv" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875975 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_16FF " "Found entity 1: D_16FF" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568589875975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568589875975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2a " "Elaborating entity \"LAB2a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568589876028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros LAB2a.vhd(119) " "Verilog HDL or VHDL warning at LAB2a.vhd(119): object \"zeros\" assigned a value but never read" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876029 "|LAB2a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notSW LAB2a.vhd(134) " "Verilog HDL or VHDL warning at LAB2a.vhd(134): object \"notSW\" assigned a value but never read" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876030 "|LAB2a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:\\converter:sync_btn " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:\\converter:sync_btn\"" {  } { { "LAB2a.vhd" "\\converter:sync_btn" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_16FF D_16FF:\\converter:Reg16 " "Elaborating entity \"D_16FF\" for hierarchy \"D_16FF:\\converter:Reg16\"" {  } { { "LAB2a.vhd" "\\converter:Reg16" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876082 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeros D_16FF.vhd(13) " "VHDL Signal Declaration warning at D_16FF.vhd(13): used implicit default value for signal \"zeros\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568589876107 "|LAB2a|D_16FF:\converter:Reg16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST D_16FF.vhd(21) " "VHDL Process Statement warning at D_16FF.vhd(21): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1568589876108 "|LAB2a|D_16FF:\converter:Reg16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros D_16FF.vhd(22) " "VHDL Process Statement warning at D_16FF.vhd(22): signal \"zeros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_16FF.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/D_16FF.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1568589876108 "|LAB2a|D_16FF:\converter:Reg16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_BinToRNS traditionalSystem_BinToRNS:\\converter:comp_binRNSX " "Elaborating entity \"traditionalSystem_BinToRNS\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\"" {  } { { "LAB2a.vhd" "\\converter:comp_binRNSX" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros traditionalSystem_BinToRNS.vhd(65) " "Verilog HDL or VHDL warning at traditionalSystem_BinToRNS.vhd(65): object \"zeros\" assigned a value but never read" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876140 "|LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876162 "|LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add " "Elaborating entity \"fulladder\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add\"" {  } { { "CSA_2n_mp_1.vhd" "\\ciclo:0:add" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_p1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_p1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876274 "|LAB2a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_p1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_p1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_BinToRNS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_2_2n Adder_2_2n:\\converter:sum_m1 " "Elaborating entity \"Adder_2_2n\" for hierarchy \"Adder_2_2n:\\converter:sum_m1\"" {  } { { "LAB2a.vhd" "\\converter:sum_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros Adder_2_2n.vhd(24) " "Verilog HDL or VHDL warning at Adder_2_2n.vhd(24): object \"zeros\" assigned a value but never read" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876377 "|LAB2a|Adder_2_2n:\converter:sum_m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ones Adder_2_2n.vhd(25) " "Verilog HDL or VHDL warning at Adder_2_2n.vhd(25): object \"ones\" assigned a value but never read" {  } { { "Adder_2_2n.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_2n.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876377 "|LAB2a|Adder_2_2n:\converter:sum_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_2_n_neg1 Adder_2_n_neg1:\\converter:sum_m2 " "Elaborating entity \"Adder_2_n_neg1\" for hierarchy \"Adder_2_n_neg1:\\converter:sum_m2\"" {  } { { "LAB2a.vhd" "\\converter:sum_m2" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Adder_2_n_neg1:\\converter:sum_m2\|Mux2_1:MUX2_5 " "Elaborating entity \"Mux2_1\" for hierarchy \"Adder_2_n_neg1:\\converter:sum_m2\|Mux2_1:MUX2_5\"" {  } { { "Adder_2_n_neg1.vhd" "MUX2_5" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_neg1.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_2_n_pos1 Adder_2_n_pos1:\\converter:sum_m3 " "Elaborating entity \"Adder_2_n_pos1\" for hierarchy \"Adder_2_n_pos1:\\converter:sum_m3\"" {  } { { "LAB2a.vhd" "\\converter:sum_m3" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros Adder_2_n_pos1.vhd(41) " "Verilog HDL or VHDL warning at Adder_2_n_pos1.vhd(41): object \"zeros\" assigned a value but never read" {  } { { "Adder_2_n_pos1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876466 "|LAB2a|Adder_2_n_pos1:\converter:sum_m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Adder_2_n_pos1:\\converter:sum_m3\|Mux2_1:MUX2_5 " "Elaborating entity \"Mux2_1\" for hierarchy \"Adder_2_n_pos1:\\converter:sum_m3\|Mux2_1:MUX2_5\"" {  } { { "Adder_2_n_pos1.vhd" "MUX2_5" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/Adder_2_n_pos1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_RNStoBin traditionalSystem_RNStoBin:\\converter:comp_RNSbin " "Elaborating entity \"traditionalSystem_RNStoBin\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\"" {  } { { "LAB2a.vhd" "\\converter:comp_RNSbin" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876525 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568589876546 "|LAB2a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:add_2n_m1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/traditionalSystem_RNStoBin.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:\\converter:comp_disp1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:\\converter:comp_disp1\"" {  } { { "LAB2a.vhd" "\\converter:comp_disp1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568589876592 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1568589879040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1568589879351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589879351 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589879409 "|LAB2a|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589879409 "|LAB2a|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "LAB2a.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2a/LAB2a.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568589879409 "|LAB2a|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1568589879409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1568589879409 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1568589879409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1568589879409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1568589879409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568589879451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:24:39 2019 " "Processing ended: Sun Sep 15 20:24:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568589879451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568589879451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568589879451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568589879451 ""}
