$date
	Sat Nov 12 14:49:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twoMultiOne_tb $end
$var wire 1 ! Out $end
$var reg 1 " X $end
$var reg 1 # Y $end
$var reg 1 $ Z $end
$scope module uut $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var wire 1 $ Z $end
$var wire 1 ! Out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
1$
#30
1!
1#
#40
