# Quick Guides

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./Variable_Size_Signals/README.md">What are Variable-Size Signals?</a>
 </td>
 <td>All you need to know about Variable-Size Signals in Simulink.
 </td>
 </tr>
 
 <tr>
 <td align="left">
   <a href="./Setting_Signal_Size/README.md">How to properly set the Signal Size property on AI Engine kernel blocks with stream or cascade outputs?</a>
 </td>
 <td>Setting the signal size property for AI Engine kernels with stream and cascade outputs.
 </td>
 </tr>
    
 <tr>
 <td align="left">
   <a href="./Connecting_AIE_to_HDL/README.md">Connecting AI Engine blocks with HDL blocks</a>
 </td>
 <td>Setting the properties of the AIE to HDL and HDL to AIE blocks can be tricky. This tutorial explains how to set these parameters.
 </td>
 </tr>

 <tr>
 <td align="left">
   <a href="./Debug_Source/README.md">Debugging C/C++ Source Code</a>
 </td>
 <td>This guide will show how to debug C/C++ source code (AI Engine or HLS kernels) that has been imported into a Vitis Model Composer model.
 </td>
 </tr>

<tr>
 <td align="left">
   <a href="./Monitoring_Cascade_Signals/README.md">Monitoring Cascade Signals</a>
 </td>
 <td>When monitoring cascade signals in an AI Engine design, not all of the samples displayed may be valid. Read this Quick Guide to learn why this is and how to determine which samples are valid.
 </td>
 </tr>

<tr>
 <td align="left">
   <a href="./Running_on_Hardware/README.md">Running on Hardware</a>
 </td>
 <td>Follow these instructions to move the Validate on Hardware baremetal or SD card image into the hardware and run the application.
 </td>
 </tr>
    
 </table>
