-- PROGRAM		"ARTEM BORDIUH LAB7"
-- VERSION		"Version 13.0.0 Build 156 04/24/2013 SJ Full Version"
-- CREATED		"Wed March 15 12:40:00 2017"

library ieee;
use ieee.std_logic_1164.all;
library altera;
use altera.altera_syn_attributes.all;

entity ABordiuh_Lab10 is
	port
	(
-- {ALTERA_IO_BEGIN} DO NOT REMOVE THIS LINE!

		HEX : out std_logic_vector(0 to 6);
		INP : in std_logic_vector(3 downto 0)
-- {ALTERA_IO_END} DO NOT REMOVE THIS LINE!

	);

-- {ALTERA_ATTRIBUTE_BEGIN} DO NOT REMOVE THIS LINE!
-- {ALTERA_ATTRIBUTE_END} DO NOT REMOVE THIS LINE!
end ABordiuh_Lab10;

architecture ppl_type of ABordiuh_Lab10 is

-- {ALTERA_COMPONENTS_BEGIN} DO NOT REMOVE THIS LINE!
-- {ALTERA_COMPONENTS_END} DO NOT REMOVE THIS LINE!
begin
-- {ALTERA_INSTANTIATION_BEGIN} DO NOT REMOVE THIS LINE!
-- {ALTERA_INSTANTIATION_END} DO NOT REMOVE THIS LINE!
Process(INP)
begin
case INP is 
when "0000" => HEX <= "0000001"; --"0" 
when "0001" => HEX <= "1001111"; --"1"
when "0010" => HEX <= "0010010"; --"2"
when "0011" => HEX <= "0000110"; --"3"
when "0100" => HEX <= "1001100"; --"4"
when "0101" => HEX <= "0100100"; --"5"
when "0110" => HEX <= "0100000"; --"6"
when "0111" => HEX <= "0001111"; --"7"
when "1000" => HEX <= "0000000"; --"8"
when "1001" => HEX <= "0000100"; --"9"
when "1010" => HEX <= "0001000"; --"A"
when "1011" => HEX <= "1100000"; --"b"
when "1100" => HEX <= "0110001"; --"C"
when "1101" => HEX <= "1000010"; --"d"
when "1110" => HEX <= "0110000"; --"E"
when "1111" => HEX <= "0111000"; --"F" 
when others => HEX <= "XXXXXXX"; 
end case;

end process;

end;
