<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p413" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_413{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_413{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_413{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_413{left:70px;bottom:628px;letter-spacing:0.16px;}
#t5_413{left:151px;bottom:628px;letter-spacing:0.19px;word-spacing:-0.02px;}
#t6_413{left:611px;bottom:628px;letter-spacing:0.21px;word-spacing:0.07px;}
#t7_413{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t8_413{left:70px;bottom:587px;letter-spacing:-0.18px;word-spacing:-0.95px;}
#t9_413{left:70px;bottom:570px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#ta_413{left:70px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_413{left:76px;bottom:1010px;letter-spacing:-0.16px;}
#tc_413{left:212px;bottom:1010px;letter-spacing:-0.15px;}
#td_413{left:385px;bottom:1010px;}
#te_413{left:469px;bottom:1010px;letter-spacing:-0.12px;}
#tf_413{left:560px;bottom:1010px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tg_413{left:76px;bottom:965px;letter-spacing:-0.17px;}
#th_413{left:212px;bottom:965px;letter-spacing:-0.15px;}
#ti_413{left:385px;bottom:965px;}
#tj_413{left:469px;bottom:965px;letter-spacing:-0.12px;}
#tk_413{left:560px;bottom:965px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#tl_413{left:560px;bottom:944px;letter-spacing:-0.11px;}
#tm_413{left:560px;bottom:927px;letter-spacing:-0.11px;}
#tn_413{left:560px;bottom:910px;letter-spacing:-0.12px;}
#to_413{left:76px;bottom:888px;letter-spacing:-0.15px;}
#tp_413{left:212px;bottom:888px;letter-spacing:-0.15px;}
#tq_413{left:385px;bottom:888px;}
#tr_413{left:469px;bottom:888px;letter-spacing:-0.12px;}
#ts_413{left:560px;bottom:888px;letter-spacing:-0.12px;}
#tt_413{left:76px;bottom:865px;letter-spacing:-0.16px;}
#tu_413{left:212px;bottom:865px;letter-spacing:-0.15px;}
#tv_413{left:385px;bottom:865px;}
#tw_413{left:469px;bottom:865px;letter-spacing:-0.12px;}
#tx_413{left:560px;bottom:865px;letter-spacing:-0.12px;}
#ty_413{left:560px;bottom:843px;letter-spacing:-0.11px;}
#tz_413{left:560px;bottom:826px;letter-spacing:-0.11px;}
#t10_413{left:560px;bottom:810px;letter-spacing:-0.12px;}
#t11_413{left:76px;bottom:787px;letter-spacing:-0.16px;}
#t12_413{left:212px;bottom:787px;letter-spacing:-0.15px;}
#t13_413{left:385px;bottom:787px;}
#t14_413{left:469px;bottom:787px;letter-spacing:-0.12px;}
#t15_413{left:560px;bottom:787px;letter-spacing:-0.12px;}
#t16_413{left:76px;bottom:742px;letter-spacing:-0.16px;}
#t17_413{left:212px;bottom:742px;letter-spacing:-0.15px;}
#t18_413{left:385px;bottom:742px;}
#t19_413{left:469px;bottom:742px;letter-spacing:-0.12px;}
#t1a_413{left:560px;bottom:742px;letter-spacing:-0.12px;}
#t1b_413{left:76px;bottom:698px;letter-spacing:-0.16px;}
#t1c_413{left:212px;bottom:698px;letter-spacing:-0.15px;}
#t1d_413{left:385px;bottom:698px;}
#t1e_413{left:469px;bottom:698px;letter-spacing:-0.12px;}
#t1f_413{left:560px;bottom:698px;letter-spacing:-0.12px;}
#t1g_413{left:91px;bottom:519px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_413{left:177px;bottom:519px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1i_413{left:101px;bottom:496px;letter-spacing:-0.12px;}
#t1j_413{left:102px;bottom:480px;letter-spacing:-0.14px;}
#t1k_413{left:241px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1l_413{left:409px;bottom:496px;letter-spacing:-0.15px;}
#t1m_413{left:412px;bottom:480px;letter-spacing:-0.14px;}
#t1n_413{left:618px;bottom:480px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1o_413{left:88px;bottom:455px;letter-spacing:-0.17px;}
#t1p_413{left:144px;bottom:455px;letter-spacing:-0.16px;}
#t1q_413{left:90px;bottom:431px;letter-spacing:-0.14px;}
#t1r_413{left:151px;bottom:431px;}
#t1s_413{left:190px;bottom:431px;letter-spacing:-0.16px;}
#t1t_413{left:396px;bottom:431px;letter-spacing:-0.14px;}
#t1u_413{left:483px;bottom:431px;letter-spacing:-0.11px;}
#t1v_413{left:483px;bottom:414px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1w_413{left:90px;bottom:389px;letter-spacing:-0.14px;}
#t1x_413{left:151px;bottom:389px;}
#t1y_413{left:190px;bottom:389px;letter-spacing:-0.15px;}
#t1z_413{left:396px;bottom:389px;letter-spacing:-0.14px;}
#t20_413{left:483px;bottom:389px;letter-spacing:-0.11px;}
#t21_413{left:483px;bottom:373px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t22_413{left:90px;bottom:348px;letter-spacing:-0.18px;}
#t23_413{left:151px;bottom:348px;}
#t24_413{left:190px;bottom:348px;letter-spacing:-0.15px;}
#t25_413{left:396px;bottom:348px;letter-spacing:-0.12px;}
#t26_413{left:483px;bottom:348px;letter-spacing:-0.11px;}
#t27_413{left:483px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t28_413{left:86px;bottom:307px;letter-spacing:-0.17px;}
#t29_413{left:147px;bottom:307px;letter-spacing:-0.12px;}
#t2a_413{left:190px;bottom:307px;letter-spacing:-0.16px;}
#t2b_413{left:396px;bottom:307px;letter-spacing:-0.12px;}
#t2c_413{left:483px;bottom:307px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2d_413{left:86px;bottom:283px;letter-spacing:-0.17px;}
#t2e_413{left:147px;bottom:283px;letter-spacing:-0.12px;}
#t2f_413{left:190px;bottom:283px;letter-spacing:-0.14px;}
#t2g_413{left:396px;bottom:283px;letter-spacing:-0.14px;}
#t2h_413{left:483px;bottom:283px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2i_413{left:483px;bottom:261px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2j_413{left:483px;bottom:240px;letter-spacing:-0.11px;}
#t2k_413{left:483px;bottom:223px;letter-spacing:-0.11px;}
#t2l_413{left:483px;bottom:206px;letter-spacing:-0.11px;}
#t2m_413{left:86px;bottom:182px;letter-spacing:-0.15px;}
#t2n_413{left:147px;bottom:182px;letter-spacing:-0.12px;}
#t2o_413{left:190px;bottom:182px;letter-spacing:-0.14px;}
#t2p_413{left:396px;bottom:182px;letter-spacing:-0.12px;}
#t2q_413{left:483px;bottom:182px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2r_413{left:483px;bottom:165px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t2s_413{left:214px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2t_413{left:300px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2u_413{left:86px;bottom:1033px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2v_413{left:248px;bottom:1066px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2w_413{left:244px;bottom:1050px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_413{left:385px;bottom:1066px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t2y_413{left:403px;bottom:1050px;letter-spacing:-0.11px;}
#t2z_413{left:486px;bottom:1066px;letter-spacing:-0.13px;}
#t30_413{left:488px;bottom:1050px;letter-spacing:-0.13px;}
#t31_413{left:658px;bottom:1050px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_413{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_413{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_413{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_413{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_413{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_413{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_413{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts413" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg413Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg413" style="-webkit-user-select: none;"><object width="935" height="1210" data="413/413.svg" type="image/svg+xml" id="pdf413" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_413" class="t s1_413">Vol. 4 </span><span id="t2_413" class="t s1_413">2-397 </span>
<span id="t3_413" class="t s2_413">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_413" class="t s3_413">2.20 </span><span id="t5_413" class="t s3_413">MSRS IN INTEL® CORE™ SOLO AND INTEL® CORE™ </span><span id="t6_413" class="t s3_413">DUO PROCESSORS </span>
<span id="t7_413" class="t s4_413">Model-specific registers (MSRs) for Intel Core Solo, Intel Core Duo processors, and Dual-core Intel Xeon processor </span>
<span id="t8_413" class="t s4_413">LV are listed in Table 2-58. The column “Shared/Unique” applies to Intel Core Duo processor. “Unique” means each </span>
<span id="t9_413" class="t s4_413">processor core has a separate MSR, or a bit field in an MSR governs only a core independently. “Shared” means the </span>
<span id="ta_413" class="t s4_413">MSR or the bit field in an MSR address governs the operation of both processor cores. </span>
<span id="tb_413" class="t s5_413">107CDH </span><span id="tc_413" class="t s5_413">MSR_EMON_L3_CTR_CTL1 </span><span id="td_413" class="t s5_413">6 </span><span id="te_413" class="t s5_413">Shared </span><span id="tf_413" class="t s5_413">GBUSQ Event Control and Counter Register (R/W) </span>
<span id="tg_413" class="t s5_413">107CEH </span><span id="th_413" class="t s5_413">MSR_EMON_L3_CTR_CTL2 </span><span id="ti_413" class="t s5_413">6 </span><span id="tj_413" class="t s5_413">Shared </span><span id="tk_413" class="t s5_413">GSNPQ Event Control and Counter Register (R/W) </span>
<span id="tl_413" class="t s5_413">See Section 20.6.6, “Performance Monitoring on </span>
<span id="tm_413" class="t s5_413">64-bit Intel® Xeon® Processor MP with Up to 8- </span>
<span id="tn_413" class="t s5_413">MByte L3 Cache.” </span>
<span id="to_413" class="t s5_413">107CFH </span><span id="tp_413" class="t s5_413">MSR_EMON_L3_CTR_CTL3 </span><span id="tq_413" class="t s5_413">6 </span><span id="tr_413" class="t s5_413">Shared </span><span id="ts_413" class="t s5_413">GSNPQ Event Control and Counter Register (R/W) </span>
<span id="tt_413" class="t s5_413">107D0H </span><span id="tu_413" class="t s5_413">MSR_EMON_L3_CTR_CTL4 </span><span id="tv_413" class="t s5_413">6 </span><span id="tw_413" class="t s5_413">Shared </span><span id="tx_413" class="t s5_413">FSB Event Control and Counter Register (R/W) </span>
<span id="ty_413" class="t s5_413">See Section 20.6.6, “Performance Monitoring on </span>
<span id="tz_413" class="t s5_413">64-bit Intel® Xeon® Processor MP with Up to 8- </span>
<span id="t10_413" class="t s5_413">MByte L3 Cache.” </span>
<span id="t11_413" class="t s5_413">107D1H </span><span id="t12_413" class="t s5_413">MSR_EMON_L3_CTR_CTL5 </span><span id="t13_413" class="t s5_413">6 </span><span id="t14_413" class="t s5_413">Shared </span><span id="t15_413" class="t s5_413">FSB Event Control and Counter Register (R/W) </span>
<span id="t16_413" class="t s5_413">107D2H </span><span id="t17_413" class="t s5_413">MSR_EMON_L3_CTR_CTL6 </span><span id="t18_413" class="t s5_413">6 </span><span id="t19_413" class="t s5_413">Shared </span><span id="t1a_413" class="t s5_413">FSB Event Control and Counter Register (R/W) </span>
<span id="t1b_413" class="t s5_413">107D3H </span><span id="t1c_413" class="t s5_413">MSR_EMON_L3_CTR_CTL7 </span><span id="t1d_413" class="t s5_413">6 </span><span id="t1e_413" class="t s5_413">Shared </span><span id="t1f_413" class="t s5_413">FSB Event Control and Counter Register (R/W) </span>
<span id="t1g_413" class="t s6_413">Table 2-58. </span><span id="t1h_413" class="t s6_413">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t1i_413" class="t s7_413">Register </span>
<span id="t1j_413" class="t s7_413">Address </span><span id="t1k_413" class="t s7_413">Register Name </span>
<span id="t1l_413" class="t s7_413">Shared/ </span>
<span id="t1m_413" class="t s7_413">Unique </span><span id="t1n_413" class="t s7_413">Bit Description </span>
<span id="t1o_413" class="t s7_413">Hex </span><span id="t1p_413" class="t s7_413">Dec </span>
<span id="t1q_413" class="t s5_413">0H </span><span id="t1r_413" class="t s5_413">0 </span><span id="t1s_413" class="t s5_413">P5_MC_ADDR </span><span id="t1t_413" class="t s5_413">Unique </span><span id="t1u_413" class="t s5_413">See Section 2.23, “MSRs in Pentium Processors,” and </span>
<span id="t1v_413" class="t s5_413">Table 2-2. </span>
<span id="t1w_413" class="t s5_413">1H </span><span id="t1x_413" class="t s5_413">1 </span><span id="t1y_413" class="t s5_413">P5_MC_TYPE </span><span id="t1z_413" class="t s5_413">Unique </span><span id="t20_413" class="t s5_413">See Section 2.23, “MSRs in Pentium Processors,” and </span>
<span id="t21_413" class="t s5_413">Table 2-2. </span>
<span id="t22_413" class="t s5_413">6H </span><span id="t23_413" class="t s5_413">6 </span><span id="t24_413" class="t s5_413">IA32_MONITOR_FILTER_SIZE </span><span id="t25_413" class="t s5_413">Unique </span><span id="t26_413" class="t s5_413">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="t27_413" class="t s5_413">Determination,” and Table 2-2. </span>
<span id="t28_413" class="t s5_413">10H </span><span id="t29_413" class="t s5_413">16 </span><span id="t2a_413" class="t s5_413">IA32_TIME_STAMP_COUNTER </span><span id="t2b_413" class="t s5_413">Unique </span><span id="t2c_413" class="t s5_413">See Section 18.17, “Time-Stamp Counter,” and Table 2-2. </span>
<span id="t2d_413" class="t s5_413">17H </span><span id="t2e_413" class="t s5_413">23 </span><span id="t2f_413" class="t s5_413">IA32_PLATFORM_ID </span><span id="t2g_413" class="t s5_413">Shared </span><span id="t2h_413" class="t s5_413">Platform ID (R) </span>
<span id="t2i_413" class="t s5_413">See Table 2-2. </span>
<span id="t2j_413" class="t s5_413">The operating system can use this MSR to determine “slot” </span>
<span id="t2k_413" class="t s5_413">information for the processor and the proper microcode </span>
<span id="t2l_413" class="t s5_413">update to load. </span>
<span id="t2m_413" class="t s5_413">1BH </span><span id="t2n_413" class="t s5_413">27 </span><span id="t2o_413" class="t s5_413">IA32_APIC_BASE </span><span id="t2p_413" class="t s5_413">Unique </span><span id="t2q_413" class="t s5_413">See Section 11.4.4, “Local APIC Status and Location,” and </span>
<span id="t2r_413" class="t s5_413">Table 2-2. </span>
<span id="t2s_413" class="t s6_413">Table 2-57. </span><span id="t2t_413" class="t s6_413">MSRs Unique to Intel® Xeon® Processor 7100 Series (Contd.) </span>
<span id="t2u_413" class="t s7_413">Register Address </span>
<span id="t2v_413" class="t s7_413">Register Name </span>
<span id="t2w_413" class="t s7_413">Fields and Flags </span>
<span id="t2x_413" class="t s7_413">Model Avail- </span>
<span id="t2y_413" class="t s7_413">ability </span>
<span id="t2z_413" class="t s7_413">Shared/ </span>
<span id="t30_413" class="t s7_413">Unique </span><span id="t31_413" class="t s7_413">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
