Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 20:56:16 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                 1564        0.023        0.000                      0                 1564       54.305        0.000                       0                   578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.818        0.000                      0                 1560        0.023        0.000                      0                 1560       54.305        0.000                       0                   578  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.831        0.000                      0                    4        1.300        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.433ns  (logic 60.493ns (57.925%)  route 43.940ns (42.075%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.838   107.162    sm/M_alum_out[0]
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.148   107.310 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.394   108.704    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I2_O)        0.354   109.058 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.582   109.640    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.459    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.459    
                         arrival time                        -109.640    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.079ns  (logic 60.591ns (57.662%)  route 44.488ns (42.338%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.660   107.984    sm/M_alum_out[0]
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.150   108.134 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.444   108.578    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.326   108.904 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.597   109.502    sm/D_states_q[2]_i_5_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.124   109.626 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.661   110.286    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)       -0.047   116.215    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.215    
                         arrival time                        -110.287    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.417ns  (logic 60.467ns (57.909%)  route 43.950ns (42.091%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.838   107.162    sm/M_alum_out[0]
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.148   107.310 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.394   108.704    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.328   109.032 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.592   109.624    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -109.624    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.894ns  (logic 60.591ns (57.764%)  route 44.303ns (42.236%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.660   107.984    sm/M_alum_out[0]
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.150   108.134 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.444   108.578    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.326   108.904 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.512   109.416    sm/D_states_q[2]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I4_O)        0.124   109.540 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.561   110.101    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)       -0.081   116.180    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.180    
                         arrival time                        -110.101    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.709ns  (logic 60.591ns (57.866%)  route 44.118ns (42.134%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.660   107.984    sm/M_alum_out[0]
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.150   108.134 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.444   108.578    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.326   108.904 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.509   109.413    sm/D_states_q[2]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I4_O)        0.124   109.537 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.379   109.916    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)       -0.067   116.194    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                        -109.916    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.591ns  (logic 60.593ns (57.933%)  route 43.998ns (42.067%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.486   107.810    sm/M_alum_out[0]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.152   107.962 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.449   108.411    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.737 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.938   109.674    sm/D_states_q[0]_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I0_O)        0.124   109.798 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   109.798    sm/D_states_d__0[0]
    SLICE_X59Y28         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.506   116.022    sm/clk_IBUF_BUFG
    SLICE_X59Y28         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X59Y28         FDSE (Setup_fdse_C_D)        0.031   116.291    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.291    
                         arrival time                        -109.799    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.553ns  (logic 60.613ns (57.973%)  route 43.940ns (42.027%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.601   107.925    sm/M_alum_out[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150   108.075 f  sm/D_states_q[3]_i_17/O
                         net (fo=1, routed)           0.519   108.594    sm/D_states_q[3]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.348   108.942 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           0.695   109.636    sm/D_states_q[3]_i_5_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124   109.760 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   109.760    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.511   116.027    sm/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   116.286    
                         clock uncertainty           -0.035   116.251    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.029   116.280    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.280    
                         arrival time                        -109.761    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.538ns  (logic 60.593ns (57.963%)  route 43.945ns (42.037%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.486   107.810    sm/M_alum_out[0]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.152   107.962 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.449   108.411    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.737 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.884   109.621    sm/D_states_q[0]_i_2_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124   109.745 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   109.745    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X59Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X59Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.273   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X59Y27         FDSE (Setup_fdse_C_D)        0.029   116.287    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.287    
                         arrival time                        -109.745    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.536ns  (logic 60.593ns (57.964%)  route 43.943ns (42.036%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.486   107.810    sm/M_alum_out[0]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.152   107.962 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.449   108.411    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.737 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.882   109.619    sm/D_states_q[0]_i_2_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124   109.743 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   109.743    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X59Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X59Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.273   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X59Y27         FDSE (Setup_fdse_C_D)        0.031   116.289    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.289    
                         arrival time                        -109.743    
  -------------------------------------------------------------------
                         slack                                  6.546    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.493ns  (logic 60.593ns (57.987%)  route 43.901ns (42.013%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDSE (Prop_fdse_C_Q)         0.419     5.626 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.737     7.363    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.321     7.684 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.151     8.835    sm/ram_reg_i_139_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.328     9.163 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.769     9.932    sm/ram_reg_i_125_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.056 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          0.906    10.961    L_reg/M_sm_ra1[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.085 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.213    12.299    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.148    12.447 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.420    12.867    sm/M_alum_a[31]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.328    13.195 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.195    alum/S[0]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.727 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.534 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.534    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.805 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          0.888    15.693    alum/temp_out0[31]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.066 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.066    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.599 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.599    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.716 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.833 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.833    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.950 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.950    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.076    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.193 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.193    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.310 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.310    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.427 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.427    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.584 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          1.019    18.603    alum/temp_out0[30]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.935 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.935    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.485 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.485    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.599 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.599    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.713 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.713    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.827 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.827    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.941 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    19.950    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.167    21.616    alum/temp_out0[29]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.945 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.945    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.346 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.688 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.688    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.009    22.811    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.925 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.925    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.039 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.039    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.153 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.310 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.941    24.251    alum/temp_out0[28]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.580 r  alum/D_registers_q[7][27]_i_92/O
                         net (fo=1, routed)           0.000    24.580    alum/D_registers_q[7][27]_i_92_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.113    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.230 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.347    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.464 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.464    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.581 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.698 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.009    25.707    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.098 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.066    27.164    alum/temp_out0[27]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.496 r  alum/D_registers_q[7][26]_i_60/O
                         net (fo=1, routed)           0.000    27.496    alum/D_registers_q[7][26]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.046 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.046    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.160    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.009    28.739    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.853    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.010 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.206    30.216    alum/temp_out0[26]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.001 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.001    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.115 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.115    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.229 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    31.808    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.982    32.948    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.277 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.277    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.827 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.283 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.283    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.397 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.397    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.511 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.511    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.625 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.625    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.782 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.081    35.863    alum/temp_out0[24]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.192 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.725 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.725    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.842 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.842    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.959    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.076 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.076    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.193 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.193    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.310 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.310    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.427 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.427    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.544 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.544    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.701 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.294    38.994    alum/temp_out0[23]
    SLICE_X14Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.797 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.914 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.031 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    40.031    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.148 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    40.148    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.265 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.265    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.382 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.382    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.499 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.499    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.616 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.773 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.804    41.577    alum/temp_out0[22]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.332    41.909 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.459 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.029 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.029    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.143 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.143    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.257 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.257    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.414 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.497    44.911    alum/temp_out0[21]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.240 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.790 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.790    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.904 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.904    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.018 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.018    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.132 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.132    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.246 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.246    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.360 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.360    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.474 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.474    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.588 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.588    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.745 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.022    47.767    alum/temp_out0[20]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    48.096 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    48.096    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.629 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.629    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.746 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.746    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.863 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.863    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.980 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.980    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.097 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.097    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.214 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.331 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.331    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.448 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.448    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.605 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.799    50.404    alum/temp_out0[19]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.736 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    51.286    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    51.400    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.514    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.628    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.742 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.856 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.856    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.970 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.970    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.084 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.084    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.241 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.883    53.124    alum/temp_out0[18]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.453 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    53.453    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.003 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.003    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.117 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    54.117    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.231 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    54.231    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.345 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    54.345    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.459 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.459    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.573 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.573    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.687 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.687    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.801 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    54.810    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.967 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.126    56.093    alum/temp_out0[17]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  alum/D_registers_q[7][16]_i_95/O
                         net (fo=1, routed)           0.000    56.422    alum/D_registers_q[7][16]_i_95_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.954 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.068 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    57.068    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.182    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.296 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.296    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.410 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.410    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.524 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    57.533    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.647    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.135    58.940    alum/temp_out0[16]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    59.269 r  alum/D_registers_q[7][15]_i_50/O
                         net (fo=1, routed)           0.000    59.269    alum/D_registers_q[7][15]_i_50_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.819 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.819    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.933 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.933    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.047 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.047    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.161 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.009    60.170    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.284 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.284    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.398 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.398    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.555 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.226    61.780    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    62.109 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    62.109    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.773    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    62.887    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.001    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.115    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.229    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    63.343    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.457 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    63.466    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.623 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.289    64.912    alum/temp_out0[14]
    SLICE_X44Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.697 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    65.697    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.811 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.652 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.078    67.731    alum/temp_out0[13]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    68.060 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    68.060    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.593 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    68.593    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.710 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    68.710    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.827 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.944 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.944    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.061 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.061    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.178 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.178    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.295 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.295    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.412 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.412    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.569 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          0.821    70.390    alum/temp_out0[12]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.722 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    70.722    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.272 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.386 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.386    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.500 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.500    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.728    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    71.842    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.956    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.070    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.227 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          0.988    73.214    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.076 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.076    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.193 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.193    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.310 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.310    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.427 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.427    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.544 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.661 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.661    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.778 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.778    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.895 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    74.895    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.052 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.032    76.085    alum/temp_out0[10]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.417 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.950 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    76.950    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.067 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.067    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.184 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.301 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.301    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.418 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.418    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.535 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.535    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.652 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.652    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.769 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.769    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.926 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.061    78.986    alum/temp_out0[9]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.774 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    79.774    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.888 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.888    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.002 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.116 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.116    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.230 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    80.230    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.344 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.458 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.458    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.572 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.572    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.729 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.954    81.683    alum/temp_out0[8]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.468 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    82.468    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.582 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.582    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.696 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.696    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.810 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.810    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.924 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.924    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.038 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.038    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.152 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.152    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.266 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.266    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.423 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.913    84.336    alum/temp_out0[7]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.665 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.665    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.215 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.215    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.329 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.329    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.443 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.443    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.557 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.671 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.671    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.785 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.785    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.899 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.899    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.013 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.013    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.170 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.050    87.220    alum/temp_out0[6]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.549 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    87.549    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.082 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    88.082    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.199 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.199    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.316 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.316    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.433 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.433    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.550 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.550    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.667 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.667    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.784 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.784    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.901 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.908    89.966    alum/temp_out0[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.298 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.848 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.962 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    90.962    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.076 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.076    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.190 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.304 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.304    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.418 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.418    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.532 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.532    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.646 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.646    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.803 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.990    92.793    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.122 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.122    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.655 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.655    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.772 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.772    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.889 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    93.889    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.006 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.006    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.123 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.123    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.240 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.240    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.357 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.631 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.119    95.751    alum/temp_out0[3]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    96.083 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.083    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.633 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.633    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.747 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.747    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.861 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.861    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.975 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.089 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.089    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.203 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.203    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.317 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.317    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.431 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.431    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.588 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.110    98.698    alum/temp_out0[2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.027 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.027    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.577 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.261 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.261    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.375 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.375    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.532 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.075   101.606    alum/temp_out0[1]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.935 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.485 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.485    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.599 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.599    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.713 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.713    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.827 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.827    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.941 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.941    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.055 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.055    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.169 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.169    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.283 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.283    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.440 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.249   104.689    sm/temp_out0[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.329   105.018 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.471   105.490    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124   105.614 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.586   106.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.486   107.810    sm/M_alum_out[0]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.152   107.962 r  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.419   108.381    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I0_O)        0.326   108.707 r  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.870   109.577    sm/D_states_q[7]_i_8_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124   109.701 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   109.701    sm/D_states_d__0[6]
    SLICE_X61Y28         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.506   116.022    sm/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.296   116.318    
                         clock uncertainty           -0.035   116.283    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)        0.029   116.312    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.312    
                         arrival time                        -109.701    
  -------------------------------------------------------------------
                         slack                                  6.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.849    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.849    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.849    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.849    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.854    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.854    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.854    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.854    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.517%)  route 0.306ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.306     1.949    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y30         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y30         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.517%)  route 0.306ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.306     1.949    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y30         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y30         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y8    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y8    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y7    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y7    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X30Y8    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y30   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.900ns (15.597%)  route 4.870ns (84.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.341     8.007    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.116     8.123 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.921    10.044    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.328    10.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.609    10.981    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X42Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.812    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.812    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                104.831    

Slack (MET) :             104.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.900ns (15.597%)  route 4.870ns (84.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.341     8.007    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.116     8.123 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.921    10.044    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.328    10.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.609    10.981    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X42Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.812    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.812    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                104.831    

Slack (MET) :             104.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.900ns (15.597%)  route 4.870ns (84.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.341     8.007    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.116     8.123 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.921    10.044    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.328    10.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.609    10.981    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X42Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.812    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.812    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                104.831    

Slack (MET) :             104.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.900ns (15.597%)  route 4.870ns (84.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.341     8.007    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.116     8.123 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.921    10.044    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.328    10.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.609    10.981    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X42Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.812    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.812    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                104.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.187%)  route 1.039ns (84.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.768     2.442    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I4_O)        0.045     2.487 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.271     2.758    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.187%)  route 1.039ns (84.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.768     2.442    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I4_O)        0.045     2.487 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.271     2.758    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.187%)  route 1.039ns (84.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.768     2.442    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I4_O)        0.045     2.487 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.271     2.758    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.186ns (15.187%)  route 1.039ns (84.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          0.768     2.442    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I4_O)        0.045     2.487 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.271     2.758    fifo_reset_cond/AS[0]
    SLICE_X42Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X42Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.300    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.920ns  (logic 11.966ns (30.744%)  route 26.954ns (69.256%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.732    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.856 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.217    35.073    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I2_O)        0.152    35.225 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.088    40.314    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    44.074 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.074    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.719ns  (logic 11.962ns (30.894%)  route 26.758ns (69.106%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.732    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.856 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.219    35.075    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I2_O)        0.152    35.227 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.890    40.117    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    43.874 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.874    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.562ns  (logic 11.733ns (30.425%)  route 26.829ns (69.575%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.841    33.899    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124    34.023 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.063    35.086    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.124    35.210 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.951    40.160    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.716 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.716    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.269ns  (logic 11.721ns (30.628%)  route 26.548ns (69.372%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.732    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.856 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.219    35.075    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.124    35.199 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.680    39.879    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.423 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.423    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.233ns  (logic 11.728ns (30.674%)  route 26.506ns (69.326%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.732    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.856 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.217    35.073    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I3_O)        0.124    35.197 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.640    39.837    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    43.388 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    43.388    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.102ns  (logic 11.730ns (30.786%)  route 26.372ns (69.214%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.841    33.899    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124    34.023 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.527    34.550    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.124    34.674 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.029    39.703    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.257 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.257    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.029ns  (logic 11.956ns (31.441%)  route 26.072ns (68.559%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.612     8.284    L_reg/M_sm_timer[3]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.408 f  L_reg/L_2bcdb7d5_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.948     9.356    L_reg/L_2bcdb7d5_remainder0_carry_i_25__1_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124     9.480 f  L_reg/L_2bcdb7d5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.803    10.283    L_reg/L_2bcdb7d5_remainder0_carry_i_12__1_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.150    10.433 f  L_reg/L_2bcdb7d5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    11.374    L_reg/L_2bcdb7d5_remainder0_carry_i_20__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.354    11.728 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.599    L_reg/L_2bcdb7d5_remainder0_carry_i_10__1_n_0
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.925 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.925    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.565 f  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.659    14.224    L_reg/L_2bcdb7d5_remainder0_3[3]
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.530 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.323    15.853    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.152    16.005 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.819    16.825    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.326    17.151 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.879    18.029    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.150    18.179 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.003    19.183    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.354    19.537 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    20.501    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.332    20.833 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    21.313    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.820 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.820    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.934 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.934    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.156 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.115    23.271    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X31Y6          LUT5 (Prop_lut5_I2_O)        0.299    23.570 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.754    24.597    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.714 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.935    25.649    L_reg/i__carry_i_13__3_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.357    26.006 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.860    26.865    L_reg/i__carry_i_23__3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.191 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.589    27.780    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.153    27.933 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    28.471    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.798 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.798    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.331 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.331    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.448 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.448    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.771 r  timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.810    30.581    timerseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.306    30.887 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    31.697    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.821 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.113    32.934    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.058 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.841    33.899    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124    34.023 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.063    35.086    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I1_O)        0.153    35.239 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.194    39.433    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    43.183 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    43.183    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.924ns  (logic 11.898ns (31.373%)  route 26.026ns (68.627%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.892     8.499    L_reg/M_sm_pbc[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     8.649 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.817     9.466    L_reg/i__carry_i_14__3_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.328     9.794 f  L_reg/L_2bcdb7d5_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.738    10.532    L_reg/L_2bcdb7d5_remainder0_carry_i_16__0_n_0
    SLICE_X57Y5          LUT3 (Prop_lut3_I0_O)        0.150    10.682 f  L_reg/L_2bcdb7d5_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.807    11.488    L_reg/L_2bcdb7d5_remainder0_carry_i_19__0_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.352    11.840 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.291    13.132    L_reg/L_2bcdb7d5_remainder0_carry_i_10__0_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    13.458 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.458    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.008 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.008    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.967    15.197    L_reg/L_2bcdb7d5_remainder0_1[4]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.294    15.491 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.856    16.347    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.332    16.679 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    17.123    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I3_O)        0.150    17.273 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.160    18.433    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.785 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    19.632    L_reg/i__carry_i_19__1_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.986 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.244    21.230    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.332    21.562 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.615    22.177    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.684 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.684    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.798 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.798    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.037 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.973    24.010    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y2          LUT5 (Prop_lut5_I1_O)        0.302    24.312 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    24.745    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.869 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.145    26.014    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124    26.138 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.176    27.314    L_reg/i__carry_i_13__1_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.466 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.861    28.327    L_reg/i__carry_i_23__1_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.332    28.659 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.622    29.280    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.117    29.397 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.440    29.838    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.348    30.186 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    30.186    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.736 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.736    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.850    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.072 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.931    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    32.230 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    33.047    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.171 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.102    34.274    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.124    34.398 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    35.077    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I4_O)        0.124    35.201 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.817    36.018    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.124    36.142 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.423    39.564    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    43.074 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.074    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.727ns  (logic 12.115ns (32.113%)  route 25.612ns (67.887%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.892     8.499    L_reg/M_sm_pbc[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     8.649 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.817     9.466    L_reg/i__carry_i_14__3_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.328     9.794 f  L_reg/L_2bcdb7d5_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.738    10.532    L_reg/L_2bcdb7d5_remainder0_carry_i_16__0_n_0
    SLICE_X57Y5          LUT3 (Prop_lut3_I0_O)        0.150    10.682 f  L_reg/L_2bcdb7d5_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.807    11.488    L_reg/L_2bcdb7d5_remainder0_carry_i_19__0_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.352    11.840 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.291    13.132    L_reg/L_2bcdb7d5_remainder0_carry_i_10__0_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    13.458 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.458    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.008 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.008    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.967    15.197    L_reg/L_2bcdb7d5_remainder0_1[4]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.294    15.491 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.856    16.347    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.332    16.679 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    17.123    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I3_O)        0.150    17.273 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.160    18.433    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.785 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    19.632    L_reg/i__carry_i_19__1_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.986 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.244    21.230    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.332    21.562 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.615    22.177    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.684 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.684    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.798 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.798    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.037 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.973    24.010    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y2          LUT5 (Prop_lut5_I1_O)        0.302    24.312 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    24.745    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.869 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.145    26.014    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124    26.138 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.176    27.314    L_reg/i__carry_i_13__1_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.466 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.861    28.327    L_reg/i__carry_i_23__1_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.332    28.659 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.622    29.280    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.117    29.397 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.440    29.838    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.348    30.186 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    30.186    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.736 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.736    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.850    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.072 f  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.931    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    32.230 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    33.047    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.171 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.877    34.048    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    34.172 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.855    35.028    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    35.152 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.828    35.979    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y2          LUT4 (Prop_lut4_I3_O)        0.154    36.133 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.047    39.180    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.877 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.877    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.667ns  (logic 12.170ns (32.308%)  route 25.498ns (67.692%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.892     8.499    L_reg/M_sm_pbc[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.150     8.649 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.817     9.466    L_reg/i__carry_i_14__3_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.328     9.794 f  L_reg/L_2bcdb7d5_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.738    10.532    L_reg/L_2bcdb7d5_remainder0_carry_i_16__0_n_0
    SLICE_X57Y5          LUT3 (Prop_lut3_I0_O)        0.150    10.682 f  L_reg/L_2bcdb7d5_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.807    11.488    L_reg/L_2bcdb7d5_remainder0_carry_i_19__0_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I3_O)        0.352    11.840 r  L_reg/L_2bcdb7d5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.291    13.132    L_reg/L_2bcdb7d5_remainder0_carry_i_10__0_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    13.458 r  L_reg/L_2bcdb7d5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.458    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.008 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.008    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.230 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.967    15.197    L_reg/L_2bcdb7d5_remainder0_1[4]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.294    15.491 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.856    16.347    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.332    16.679 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.444    17.123    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I3_O)        0.150    17.273 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.160    18.433    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.785 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    19.632    L_reg/i__carry_i_19__1_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.986 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.244    21.230    L_reg/i__carry_i_11__1_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.332    21.562 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.615    22.177    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X59Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.684 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.684    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.798 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.798    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.037 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.973    24.010    L_reg/L_2bcdb7d5_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y2          LUT5 (Prop_lut5_I1_O)        0.302    24.312 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    24.745    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.869 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.145    26.014    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124    26.138 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.176    27.314    L_reg/i__carry_i_13__1_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.466 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.861    28.327    L_reg/i__carry_i_23__1_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.332    28.659 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.622    29.280    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.117    29.397 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.440    29.838    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.348    30.186 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    30.186    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.736 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.736    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.850    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.072 r  bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.931    bseg_driver/decimal_renderer/L_2bcdb7d5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    32.230 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    33.047    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.171 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.102    34.274    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.124    34.398 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    35.077    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I4_O)        0.124    35.201 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.826    36.027    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.152    36.179 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.886    39.064    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    42.818 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.818    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_925656614[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.431ns (70.475%)  route 0.600ns (29.525%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_925656614[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_925656614[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_925656614[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.246     1.946    forLoop_idx_0_925656614[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.991 r  forLoop_idx_0_925656614[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          0.353     2.344    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.567 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.567    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_925656614[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.413ns (69.244%)  route 0.627ns (30.756%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.587     1.531    forLoop_idx_0_925656614[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_925656614[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_925656614[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.889    forLoop_idx_0_925656614[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.045     1.934 r  forLoop_idx_0_925656614[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=10, routed)          0.410     2.344    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.571 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.571    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_925656614[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.454ns (71.338%)  route 0.584ns (28.662%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.591     1.535    forLoop_idx_0_925656614[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_925656614[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_925656614[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.757    forLoop_idx_0_925656614[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  forLoop_idx_0_925656614[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.861    forLoop_idx_0_925656614[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  forLoop_idx_0_925656614[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.444     2.350    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.573 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.573    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1605471685[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.444ns (70.100%)  route 0.616ns (29.900%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    forLoop_idx_0_1605471685[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.187     1.888    forLoop_idx_0_1605471685[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X65Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.933 r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=19, routed)          0.429     2.363    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.597 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.597    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_925656614[0].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.480ns (71.347%)  route 0.594ns (28.653%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.588     1.532    forLoop_idx_0_925656614[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  forLoop_idx_0_925656614[0].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  forLoop_idx_0_925656614[0].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.072     1.768    forLoop_idx_0_925656614[0].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  forLoop_idx_0_925656614[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.919    forLoop_idx_0_925656614[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.045     1.964 r  forLoop_idx_0_925656614[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.416     2.380    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.606 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.606    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1605471685[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.415ns (67.947%)  route 0.668ns (32.053%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_1605471685[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.266     1.943    forLoop_idx_0_1605471685[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.988 r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.402     2.390    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.619 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.619    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.433ns (63.444%)  route 0.826ns (36.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.561     1.505    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDPE (Prop_fdpe_C_Q)         0.148     1.653 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.826     2.478    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.764 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.764    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.350ns (59.120%)  route 0.933ns (40.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    display/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.933     2.608    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.816 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.816    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.432ns (62.009%)  route 0.878ns (37.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.878     2.549    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.818 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.818    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.431ns (61.771%)  route 0.886ns (38.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.886     2.557    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.824 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.824    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.496ns (31.438%)  route 3.261ns (68.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.261     4.757    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.496ns (31.438%)  route 3.261ns (68.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.261     4.757    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.496ns (31.438%)  route 3.261ns (68.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.261     4.757    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.496ns (31.438%)  route 3.261ns (68.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.261     4.757    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.496ns (31.438%)  route 3.261ns (68.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.261     4.757    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.493ns (39.729%)  route 2.266ns (60.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.266     3.759    cond_butt_next_play/sync/D[0]
    SLICE_X58Y36         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.513     4.918    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.487ns (53.166%)  route 1.310ns (46.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.310     2.797    forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.506     4.910    forLoop_idx_0_925656614[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 1.468ns (52.527%)  route 1.327ns (47.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.327     2.795    forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.509     4.913    forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.759ns  (logic 1.462ns (52.977%)  route 1.298ns (47.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.298     2.759    forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.509     4.913    forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.656ns  (logic 1.525ns (57.394%)  route 1.132ns (42.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.132     2.656    forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D[0]
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.499     4.903    forLoop_idx_0_925656614[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_925656614[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.254ns (35.602%)  route 0.459ns (64.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.459     0.713    forLoop_idx_0_925656614[2].cond_butt_dirs/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_925656614[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_925656614[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_925656614[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.230ns (30.842%)  route 0.516ns (69.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.516     0.746    forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_925656614[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.286ns (38.188%)  route 0.464ns (61.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.464     0.750    forLoop_idx_0_925656614[0].cond_butt_dirs/sync/D[0]
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_925656614[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.853     2.043    forLoop_idx_0_925656614[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_925656614[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.292ns (38.636%)  route 0.464ns (61.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.464     0.756    forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D[0]
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.854     2.044    forLoop_idx_0_925656614[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_925656614[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.236ns (31.016%)  route 0.525ns (68.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.525     0.761    forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1605471685[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.255ns (33.052%)  route 0.516ns (66.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.516     0.770    forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_925656614[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_925656614[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.261ns (22.573%)  route 0.896ns (77.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.896     1.157    cond_butt_next_play/sync/D[0]
    SLICE_X58Y36         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.263ns (15.802%)  route 1.402ns (84.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.402     1.666    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.263ns (15.802%)  route 1.402ns (84.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.402     1.666    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.263ns (15.802%)  route 1.402ns (84.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.402     1.666    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





