/**
 * @file pmsm_foc_gatedrv_config.h
 *
 * @cond
 *********************************************************************************************************************
 * Copyright 2024, Cypress Semiconductor Corporation (an Infineon company) or
 * an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 *
 * This software, including source code, documentation and related
 * materials ("Software") is owned by Cypress Semiconductor Corporation
 * or one of its affiliates ("Cypress") and is protected by and subject to
 * worldwide patent protection (United States and foreign),
 * United States copyright laws and international treaty provisions.
 * Therefore, you may use this Software only as provided in the license
 * agreement accompanying the software package from which you
 * obtained this Software ("EULA").
 * If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 * non-transferable license to copy, modify, and compile the Software
 * source code solely for use in connection with Cypress's
 * integrated circuit products.  Any reproduction, modification, translation,
 * compilation, or representation of this Software except as specified
 * above is prohibited without the express written permission of Cypress.
 *
 * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress
 * reserves the right to make changes to the Software without notice. Cypress
 * does not assume any liability arising out of the application or use of the
 * Software or any product or circuit described in the Software. Cypress does
 * not authorize its products for use in any products where a malfunction or
 * failure of the Cypress product may reasonably be expected to result in
 * significant property damage, injury or death ("High Risk Product"). By
 * including Cypress's product in a High Risk Product, the manufacturer
 * of such system or application assumes all risk of such use and in doing
 * so agrees to indemnify Cypress against all liability.
 *@endcond
 ***********************************************************************************************************************/
#ifndef PMSM_FOC_GATEDRV_CONFIG_H
#define PMSM_FOC_GATEDRV_CONFIG_H

/**
 * @addtogroup PMSM_FOC
 * @{
 */

/**
 * @addtogroup Configuration
 * @{
 */

/**********************************************************************************************************************
 * MACROS
 **********************************************************************************************************************/
#if (MOTOR0_PMSM_FOC_BOARD == EVAL_6EDL7151_FOC_3SH)
#define VALID_FLASH_DATA                        (0x1)
#endif

#if (VALID_FLASH_DATA == 0x1)
/************************************************
 * 6EDL7151 register address (Unchangeable)
 ************************************************/

/*  Status register address, read-only   */
#define ADDR_FAULT_ST                               0x00
#define ADDR_TEMP_ST                                0x01
#define ADDR_SUPPLY_ST                              0x02
#define ADDR_FUNCT_ST                               0x03
#define ADDR_OTP_ST                                 0x04
#define ADDR_ADC_ST                                 0x05
#define ADDR_CP_ST                                  0x06
#define ADDR_DEVICE_ID                              0x07

/*  Configurable register address        */
#define ADDR_VDS_SENSE_CFG                          0x0F
#define ADDR_FAULTS_CLR                             0x10
#define ADDR_SUPPLY_CFG                             0x11
#define ADDR_ADC_CFG                                0x12
#define ADDR_PWM_CFG                                0x13
#define ADDR_SENSOR_CFG                             0x14
#define ADDR_WD_CFG                                 0x15
#define ADDR_WD_CFG2                                0x16
#define ADDR_IDRIVE_CFG                             0x17
#define ADDR_IDRIVE_PRE_CFG                         0x18
#define ADDR_TDRIVE_SRC_CFG                         0x19
#define ADDR_TDRIVE_SINK_CFG                        0x1A
#define ADDR_DT_CFG                                 0x1B
#define ADDR_CP_CFG                                 0x1C
#define ADDR_CSAMP_CFG                              0x1D
#define ADDR_CSAMP_CFG2                             0x1E

/*  OTP program command and user ID      */
#define ADDR_OTP_PROG                               0x1F

#define ST_ADDR_MIN                 0x00          /* Starting address of status register */
#define ST_ADDR_MAX                 0x07          /* End address of status register */
#define CFG_ADDR_MIN                0x0F          /* Starting address of configure register */
#define CFG_ADDR_MAX                0x1F          /* End address of configure register */


/******************************************************************************
  * @brief 6EDL7151 registers
  * Access to register members:
  *     1. Access whole 16-bit register by array: Edl7151Reg.table[0] for FAULT_ST
  *     2. Access whole 16-bit register by register name: Edl7151Reg.FAULT_ST for FAULT_ST
  *     3. Access bitfield: Edl7151Reg.FAULT_ST_CS_OCP_FLT for CS_OCP_FLT bitfield [2:0] in FAULT_ST
  ****************************************************************************/
typedef union
{
    uint16_t    table[31+1];
    struct
    {
        /**************************************************
         *  Status register, read-only
         *************************************************/
        /* Structure of the FAULT_ST register */
        union
        {
            uint16_t FAULT_ST;      /* register address 0x00 */
            struct
            {
                uint16_t FAULT_ST_CS_OCP_FLT    :3;   // bit 2-0
                uint16_t FAULT_ST_CP_FLT        :1;   // bit 3
                uint16_t FAULT_ST_DVDD_OCP_FLT  :1;   // bit 4
                uint16_t FAULT_ST_DVDD_UV_FLT   :1;   // bit 5
                uint16_t FAULT_ST_DVDD_OV_FLT   :1;   // bit 6
                uint16_t FAULT_ST_BK_OCP_FLT    :1;   // bit 7
                uint16_t FAULT_ST_OTS_FLT       :1;   // bit 8
                uint16_t FAULT_ST_OTW_FLT       :1;   // bit 9
                uint16_t FAULT_ST_RLOCK_FLT     :1;   // bit 10
                uint16_t FAULT_ST_WD_FLT        :1;   // bit 11
                uint16_t FAULT_ST_OTP_FLT       :1;   // bit 12
            };
        };
        /* Structure of the TEMP_ST Register */
        union
        {
            uint16_t TEMP_ST;       /* 0x01 */
            struct
            {
                uint16_t TEMP_ST_TEMP_VAL       :7;   // bit 6-0
            };
        };
        /* Structure of the SUPPLY_ST Register */
        union
        {
            uint16_t SUPPLY_ST;     /* 0x02 */
            struct
            {
                uint16_t SUPPLY_ST_VCCLS_UVST    :1;   // bit 0
                uint16_t SUPPLY_ST_VCCHS_UVST    :1;   // bit 1
                uint16_t SUPPLY_ST_DVDD_UVST     :1;   // bit 2
                uint16_t SUPPLY_ST_DVDD_OVST     :1;   // bit 3
                uint16_t SUPPLY_ST_VDDB_UVST     :1;   // bit 4
                uint16_t SUPPLY_ST_VDDB_OVST     :1;   // bit 5
                uint16_t SUPPLY_ST_PVDD_VAL      :7;   // bit 12-6
            };
        };
        /* Structure of the FUNCT_ST Register */
        union
        {
            uint16_t FUNCT_ST;      /* register address 0x03 */
            struct
            {
                uint16_t FUNCT_ST_HALLIN_ST     :3;   // bit 2-0
                uint16_t FUNCT_ST_HALLPOL_ST    :1;   // bit 3
                uint16_t FUNCT_ST_DVDD_ST       :1;   // bit 4
                uint16_t FUNCT_ST_CS_GAIN_ST    :3;   // bit 7-5
                uint16_t FUNCT_ST_VDS_HSA_ST    :1;   // bit 8
                uint16_t FUNCT_ST_VDS_LSA_ST    :1;   // bit 9
                uint16_t FUNCT_ST_VDS_HSB_ST    :1;   // bit 10
                uint16_t FUNCT_ST_VDS_LSB_ST    :1;   // bit 11
                uint16_t FUNCT_ST_VDS_HSC_ST    :1;   // bit 12
                uint16_t FUNCT_ST_VDS_LSC_ST    :1;   // bit 13
            };
        };
        /* Structure of the OTP_ST Register */
        union
        {
            uint16_t OTP_ST;        /* register address 0x04 */
            struct
            {
                uint16_t OTP_ST_OTP_USED        :1;   // bit 0
                uint16_t OTP_ST_OTP_PASS        :1;   // bit 1
                uint16_t OTP_ST_OTP_PROG_BLOCK  :1;   // bit 2
                uint16_t OTP_ST_OTP_PROG_FAIL   :1;   // bit 3
            };
        };
        /* Structure of the ADC_ST Register */
        union
        {
            uint16_t ADC_ST;        /* register address 0x05 */
            struct
            {
                uint16_t ADC_ST_ADC_OD_RDY      :1;   // bit 0
                uint16_t ADC_ST_ADC_OD_VAL      :7;   // bit 7-1
            };
        };
        /* Structure of the CP_ST Register */
        union
        {
            uint16_t CP_ST;         /* register address 0x06 */
            struct
            {
                uint16_t CP_ST_VCCHS_VAL        :7;   // bit 6-0
                uint16_t CP_ST_VCCLS_VAL        :7;   // bit 13-7
            };
        };
        /* Structure of the DEVICE_ST Register */
        union
        {
            uint16_t DEVICE_ID;     /* register address 0x07 */
            struct
            {
                uint16_t DEVICE_ID_DEV_ID       :8;   // bit 7-0
            };
        };
        /**************************************************
         *  Status register, read-only
         *************************************************/
        uint16_t    reserved[7];    /* 0x08 - 0x0E, reserved address */
        /**************************************************
         *  Configure register, read-write, with several
         *  write-only exceptions
         *************************************************/
        union
                {
                    uint16_t VDS_SENSE_CFG;    /* register address 0x0F */
                    struct
                    {
                        uint16_t VDS_SENSE_CFG_VDS_HS_TH    :4;   // bit 3-0
                        uint16_t VDS_SENSE_CFG_VDS_LS_TH    :4;   // bit 7-4
                        uint16_t VDS_SENSE_CFG_VDS_BLANK    :3;   // bit 10-8
                        uint16_t VDS_SENSE_CFG_VDS_FILTER   :3;   // bit 13-11
                        uint16_t VDS_SENSE_CFG_VDS_FLT_CFG  :1;   // bit 14
                        uint16_t VDS_SENSE_CFG_VDS_SENSE_EN :1;   // bit 15
                    };
                };
        union
        {
            uint16_t FAULTS_CLR;    /* register address 0x10 */
            struct
            {
                uint16_t FAULTS_CLR_CLR_FLTS        :1;   // bit 0
                uint16_t FAULTS_CLR_CLR_LATCH       :1;   // bit 1
            };
        };
        union
        {
            uint16_t SUPPLY_CFG;    /* register address 0x11 */
            struct
            {
                uint16_t SUPPLY_CFG_PVCC_SETPT      :2;   // bit 1-0
                uint16_t SUPPLY_CFG_CS_REF_CFG      :2;   // bit 3-2
                uint16_t SUPPLY_CFG_DVDD_OCP_CFG    :2;   // bit 5-4
                uint16_t SUPPLY_CFG_DVDD_SFTSTRT    :4;   // bit 9-6
                uint16_t SUPPLY_CFG_DVDD_SETPT      :2;   // bit 11-10
                uint16_t SUPPLY_CFG_BK_FREQ         :1;   // bit 12
                uint16_t SUPPLY_CFG_DVDD_TON_DELAY  :2;   // bit 14-13
                uint16_t SUPPLY_CFG_CP_PRECHARGE_EN :1;   // bit 15
            };
        };
        union
        {
            uint16_t ADC_CFG;       /* register address 0x12 */
            struct
            {
                uint16_t ADC_CFG_ADC_OD_REQ         :1;   // bit 0
                uint16_t ADC_CFG_ADC_OD_INSEL       :2;   // bit 2-1
                uint16_t ADC_CFG_ADC_EN_FILT        :1;   // bit 3
                uint16_t ADC_CFG_ADC_FILT_CFG       :2;   // bit 5-4
                uint16_t ADC_CFG_ADC_FILT_CFG_PVDD  :2;   // bit 7-6
            };
        };
        union
        {
            uint16_t PWM_CFG;       /* register address 0x13 */
            struct
            {
                uint16_t PWM_CFG_PWM_MODE           :3;   // bit 2-0
                uint16_t PWM_CFG_PWM_FREEW_CFG      :1;   // bit 3
                uint16_t PWM_CFG_BRAKE_CFG          :2;   // bit 5-4
                uint16_t PWM_CFG_PWM_RECIRC         :1;   // bit 6
            };
        };
        union
        {
            uint16_t SENSOR_CFG;    /* register address 0x14 */
            struct
            {
                uint16_t SENSOR_CFG_HALL_DEGLITCH   :4;   // bit 3-0
                uint16_t SENSOR_CFG_OTS_DIS         :1;   // bit 4
                uint16_t SENSOR_CFG_CS_TMODE        :2;   // bit 6-5
                uint16_t SENSOR_CFG_VDS_OFF_DIAG_EN :1;   // bit 7
            };
        };
        union
        {
            uint16_t WD_CFG;        /* register address 0x15 */
            struct
            {
                uint16_t WD_CFG_WD_EN               :1;   // bit 0
                uint16_t WD_CFG_WD_INSEL            :3;   // bit 3-1
                uint16_t WD_CFG_WD_FLTCFG           :1;   // bit 4
                uint16_t WD_CFG_WD_TIMER_T          :10;  // bit 14-5
            };
        };
        union
        {
            uint16_t WD_CFG2;       /* register address 0x16 */
            struct
            {
                uint16_t WD_CFG2_WD_BRAKE           :1;   // bit 0
                uint16_t WD_CFG2_WD_EN_LATCH        :1;   // bit 1
                uint16_t WD_CFG2_WD_DVDD_RSTRT_ATT  :2;   // bit 3-2
                uint16_t WD_CFG2_WD_DVDD_RSTRT_DLY  :4;   // bit 7-4
                uint16_t WD_CFG2_WD_RLOCK_EN        :1;   // bit 8
                uint16_t WD_CFG2_WD_RLOCK_T         :3;   // bit 11-9
                uint16_t WD_CFG2_WD_BK_DIS          :1;   // bit 12
            };
        };
        union
        {
            uint16_t IDRIVE_CFG;   /* register address 0x17 */
            struct
            {
                uint16_t IDRIVE_CFG_IHS_SRC         :4;   // bit 3-0
                uint16_t IDRIVE_CFG_IHS_SINK        :4;   // bit 7-4
                uint16_t IDRIVE_CFG_ILS_SRC         :4;   // bit 11-8
                uint16_t IDRIVE_CFG_ILS_SINK        :4;   // bit 15-12
            };
        };
        union
        {
            uint16_t IDRIVE_PRE_CFG;   /* register address 0x18 */
            struct
            {
                uint16_t IDRIVE_PRE_CFG_I_PRE_SRC       :4;   // bit 3-0
                uint16_t IDRIVE_PRE_CFG_I_PRE_SINK      :4;   // bit 7-4
                uint16_t IDRIVE_PRE_CFG_I_PRE_SRC_DIS   :1;   // bit 8
                uint16_t IDRIVE_PRE_CFG_I_PRE_SNK_DIS   :1;   // bit 9
                uint16_t IDRIVE_PRE_CFG_I_CLAMP_DIS     :1;   // bit 10                
            };
        };
        union
        {
            uint16_t TDRIVE_SRC_CFG;       /* register address 0x19 */
            struct
            {
                uint16_t TDRIVE_SRC_CFG_TDRIVE1     :8;   // bit 7-0
                uint16_t TDRIVE_SRC_CFG_TDRIVE2     :8;   // bit 15-8
            };
        };
        union
        {
            uint16_t TDRIVE_SINK_CFG;       /* register address 0x1A */
            struct
            {
                uint16_t TDRIVE_SINK_CFG_TDRIVE3    :8;   // bit 7-0
                uint16_t TDRIVE_SINK_CFG_TDRIVE4    :8;   // bit 15-8
            };
        };
        union
        {
            uint16_t DT_CFG;       /* register address 0x1B */
            struct
            {
                uint16_t DT_CFG_DT_RISE             :8;   // bit 7-0
                uint16_t DT_CFG_DT_FALL             :8;   // bit 15-8
            };
        };
        union
        {
            uint16_t CP_CFG;     /* register address 0x1C */
            struct
            {
                uint16_t CP_CFG_CP_CLK_CFG          :2;   // bit 1-0
                uint16_t CP_CFG_CP_CLK_SS_DIS       :1;   // bit 2
            };
        };
        union
        {
            uint16_t CSAMP_CFG;     /* register address 0x1D */
            struct
            {
                uint16_t CSAMP_CFG_CS_GAIN          :3;   // bit 2-0
                uint16_t CSAMP_CFG_CS_GAIN_ANA      :1;   // bit 3
                uint16_t CSAMP_CFG_CS_EN            :3;   // bit 6-4
                uint16_t CSAMP_CFG_CS_BLANK         :4;   // bit 10-7
                uint16_t CSAMP_CFG_CS_EN_DCCAL      :1;   // bit 11
                uint16_t CSAMP_CFG_CS_OCP_DEGLITCH  :2;   // bit 13-12
                uint16_t CSAMP_CFG_CS_OCPFLT_CFG    :2;   // bit 15-14
            };
        };
        union
        {
            uint16_t CSAMP_CFG2;    /* register address 0x1E */
            struct
            {
                uint16_t CSAMP_CFG2_CS_OCP_PTHR     :4;   // bit 3-0
                uint16_t CSAMP_CFG2_CS_OCP_NTHR     :4;   // bit 7-4
                uint16_t CSAMP_CFG2_CS_OCP_LATCH    :1;   // bit 8
                uint16_t CSAMP_CFG2_CS_MODE         :1;   // bit 9
                uint16_t CSAMP_CFG2_CS_OCP_BRAKE    :1;   // bit 10
                uint16_t CSAMP_CFG2_CS_TRUNC_DIS    :1;   // bit 11
                uint16_t CSAMP_CFG2_RESERVED        :1;   // bit 12
                uint16_t CSAMP_CFG2_CS_NEG_OCP_DIS  :1;   // bit 13
                uint16_t CSAMP_CFG2_CS_AZ_CFG       :2;   // bit 15-14
            };
        };
        union
        {
            uint16_t OTP_PROG;      /* register address 0x1F */
            struct
            {
                uint16_t OTP_PROG_OTP_PROG          :1;   // bit 0
                uint16_t OTP_PROG_USER_ID           :4;   // bit 4-1
            };
        };
        /**************************************************
         *  valid, not in 6EDL7151 register
         *************************************************/
        uint16_t    valid;   /* Not in 6EDL7151 register, to check Flash data is valid */
    };
} edl7151_register_t;

extern edl7151_register_t Edl7151Reg;


/* 6EDL7151 Registers field and configurable value */
/* VDS_SENSE_CFG */
#define VDS_TH_100mV                                (0U)
#define VDS_TH_150mV                                (1U)
#define VDS_TH_200mV                                (2U)
#define VDS_TH_250mV                                (3U)
#define VDS_TH_300mV                                (4U)
#define VDS_TH_350mV                                (5U)
#define VDS_TH_400mV                                (6U)
#define VDS_TH_450mV                                (7U)
#define VDS_TH_500mV                                (8U)
#define VDS_TH_550mV                                (9U)
#define VDS_TH_600mV                                (10U)
#define VDS_TH_650mV                                (11U)
#define VDS_TH_800mV                                (12U)
#define VDS_TH_1000mV                               (13U)
#define VDS_TH_1500mV                               (14U)
#define VDS_TH_2000mV                               (15U)
#define VDS_SENSE_CFG_HS_TH_Pos                     (0U)
#define VDS_SENSE_CFG_HS_TH_Msk                     (0x000F)
#define VDS_SENSE_CFG_LS_TH_Pos                     (4U)
#define VDS_SENSE_CFG_LS_TH_Msk                     (0x00F0)
#define VDS_1_0us                                   (0U)
#define VDS_1_5us                                   (1U)
#define VDS_2_0us                                   (2U)
#define VDS_2_5us                                   (3U)
#define VDS_3_0us                                   (4U)
#define VDS_3_5us                                   (5U)
#define VDS_4_0us                                   (6U)
#define VDS_5_0us                                   (7U)
#define VDS_SENSE_CFG_BLANK_Pos                     (8U)
#define VDS_SENSE_CFG_BLANK_Msk                     (0x0700)
#define VDS_SENSE_CFG_FILTER_Pos                    (11U)
#define VDS_SENSE_CFG_FILTER_Msk                    (0x3800)
#define REGISTER                                    (0U)
#define REGISTER_NFAULT                             (1U)
#define VDS_SENSE_CFG_FLT_CFG_Pos                   (14U)
#define VDS_SENSE_CFG_FLT_CFG_Msk                   (0x4000)
#define SENSOR_DISABLE                              (0U)
#define SENSOR_ENABLE                               (1U)
#define VDS_SENSE_CFG_SENSE_EN_Pos                  (15U)
#define VDS_SENSE_CFG_SENSE_EN_Msk                  (0x8000)

/* FAULT_CLR */
#define NOT_CLR_FLTS                                (0U)
#define CLR_FLTS                                    (1U)
#define FAULTS_CLR_CLR_FLTS_Pos                     (0U)
#define FAULTS_CLR_CLR_FLTS_Msk                     (0x0001)
#define NOT_CLR_LATCH                               (0U)
#define CLR_LATCH                                   (1U)
#define FAULTS_CLR_CLR_LATCH_Pos                    (1U)
#define FAULTS_CLR_CLR_LATCH_Msk                    (0x0002)

/* SUPPLY_CFG */
#define PVCC_12V                                    (0U)
#define PVCC_15V                                    (1U)
#define PVCC_10V                                    (2U)
#define PVCC_7V                                     (3U)
#define SUPPLY_CFG_PVCC_SETPT_Pos                   (0U)
#define SUPPLY_CFG_PVCC_SETPT_Msk                   (0x0003)
#define VREF_DVDD_1_2                               (0U)
#define VREF_DVDD_5_12                              (1U)
#define VREF_DVDD_1_3                               (2U)
#define VREF_DVDD_1_4                               (3U)
#define SUPPLY_CFG_CS_REF_CFG_Pos                   (2U)
#define SUPPLY_CFG_CS_REF_CFG_Msk                   (0x000C)
#define OCP_THR_450                                 (0U)
#define OCP_THR_300                                 (1U)
#define OCP_THR_150                                 (2U)
#define OCP_THR_50                                  (3U)
#define SUPPLY_CFG_DVDD_OCP_CFG_Pos                 (4U)
#define SUPPLY_CFG_DVDD_OCP_CFG_Msk                 (0x0030)
#define DVDD_SFTSTRT_100us                          (0U)
#define DVDD_SFTSTRT_200us                          (1U)
#define DVDD_SFTSTRT_300us                          (2U)
#define DVDD_SFTSTRT_400us                          (3U)
#define DVDD_SFTSTRT_500us                          (4U)
#define DVDD_SFTSTRT_600us                          (5U)
#define DVDD_SFTSTRT_700us                          (6U)
#define DVDD_SFTSTRT_800us                          (7U)
#define DVDD_SFTSTRT_900us                          (8U)
#define DVDD_SFTSTRT_1000us                         (9U)
#define DVDD_SFTSTRT_1100us                         (10U)
#define DVDD_SFTSTRT_1200us                         (11U)
#define DVDD_SFTSTRT_1300us                         (12U)
#define DVDD_SFTSTRT_1400us                         (13U)
#define DVDD_SFTSTRT_1500us                         (14U)
#define DVDD_SFTSTRT_1600us                         (15U)
#define SUPPLY_CFG_DVDD_SFTSTRT_Pos                 (6U)
#define SUPPLY_CFG_DVDD_SFTSTRT_Msk                 (0x03C0)
#define DVDD_VSENSE                                 (0U)
#define DVDD_3_3                                    (2U)
#define DVDD_5                                      (3U)
#define SUPPLY_CFG_DVDD_SETPT_Pos                   (10U)
#define SUPPLY_CFG_DVDD_SETPT_Msk                   (0x0C00)
#define BK_FREQ_500K                                (0U)
#define BK_FREQ_1M                                  (1U)
#define SUPPLY_CFG_BK_FREQ_Pos                      (12U)
#define SUPPLY_CFG_BK_FREQ_Msk                      (0x1000)
#define DVDD_TON_DELAY_200us                        (0U)
#define DVDD_TON_DELAY_400us                        (1U)
#define DVDD_TON_DELAY_600us                        (2U)
#define DVDD_TON_DELAY_800us                        (3U)
#define SUPPLY_CFG_DVDD_TON_DELAY_Pos                (13U)
#define SUPPLY_CFG_DVDD_TON_DELAY_Msk                (0x6000)
#define CP_PRECHAR_DIS                              (0U)
#define CP_PRECHAR_EN                               (1U)
#define SUPPLY_CFG_CP_PRECHAR_EN_Pos                (15U)
#define SUPPLY_CFG_BK_PRECHAR_EN_Msk                (0x8000)

/* ADC_CFG */
#define NO_ADC_REQ                                  (0U)
#define ADC_REQ                                     (1U)
#define ADC_CFG_ADC_OD_REQ_Pos                      (0U)
#define ADC_CFG_ADC_OD_REQ_Msk                      (0x0001)
#define ADC_IN_IDIGITAL                             (0U)
#define ADC_IN_DVDD                                 (1U)
#define ADC_IN_VDDB                                 (2U)
#define ADC_CFG_ADC_OD_INSEL_Pos                    (1U)
#define ADC_CFG_ADC_OD_INSEL_Msk                    (0x0006)
#define ADC_DIS_FILTER                              (0U)
#define ADC_EN_FILTER                               (1U)
#define ADC_CFG_ADC_EN_FILT_Pos                     (3U)
#define ADC_CFG_ADC_EN_FILT_Msk                     (0x0008)
#define ADC_FILT_SAMP_8                             (0U)
#define ADC_FILT_SAMP_16                            (1U)
#define ADC_FILT_SAMP_32                            (2U)
#define ADC_FILT_SAMP_64                            (3U)
#define ADC_CFG_ADC_FILT_CFG_Pos                    (4U)
#define ADC_CFG_ADC_FILT_CFG_Msk                    (0x0030)
#define ADC_FILT_PSAMP_32                           (0U)
#define ADC_FILT_PSAMP_16                           (1U)
#define ADC_FILT_PSAMP_8                            (2U)
#define ADC_FILT_PSAMP_1                            (3U)
#define ADC_CFG_ADC_FILT_CFG_PVDD_Pos               (6U)
#define ADC_CFG_ADC_FILT_CFG_PVDD_Msk               (0x00C0)

/* PWM_CFG */
#define PWM_COMM_MODE_6                             (0U)
#define PWM_COMM_MODE_3                             (1U)
#define PWM_COMM_MODE_1                             (2U)
#define PWM_COMM_MODE_1HALL                         (3U)
#define PWM_CFG_PWM_MODE_Pos                        (0U)
#define PWM_CFG_PWM_MODE_Msk                        (0x0007)
#define ACTIVE_FREEW                                (0U)
#define DIODE_FREEW                                 (1U)
#define PWM_CFG_PWM_FREEW_CFG_Pos                   (3U)
#define PWM_CFG_PWM_FREEW_CFG_Msk                   (0x0008)
#define BRAKE_LOW                                   (0U)
#define BRAKE_HIGH                                  (1U)
#define BRAKE_HIGHZ                                 (2U)
#define BRAKE_HIGH_LOW                              (3U)
#define PWM_CFG_BRAKE_CFG_Pos                       (4U)
#define PWM_CFG_BRAKE_CFG_Msk                       (0x0030)
#define BRAKE_RECIRC_DIS                            (0U)
#define BRAKE_RECIRC_EN                             (1U)
#define PWM_CFG_PWM_RECIRC_Pos                      (6U)
#define PWM_CFG_PWM_RECIRC_Msk                      (0x0040)

/* SENSOR_CFG */
#define HALL_DEGLITCH_0ns                           (0U)
#define HALL_DEGLITCH_640ns                         (1U)
#define HALL_DEGLITCH_1280ns                        (2U)
#define HALL_DEGLITCH_1920ns                        (3U)
#define HALL_DEGLITCH_2560ns                        (4U)
#define HALL_DEGLITCH_3200ns                        (5U)
#define HALL_DEGLITCH_3940ns                        (6U)
#define HALL_DEGLITCH_4480ns                        (7U)
#define HALL_DEGLITCH_5120ns                        (8U)
#define HALL_DEGLITCH_5760ns                        (9U)
#define HALL_DEGLITCH_6400ns                        (10U)
#define HALL_DEGLITCH_7040ns                        (11U)
#define HALL_DEGLITCH_7680ns                        (12U)
#define HALL_DEGLITCH_8320ns                        (13U)
#define HALL_DEGLITCH_8960ns                        (14U)
#define HALL_DEGLITCH_9600ns                        (15U)
#define SENSOR_CFG_HALL_DEGLITCH_Pos                (0U)
#define SENSOR_CFG_HALL_DEGLITCH_Msk                (0x000F)
#define OTEMP_PROT_EN                               (0U)
#define OTEMP_PROT_DIS                              (1U)
#define SENSOR_CFG_OTS_DIS_Pos                      (4U)
#define SENSOR_CFG_OTS_DIS_Msk                      (0x0010)
#define CS_ACTIVE_GLx_H                             (0U)
#define CS_ACTIVE_GHx_H                             (1U)
#define CS_ACTIVE_ALWAYS                            (2U)
#define SENSOR_CFG_CS_TMODE_Pos                     (5U)
#define SENSOR_CFG_CS_TMODE_Msk                     (0x0060)
#define VDS_OFF_DIAG_DIS                            (0U)
#define VDS_OFF_DIAG_EN                             (1U)
#define SENSOR_CFG_VDS_OFF_DIAG_EN_Pos              (7U)
#define SENSOR_CFG_VDS_OFF_DIAG_EN_Msk              (0x0080)


/* WD_CFG */
#define WD_DIS                                      (0U)
#define WD_EN                                       (1U)
#define WD_CFG_WD_EN_Pos                            (0U)
#define WD_CFG_WD_EN_Msk                            (0x0001)
#define WDIN_DRV                                    (0U)
#define WDIN_DVDD                                   (2U)
#define WDIN_CPUMP                                  (3U)
#define WDIN_RDREG                                  (4U)
#define WD_CFG_WD_INSEL_Pos                         (1U)
#define WD_CFG_WD_INSEL_Msk                         (0x000E)
#define WDOUT_STATUS                                (0U)
#define WDOUT_STATUS_NFAULT                         (1U)
#define WD_CFG_WD_FLTCFG_Pos                        (4U)
#define WD_CFG_WD_FLTCFG_Msk                        (0x0010)
#define WD_PERIOD_100us                             (0U)
#define WD_PERIOD_200us                             (1U)
#define WD_PERIOD_300us                             (2U)
#define WD_PERIOD_400us                             (3U)
#define WD_PERIOD_500us                             (4U)
#define WD_PERIOD_600us                             (5U)
#define WD_PERIOD_700us                             (6U)
#define WD_PERIOD_800us                             (7U)
#define WD_PERIOD_900us                             (8U)
#define WD_PERIOD_1ms000                            (9U)
#define WD_PERIOD_1ms100                            (10U)
#define WD_PERIOD_1ms200                            (11U)
#define WD_PERIOD_1ms300                            (12U)
#define WD_PERIOD_1ms400                            (13U)
#define WD_PERIOD_1ms500                            (14U)
#define WD_PERIOD_1ms600                            (15U)
#define WD_PERIOD_1ms700                            (16U)
#define WD_PERIOD_1ms800                            (17U)
#define WD_PERIOD_1ms900                            (18U)
#define WD_PERIOD_2ms000                            (19U)
#define WD_PERIOD_2ms100                            (20U)
#define WD_PERIOD_2ms200                            (21U)
#define WD_PERIOD_2ms300                            (22U)
#define WD_PERIOD_2ms400                            (23U)
#define WD_PERIOD_2ms500                            (24U)
#define WD_PERIOD_2ms600                            (25U)
#define WD_PERIOD_2ms700                            (26U)
#define WD_PERIOD_2ms800                            (27U)
#define WD_PERIOD_2ms900                            (28U)
#define WD_PERIOD_3ms000                            (29U)
#define WD_PERIOD_3ms100                            (30U)
#define WD_PERIOD_3ms200                            (31U)
#define WD_PERIOD_3ms300                            (32U)
#define WD_PERIOD_3ms400                            (33U)
#define WD_PERIOD_3ms500                            (34U)
#define WD_PERIOD_3ms600                            (35U)
#define WD_PERIOD_3ms700                            (36U)
#define WD_PERIOD_3ms800                            (37U)
#define WD_PERIOD_3ms900                            (38U)
#define WD_PERIOD_4ms000                            (39U)
#define WD_PERIOD_4ms100                            (40U)
#define WD_PERIOD_4ms200                            (41U)
#define WD_PERIOD_4ms300                            (42U)
#define WD_PERIOD_4ms400                            (43U)
#define WD_PERIOD_4ms500                            (44U)
#define WD_PERIOD_4ms600                            (45U)
#define WD_PERIOD_4ms700                            (46U)
#define WD_PERIOD_4ms800                            (47U)
#define WD_PERIOD_4ms900                            (48U)
#define WD_PERIOD_5ms000                            (49U)
#define WD_PERIOD_5ms100                            (50U)
#define WD_PERIOD_5ms200                            (51U)
#define WD_PERIOD_5ms300                            (52U)
#define WD_PERIOD_5ms400                            (53U)
#define WD_PERIOD_5ms500                            (54U)
#define WD_PERIOD_5ms600                            (55U)
#define WD_PERIOD_5ms700                            (56U)
#define WD_PERIOD_5ms800                            (57U)
#define WD_PERIOD_5ms900                            (58U)
#define WD_PERIOD_6ms000                            (59U)
#define WD_PERIOD_6ms100                            (60U)
#define WD_PERIOD_6ms200                            (61U)
#define WD_PERIOD_6ms300                            (62U)
#define WD_PERIOD_6ms400                            (63U)
#define WD_PERIOD_6ms500                            (64U)
#define WD_PERIOD_6ms600                            (65U)
#define WD_PERIOD_6ms700                            (66U)
#define WD_PERIOD_6ms800                            (67U)
#define WD_PERIOD_6ms900                            (68U)
#define WD_PERIOD_7ms000                            (69U)
#define WD_PERIOD_7ms100                            (70U)
#define WD_PERIOD_7ms200                            (71U)
#define WD_PERIOD_7ms300                            (72U)
#define WD_PERIOD_7ms400                            (73U)
#define WD_PERIOD_7ms500                            (74U)
#define WD_PERIOD_7ms600                            (75U)
#define WD_PERIOD_7ms700                            (76U)
#define WD_PERIOD_7ms800                            (77U)
#define WD_PERIOD_7ms900                            (78U)
#define WD_PERIOD_8ms000                            (79U)
#define WD_PERIOD_8ms100                            (80U)
#define WD_PERIOD_8ms200                            (81U)
#define WD_PERIOD_8ms300                            (82U)
#define WD_PERIOD_8ms400                            (83U)
#define WD_PERIOD_8ms500                            (84U)
#define WD_PERIOD_8ms600                            (85U)
#define WD_PERIOD_8ms700                            (86U)
#define WD_PERIOD_8ms800                            (87U)
#define WD_PERIOD_8ms900                            (88U)
#define WD_PERIOD_9ms000                            (89U)
#define WD_PERIOD_9ms100                            (90U)
#define WD_PERIOD_9ms200                            (91U)
#define WD_PERIOD_9ms300                            (92U)
#define WD_PERIOD_9ms400                            (93U)
#define WD_PERIOD_9ms500                            (94U)
#define WD_PERIOD_9ms600                            (95U)
#define WD_PERIOD_9ms700                            (96U)
#define WD_PERIOD_9ms800                            (97U)
#define WD_PERIOD_9ms900                            (98U)
#define WD_PERIOD_10ms000                           (99U)
#define WD_PERIOD_10ms100                           (100U)
#define WD_PERIOD_10ms200                           (101U)
#define WD_PERIOD_10ms300                           (102U)
#define WD_PERIOD_10ms400                           (103U)
#define WD_PERIOD_10ms500                           (104U)
#define WD_PERIOD_10ms600                           (105U)
#define WD_PERIOD_10ms700                           (106U)
#define WD_PERIOD_10ms800                           (107U)
#define WD_PERIOD_10ms900                           (108U)
#define WD_PERIOD_11ms000                           (109U)
#define WD_PERIOD_11ms100                           (110U)
#define WD_PERIOD_11ms200                           (111U)
#define WD_PERIOD_11ms300                           (112U)
#define WD_PERIOD_11ms400                           (113U)
#define WD_PERIOD_11ms500                           (114U)
#define WD_PERIOD_11ms600                           (115U)
#define WD_PERIOD_11ms700                           (116U)
#define WD_PERIOD_11ms800                           (117U)
#define WD_PERIOD_11ms900                           (118U)
#define WD_PERIOD_12ms000                           (119U)
#define WD_PERIOD_12ms100                           (120U)
#define WD_PERIOD_12ms200                           (121U)
#define WD_PERIOD_12ms300                           (122U)
#define WD_PERIOD_12ms400                           (123U)
#define WD_PERIOD_12ms500                           (124U)
#define WD_PERIOD_12ms600                           (125U)
#define WD_PERIOD_12ms700                           (126U)
#define WD_PERIOD_12ms800                           (127U)
#define WD_PERIOD_12ms900                           (128U)
#define WD_PERIOD_13ms000                           (129U)
#define WD_PERIOD_13ms100                           (130U)
#define WD_PERIOD_13ms200                           (131U)
#define WD_PERIOD_13ms300                           (132U)
#define WD_PERIOD_13ms400                           (133U)
#define WD_PERIOD_13ms500                           (134U)
#define WD_PERIOD_13ms600                           (135U)
#define WD_PERIOD_13ms700                           (136U)
#define WD_PERIOD_13ms800                           (137U)
#define WD_PERIOD_13ms900                           (138U)
#define WD_PERIOD_14ms000                           (139U)
#define WD_PERIOD_14ms100                           (140U)
#define WD_PERIOD_14ms200                           (141U)
#define WD_PERIOD_14ms300                           (142U)
#define WD_PERIOD_14ms400                           (143U)
#define WD_PERIOD_14ms500                           (144U)
#define WD_PERIOD_14ms600                           (145U)
#define WD_PERIOD_14ms700                           (146U)
#define WD_PERIOD_14ms800                           (147U)
#define WD_PERIOD_14ms900                           (148U)
#define WD_PERIOD_15ms000                           (149U)
#define WD_PERIOD_15ms100                           (150U)
#define WD_PERIOD_15ms200                           (151U)
#define WD_PERIOD_15ms300                           (152U)
#define WD_PERIOD_15ms400                           (153U)
#define WD_PERIOD_15ms500                           (154U)
#define WD_PERIOD_15ms600                           (155U)
#define WD_PERIOD_15ms700                           (156U)
#define WD_PERIOD_15ms800                           (157U)
#define WD_PERIOD_15ms900                           (158U)
#define WD_PERIOD_16ms000                           (159U)
#define WD_PERIOD_16ms100                           (160U)
#define WD_PERIOD_16ms200                           (161U)
#define WD_PERIOD_16ms300                           (162U)
#define WD_PERIOD_16ms400                           (163U)
#define WD_PERIOD_16ms500                           (164U)
#define WD_PERIOD_16ms600                           (165U)
#define WD_PERIOD_16ms700                           (166U)
#define WD_PERIOD_16ms800                           (167U)
#define WD_PERIOD_16ms900                           (168U)
#define WD_PERIOD_17ms000                           (169U)
#define WD_PERIOD_17ms100                           (170U)
#define WD_PERIOD_17ms200                           (171U)
#define WD_PERIOD_17ms300                           (172U)
#define WD_PERIOD_17ms400                           (173U)
#define WD_PERIOD_17ms500                           (174U)
#define WD_PERIOD_17ms600                           (175U)
#define WD_PERIOD_17ms700                           (176U)
#define WD_PERIOD_17ms800                           (177U)
#define WD_PERIOD_17ms900                           (178U)
#define WD_PERIOD_18ms000                           (179U)
#define WD_PERIOD_18ms100                           (180U)
#define WD_PERIOD_18ms200                           (181U)
#define WD_PERIOD_18ms300                           (182U)
#define WD_PERIOD_18ms400                           (183U)
#define WD_PERIOD_18ms500                           (184U)
#define WD_PERIOD_18ms600                           (185U)
#define WD_PERIOD_18ms700                           (186U)
#define WD_PERIOD_18ms800                           (187U)
#define WD_PERIOD_18ms900                           (188U)
#define WD_PERIOD_19ms000                           (189U)
#define WD_PERIOD_19ms100                           (190U)
#define WD_PERIOD_19ms200                           (191U)
#define WD_PERIOD_19ms300                           (192U)
#define WD_PERIOD_19ms400                           (193U)
#define WD_PERIOD_19ms500                           (194U)
#define WD_PERIOD_19ms600                           (195U)
#define WD_PERIOD_19ms700                           (196U)
#define WD_PERIOD_19ms800                           (197U)
#define WD_PERIOD_19ms900                           (198U)
#define WD_PERIOD_20ms000                           (199U)
#define WD_PERIOD_20ms100                           (200U)
#define WD_PERIOD_20ms200                           (201U)
#define WD_PERIOD_20ms300                           (202U)
#define WD_PERIOD_20ms400                           (203U)
#define WD_PERIOD_20ms500                           (204U)
#define WD_PERIOD_20ms600                           (205U)
#define WD_PERIOD_20ms700                           (206U)
#define WD_PERIOD_20ms800                           (207U)
#define WD_PERIOD_20ms900                           (208U)
#define WD_PERIOD_21ms000                           (209U)
#define WD_PERIOD_21ms100                           (210U)
#define WD_PERIOD_21ms200                           (211U)
#define WD_PERIOD_21ms300                           (212U)
#define WD_PERIOD_21ms400                           (213U)
#define WD_PERIOD_21ms500                           (214U)
#define WD_PERIOD_21ms600                           (215U)
#define WD_PERIOD_21ms700                           (216U)
#define WD_PERIOD_21ms800                           (217U)
#define WD_PERIOD_21ms900                           (218U)
#define WD_PERIOD_22ms000                           (219U)
#define WD_PERIOD_22ms100                           (220U)
#define WD_PERIOD_22ms200                           (221U)
#define WD_PERIOD_22ms300                           (222U)
#define WD_PERIOD_22ms400                           (223U)
#define WD_PERIOD_22ms500                           (224U)
#define WD_PERIOD_22ms600                           (225U)
#define WD_PERIOD_22ms700                           (226U)
#define WD_PERIOD_22ms800                           (227U)
#define WD_PERIOD_22ms900                           (228U)
#define WD_PERIOD_23ms000                           (229U)
#define WD_PERIOD_23ms100                           (230U)
#define WD_PERIOD_23ms200                           (231U)
#define WD_PERIOD_23ms300                           (232U)
#define WD_PERIOD_23ms400                           (233U)
#define WD_PERIOD_23ms500                           (234U)
#define WD_PERIOD_23ms600                           (235U)
#define WD_PERIOD_23ms700                           (236U)
#define WD_PERIOD_23ms800                           (237U)
#define WD_PERIOD_23ms900                           (238U)
#define WD_PERIOD_24ms000                           (239U)
#define WD_PERIOD_24ms100                           (240U)
#define WD_PERIOD_24ms200                           (241U)
#define WD_PERIOD_24ms300                           (242U)
#define WD_PERIOD_24ms400                           (243U)
#define WD_PERIOD_24ms500                           (244U)
#define WD_PERIOD_24ms600                           (245U)
#define WD_PERIOD_24ms700                           (246U)
#define WD_PERIOD_24ms800                           (247U)
#define WD_PERIOD_24ms900                           (248U)
#define WD_PERIOD_25ms000                           (249U)
#define WD_PERIOD_25ms100                           (250U)
#define WD_PERIOD_25ms200                           (251U)
#define WD_PERIOD_25ms300                           (252U)
#define WD_PERIOD_25ms400                           (253U)
#define WD_PERIOD_25ms500                           (254U)
#define WD_PERIOD_25ms600                           (255U)
#define WD_PERIOD_25ms700                           (256U)
#define WD_PERIOD_25ms800                           (257U)
#define WD_PERIOD_25ms900                           (258U)
#define WD_PERIOD_26ms000                           (259U)
#define WD_PERIOD_26ms100                           (260U)
#define WD_PERIOD_26ms200                           (261U)
#define WD_PERIOD_26ms300                           (262U)
#define WD_PERIOD_26ms400                           (263U)
#define WD_PERIOD_26ms500                           (264U)
#define WD_PERIOD_26ms600                           (265U)
#define WD_PERIOD_26ms700                           (266U)
#define WD_PERIOD_26ms800                           (267U)
#define WD_PERIOD_26ms900                           (268U)
#define WD_PERIOD_27ms000                           (269U)
#define WD_PERIOD_27ms100                           (270U)
#define WD_PERIOD_27ms200                           (271U)
#define WD_PERIOD_27ms300                           (272U)
#define WD_PERIOD_27ms400                           (273U)
#define WD_PERIOD_27ms500                           (274U)
#define WD_PERIOD_27ms600                           (275U)
#define WD_PERIOD_27ms700                           (276U)
#define WD_PERIOD_27ms800                           (277U)
#define WD_PERIOD_27ms900                           (278U)
#define WD_PERIOD_28ms000                           (279U)
#define WD_PERIOD_28ms100                           (280U)
#define WD_PERIOD_28ms200                           (281U)
#define WD_PERIOD_28ms300                           (282U)
#define WD_PERIOD_28ms400                           (283U)
#define WD_PERIOD_28ms500                           (284U)
#define WD_PERIOD_28ms600                           (285U)
#define WD_PERIOD_28ms700                           (286U)
#define WD_PERIOD_28ms800                           (287U)
#define WD_PERIOD_28ms900                           (288U)
#define WD_PERIOD_29ms000                           (289U)
#define WD_PERIOD_29ms100                           (290U)
#define WD_PERIOD_29ms200                           (291U)
#define WD_PERIOD_29ms300                           (292U)
#define WD_PERIOD_29ms400                           (293U)
#define WD_PERIOD_29ms500                           (294U)
#define WD_PERIOD_29ms600                           (295U)
#define WD_PERIOD_29ms700                           (296U)
#define WD_PERIOD_29ms800                           (297U)
#define WD_PERIOD_29ms900                           (298U)
#define WD_PERIOD_30ms000                           (299U)
#define WD_PERIOD_30ms100                           (300U)
#define WD_PERIOD_30ms200                           (301U)
#define WD_PERIOD_30ms300                           (302U)
#define WD_PERIOD_30ms400                           (303U)
#define WD_PERIOD_30ms500                           (304U)
#define WD_PERIOD_30ms600                           (305U)
#define WD_PERIOD_30ms700                           (306U)
#define WD_PERIOD_30ms800                           (307U)
#define WD_PERIOD_30ms900                           (308U)
#define WD_PERIOD_31ms000                           (309U)
#define WD_PERIOD_31ms100                           (310U)
#define WD_PERIOD_31ms200                           (311U)
#define WD_PERIOD_31ms300                           (312U)
#define WD_PERIOD_31ms400                           (313U)
#define WD_PERIOD_31ms500                           (314U)
#define WD_PERIOD_31ms600                           (315U)
#define WD_PERIOD_31ms700                           (316U)
#define WD_PERIOD_31ms800                           (317U)
#define WD_PERIOD_31ms900                           (318U)
#define WD_PERIOD_32ms000                           (319U)
#define WD_PERIOD_32ms100                           (320U)
#define WD_PERIOD_32ms200                           (321U)
#define WD_PERIOD_32ms300                           (322U)
#define WD_PERIOD_32ms400                           (323U)
#define WD_PERIOD_32ms500                           (324U)
#define WD_PERIOD_32ms600                           (325U)
#define WD_PERIOD_32ms700                           (326U)
#define WD_PERIOD_32ms800                           (327U)
#define WD_PERIOD_32ms900                           (328U)
#define WD_PERIOD_33ms000                           (329U)
#define WD_PERIOD_33ms100                           (330U)
#define WD_PERIOD_33ms200                           (331U)
#define WD_PERIOD_33ms300                           (332U)
#define WD_PERIOD_33ms400                           (333U)
#define WD_PERIOD_33ms500                           (334U)
#define WD_PERIOD_33ms600                           (335U)
#define WD_PERIOD_33ms700                           (336U)
#define WD_PERIOD_33ms800                           (337U)
#define WD_PERIOD_33ms900                           (338U)
#define WD_PERIOD_34ms000                           (339U)
#define WD_PERIOD_34ms100                           (340U)
#define WD_PERIOD_34ms200                           (341U)
#define WD_PERIOD_34ms300                           (342U)
#define WD_PERIOD_34ms400                           (343U)
#define WD_PERIOD_34ms500                           (344U)
#define WD_PERIOD_34ms600                           (345U)
#define WD_PERIOD_34ms700                           (346U)
#define WD_PERIOD_34ms800                           (347U)
#define WD_PERIOD_34ms900                           (348U)
#define WD_PERIOD_35ms000                           (349U)
#define WD_PERIOD_35ms100                           (350U)
#define WD_PERIOD_35ms200                           (351U)
#define WD_PERIOD_35ms300                           (352U)
#define WD_PERIOD_35ms400                           (353U)
#define WD_PERIOD_35ms500                           (354U)
#define WD_PERIOD_35ms600                           (355U)
#define WD_PERIOD_35ms700                           (356U)
#define WD_PERIOD_35ms800                           (357U)
#define WD_PERIOD_35ms900                           (358U)
#define WD_PERIOD_36ms000                           (359U)
#define WD_PERIOD_36ms100                           (360U)
#define WD_PERIOD_36ms200                           (361U)
#define WD_PERIOD_36ms300                           (362U)
#define WD_PERIOD_36ms400                           (363U)
#define WD_PERIOD_36ms500                           (364U)
#define WD_PERIOD_36ms600                           (365U)
#define WD_PERIOD_36ms700                           (366U)
#define WD_PERIOD_36ms800                           (367U)
#define WD_PERIOD_36ms900                           (368U)
#define WD_PERIOD_37ms000                           (369U)
#define WD_PERIOD_37ms100                           (370U)
#define WD_PERIOD_37ms200                           (371U)
#define WD_PERIOD_37ms300                           (372U)
#define WD_PERIOD_37ms400                           (373U)
#define WD_PERIOD_37ms500                           (374U)
#define WD_PERIOD_37ms600                           (375U)
#define WD_PERIOD_37ms700                           (376U)
#define WD_PERIOD_37ms800                           (377U)
#define WD_PERIOD_37ms900                           (378U)
#define WD_PERIOD_38ms000                           (379U)
#define WD_PERIOD_38ms100                           (380U)
#define WD_PERIOD_38ms200                           (381U)
#define WD_PERIOD_38ms300                           (382U)
#define WD_PERIOD_38ms400                           (383U)
#define WD_PERIOD_38ms500                           (384U)
#define WD_PERIOD_38ms600                           (385U)
#define WD_PERIOD_38ms700                           (386U)
#define WD_PERIOD_38ms800                           (387U)
#define WD_PERIOD_38ms900                           (388U)
#define WD_PERIOD_39ms000                           (389U)
#define WD_PERIOD_39ms100                           (390U)
#define WD_PERIOD_39ms200                           (391U)
#define WD_PERIOD_39ms300                           (392U)
#define WD_PERIOD_39ms400                           (393U)
#define WD_PERIOD_39ms500                           (394U)
#define WD_PERIOD_39ms600                           (395U)
#define WD_PERIOD_39ms700                           (396U)
#define WD_PERIOD_39ms800                           (397U)
#define WD_PERIOD_39ms900                           (398U)
#define WD_PERIOD_40ms000                           (399U)
#define WD_PERIOD_40ms100                           (400U)
#define WD_PERIOD_40ms200                           (401U)
#define WD_PERIOD_40ms300                           (402U)
#define WD_PERIOD_40ms400                           (403U)
#define WD_PERIOD_40ms500                           (404U)
#define WD_PERIOD_40ms600                           (405U)
#define WD_PERIOD_40ms700                           (406U)
#define WD_PERIOD_40ms800                           (407U)
#define WD_PERIOD_40ms900                           (408U)
#define WD_PERIOD_41ms000                           (409U)
#define WD_PERIOD_41ms100                           (410U)
#define WD_PERIOD_41ms200                           (411U)
#define WD_PERIOD_41ms300                           (412U)
#define WD_PERIOD_41ms400                           (413U)
#define WD_PERIOD_41ms500                           (414U)
#define WD_PERIOD_41ms600                           (415U)
#define WD_PERIOD_41ms700                           (416U)
#define WD_PERIOD_41ms800                           (417U)
#define WD_PERIOD_41ms900                           (418U)
#define WD_PERIOD_42ms000                           (419U)
#define WD_PERIOD_42ms100                           (420U)
#define WD_PERIOD_42ms200                           (421U)
#define WD_PERIOD_42ms300                           (422U)
#define WD_PERIOD_42ms400                           (423U)
#define WD_PERIOD_42ms500                           (424U)
#define WD_PERIOD_42ms600                           (425U)
#define WD_PERIOD_42ms700                           (426U)
#define WD_PERIOD_42ms800                           (427U)
#define WD_PERIOD_42ms900                           (428U)
#define WD_PERIOD_43ms000                           (429U)
#define WD_PERIOD_43ms100                           (430U)
#define WD_PERIOD_43ms200                           (431U)
#define WD_PERIOD_43ms300                           (432U)
#define WD_PERIOD_43ms400                           (433U)
#define WD_PERIOD_43ms500                           (434U)
#define WD_PERIOD_43ms600                           (435U)
#define WD_PERIOD_43ms700                           (436U)
#define WD_PERIOD_43ms800                           (437U)
#define WD_PERIOD_43ms900                           (438U)
#define WD_PERIOD_44ms000                           (439U)
#define WD_PERIOD_44ms100                           (440U)
#define WD_PERIOD_44ms200                           (441U)
#define WD_PERIOD_44ms300                           (442U)
#define WD_PERIOD_44ms400                           (443U)
#define WD_PERIOD_44ms500                           (444U)
#define WD_PERIOD_44ms600                           (445U)
#define WD_PERIOD_44ms700                           (446U)
#define WD_PERIOD_44ms800                           (447U)
#define WD_PERIOD_44ms900                           (448U)
#define WD_PERIOD_45ms000                           (449U)
#define WD_PERIOD_45ms100                           (450U)
#define WD_PERIOD_45ms200                           (451U)
#define WD_PERIOD_45ms300                           (452U)
#define WD_PERIOD_45ms400                           (453U)
#define WD_PERIOD_45ms500                           (454U)
#define WD_PERIOD_45ms600                           (455U)
#define WD_PERIOD_45ms700                           (456U)
#define WD_PERIOD_45ms800                           (457U)
#define WD_PERIOD_45ms900                           (458U)
#define WD_PERIOD_46ms000                           (459U)
#define WD_PERIOD_46ms100                           (460U)
#define WD_PERIOD_46ms200                           (461U)
#define WD_PERIOD_46ms300                           (462U)
#define WD_PERIOD_46ms400                           (463U)
#define WD_PERIOD_46ms500                           (464U)
#define WD_PERIOD_46ms600                           (465U)
#define WD_PERIOD_46ms700                           (466U)
#define WD_PERIOD_46ms800                           (467U)
#define WD_PERIOD_46ms900                           (468U)
#define WD_PERIOD_47ms000                           (469U)
#define WD_PERIOD_47ms100                           (470U)
#define WD_PERIOD_47ms200                           (471U)
#define WD_PERIOD_47ms300                           (472U)
#define WD_PERIOD_47ms400                           (473U)
#define WD_PERIOD_47ms500                           (474U)
#define WD_PERIOD_47ms600                           (475U)
#define WD_PERIOD_47ms700                           (476U)
#define WD_PERIOD_47ms800                           (477U)
#define WD_PERIOD_47ms900                           (478U)
#define WD_PERIOD_48ms000                           (479U)
#define WD_PERIOD_48ms100                           (480U)
#define WD_PERIOD_48ms200                           (481U)
#define WD_PERIOD_48ms300                           (482U)
#define WD_PERIOD_48ms400                           (483U)
#define WD_PERIOD_48ms500                           (484U)
#define WD_PERIOD_48ms600                           (485U)
#define WD_PERIOD_48ms700                           (486U)
#define WD_PERIOD_48ms800                           (487U)
#define WD_PERIOD_48ms900                           (488U)
#define WD_PERIOD_49ms000                           (489U)
#define WD_PERIOD_49ms100                           (490U)
#define WD_PERIOD_49ms200                           (491U)
#define WD_PERIOD_49ms300                           (492U)
#define WD_PERIOD_49ms400                           (493U)
#define WD_PERIOD_49ms500                           (494U)
#define WD_PERIOD_49ms600                           (495U)
#define WD_PERIOD_49ms700                           (496U)
#define WD_PERIOD_49ms800                           (497U)
#define WD_PERIOD_49ms900                           (498U)
#define WD_PERIOD_50ms000                           (499U)
#define WD_PERIOD_50ms100                           (500U)
#define WD_PERIOD_50ms200                           (501U)
#define WD_PERIOD_50ms300                           (502U)
#define WD_PERIOD_50ms400                           (503U)
#define WD_PERIOD_50ms500                           (504U)
#define WD_PERIOD_50ms600                           (505U)
#define WD_PERIOD_50ms700                           (506U)
#define WD_PERIOD_50ms800                           (507U)
#define WD_PERIOD_50ms900                           (508U)
#define WD_PERIOD_51ms000                           (509U)
#define WD_PERIOD_51ms100                           (510U)
#define WD_PERIOD_51ms200                           (511U)
#define WD_PERIOD_51ms300                           (512U)
#define WD_PERIOD_51ms400                           (513U)
#define WD_PERIOD_51ms500                           (514U)
#define WD_PERIOD_51ms600                           (515U)
#define WD_PERIOD_51ms700                           (516U)
#define WD_PERIOD_51ms800                           (517U)
#define WD_PERIOD_51ms900                           (518U)
#define WD_PERIOD_52ms000                           (519U)
#define WD_PERIOD_52ms100                           (520U)
#define WD_PERIOD_52ms200                           (521U)
#define WD_PERIOD_52ms300                           (522U)
#define WD_PERIOD_52ms400                           (523U)
#define WD_PERIOD_52ms500                           (524U)
#define WD_PERIOD_52ms600                           (525U)
#define WD_PERIOD_52ms700                           (526U)
#define WD_PERIOD_52ms800                           (527U)
#define WD_PERIOD_52ms900                           (528U)
#define WD_PERIOD_53ms000                           (529U)
#define WD_PERIOD_53ms100                           (530U)
#define WD_PERIOD_53ms200                           (531U)
#define WD_PERIOD_53ms300                           (532U)
#define WD_PERIOD_53ms400                           (533U)
#define WD_PERIOD_53ms500                           (534U)
#define WD_PERIOD_53ms600                           (535U)
#define WD_PERIOD_53ms700                           (536U)
#define WD_PERIOD_53ms800                           (537U)
#define WD_PERIOD_53ms900                           (538U)
#define WD_PERIOD_54ms000                           (539U)
#define WD_PERIOD_54ms100                           (540U)
#define WD_PERIOD_54ms200                           (541U)
#define WD_PERIOD_54ms300                           (542U)
#define WD_PERIOD_54ms400                           (543U)
#define WD_PERIOD_54ms500                           (544U)
#define WD_PERIOD_54ms600                           (545U)
#define WD_PERIOD_54ms700                           (546U)
#define WD_PERIOD_54ms800                           (547U)
#define WD_PERIOD_54ms900                           (548U)
#define WD_PERIOD_55ms000                           (549U)
#define WD_PERIOD_55ms100                           (550U)
#define WD_PERIOD_55ms200                           (551U)
#define WD_PERIOD_55ms300                           (552U)
#define WD_PERIOD_55ms400                           (553U)
#define WD_PERIOD_55ms500                           (554U)
#define WD_PERIOD_55ms600                           (555U)
#define WD_PERIOD_55ms700                           (556U)
#define WD_PERIOD_55ms800                           (557U)
#define WD_PERIOD_55ms900                           (558U)
#define WD_PERIOD_56ms000                           (559U)
#define WD_PERIOD_56ms100                           (560U)
#define WD_PERIOD_56ms200                           (561U)
#define WD_PERIOD_56ms300                           (562U)
#define WD_PERIOD_56ms400                           (563U)
#define WD_PERIOD_56ms500                           (564U)
#define WD_PERIOD_56ms600                           (565U)
#define WD_PERIOD_56ms700                           (566U)
#define WD_PERIOD_56ms800                           (567U)
#define WD_PERIOD_56ms900                           (568U)
#define WD_PERIOD_57ms000                           (569U)
#define WD_PERIOD_57ms100                           (570U)
#define WD_PERIOD_57ms200                           (571U)
#define WD_PERIOD_57ms300                           (572U)
#define WD_PERIOD_57ms400                           (573U)
#define WD_PERIOD_57ms500                           (574U)
#define WD_PERIOD_57ms600                           (575U)
#define WD_PERIOD_57ms700                           (576U)
#define WD_PERIOD_57ms800                           (577U)
#define WD_PERIOD_57ms900                           (578U)
#define WD_PERIOD_58ms000                           (579U)
#define WD_PERIOD_58ms100                           (580U)
#define WD_PERIOD_58ms200                           (581U)
#define WD_PERIOD_58ms300                           (582U)
#define WD_PERIOD_58ms400                           (583U)
#define WD_PERIOD_58ms500                           (584U)
#define WD_PERIOD_58ms600                           (585U)
#define WD_PERIOD_58ms700                           (586U)
#define WD_PERIOD_58ms800                           (587U)
#define WD_PERIOD_58ms900                           (588U)
#define WD_PERIOD_59ms000                           (589U)
#define WD_PERIOD_59ms100                           (590U)
#define WD_PERIOD_59ms200                           (591U)
#define WD_PERIOD_59ms300                           (592U)
#define WD_PERIOD_59ms400                           (593U)
#define WD_PERIOD_59ms500                           (594U)
#define WD_PERIOD_59ms600                           (595U)
#define WD_PERIOD_59ms700                           (596U)
#define WD_PERIOD_59ms800                           (597U)
#define WD_PERIOD_59ms900                           (598U)
#define WD_PERIOD_60ms000                           (599U)
#define WD_PERIOD_60ms100                           (600U)
#define WD_PERIOD_60ms200                           (601U)
#define WD_PERIOD_60ms300                           (602U)
#define WD_PERIOD_60ms400                           (603U)
#define WD_PERIOD_60ms500                           (604U)
#define WD_PERIOD_60ms600                           (605U)
#define WD_PERIOD_60ms700                           (606U)
#define WD_PERIOD_60ms800                           (607U)
#define WD_PERIOD_60ms900                           (608U)
#define WD_PERIOD_61ms000                           (609U)
#define WD_PERIOD_61ms100                           (610U)
#define WD_PERIOD_61ms200                           (611U)
#define WD_PERIOD_61ms300                           (612U)
#define WD_PERIOD_61ms400                           (613U)
#define WD_PERIOD_61ms500                           (614U)
#define WD_PERIOD_61ms600                           (615U)
#define WD_PERIOD_61ms700                           (616U)
#define WD_PERIOD_61ms800                           (617U)
#define WD_PERIOD_61ms900                           (618U)
#define WD_PERIOD_62ms000                           (619U)
#define WD_PERIOD_62ms100                           (620U)
#define WD_PERIOD_62ms200                           (621U)
#define WD_PERIOD_62ms300                           (622U)
#define WD_PERIOD_62ms400                           (623U)
#define WD_PERIOD_62ms500                           (624U)
#define WD_PERIOD_62ms600                           (625U)
#define WD_PERIOD_62ms700                           (626U)
#define WD_PERIOD_62ms800                           (627U)
#define WD_PERIOD_62ms900                           (628U)
#define WD_PERIOD_63ms000                           (629U)
#define WD_PERIOD_63ms100                           (630U)
#define WD_PERIOD_63ms200                           (631U)
#define WD_PERIOD_63ms300                           (632U)
#define WD_PERIOD_63ms400                           (633U)
#define WD_PERIOD_63ms500                           (634U)
#define WD_PERIOD_63ms600                           (635U)
#define WD_PERIOD_63ms700                           (636U)
#define WD_PERIOD_63ms800                           (637U)
#define WD_PERIOD_63ms900                           (638U)
#define WD_PERIOD_64ms000                           (639U)
#define WD_PERIOD_64ms100                           (640U)
#define WD_PERIOD_64ms200                           (641U)
#define WD_PERIOD_64ms300                           (642U)
#define WD_PERIOD_64ms400                           (643U)
#define WD_PERIOD_64ms500                           (644U)
#define WD_PERIOD_64ms600                           (645U)
#define WD_PERIOD_64ms700                           (646U)
#define WD_PERIOD_64ms800                           (647U)
#define WD_PERIOD_64ms900                           (648U)
#define WD_PERIOD_65ms000                           (649U)
#define WD_PERIOD_65ms100                           (650U)
#define WD_PERIOD_65ms200                           (651U)
#define WD_PERIOD_65ms300                           (652U)
#define WD_PERIOD_65ms400                           (653U)
#define WD_PERIOD_65ms500                           (654U)
#define WD_PERIOD_65ms600                           (655U)
#define WD_PERIOD_65ms700                           (656U)
#define WD_PERIOD_65ms800                           (657U)
#define WD_PERIOD_65ms900                           (658U)
#define WD_PERIOD_66ms000                           (659U)
#define WD_PERIOD_66ms100                           (660U)
#define WD_PERIOD_66ms200                           (661U)
#define WD_PERIOD_66ms300                           (662U)
#define WD_PERIOD_66ms400                           (663U)
#define WD_PERIOD_66ms500                           (664U)
#define WD_PERIOD_66ms600                           (665U)
#define WD_PERIOD_66ms700                           (666U)
#define WD_PERIOD_66ms800                           (667U)
#define WD_PERIOD_66ms900                           (668U)
#define WD_PERIOD_67ms000                           (669U)
#define WD_PERIOD_67ms100                           (670U)
#define WD_PERIOD_67ms200                           (671U)
#define WD_PERIOD_67ms300                           (672U)
#define WD_PERIOD_67ms400                           (673U)
#define WD_PERIOD_67ms500                           (674U)
#define WD_PERIOD_67ms600                           (675U)
#define WD_PERIOD_67ms700                           (676U)
#define WD_PERIOD_67ms800                           (677U)
#define WD_PERIOD_67ms900                           (678U)
#define WD_PERIOD_68ms000                           (679U)
#define WD_PERIOD_68ms100                           (680U)
#define WD_PERIOD_68ms200                           (681U)
#define WD_PERIOD_68ms300                           (682U)
#define WD_PERIOD_68ms400                           (683U)
#define WD_PERIOD_68ms500                           (684U)
#define WD_PERIOD_68ms600                           (685U)
#define WD_PERIOD_68ms700                           (686U)
#define WD_PERIOD_68ms800                           (687U)
#define WD_PERIOD_68ms900                           (688U)
#define WD_PERIOD_69ms000                           (689U)
#define WD_PERIOD_69ms100                           (690U)
#define WD_PERIOD_69ms200                           (691U)
#define WD_PERIOD_69ms300                           (692U)
#define WD_PERIOD_69ms400                           (693U)
#define WD_PERIOD_69ms500                           (694U)
#define WD_PERIOD_69ms600                           (695U)
#define WD_PERIOD_69ms700                           (696U)
#define WD_PERIOD_69ms800                           (697U)
#define WD_PERIOD_69ms900                           (698U)
#define WD_PERIOD_70ms000                           (699U)
#define WD_PERIOD_70ms100                           (700U)
#define WD_PERIOD_70ms200                           (701U)
#define WD_PERIOD_70ms300                           (702U)
#define WD_PERIOD_70ms400                           (703U)
#define WD_PERIOD_70ms500                           (704U)
#define WD_PERIOD_70ms600                           (705U)
#define WD_PERIOD_70ms700                           (706U)
#define WD_PERIOD_70ms800                           (707U)
#define WD_PERIOD_70ms900                           (708U)
#define WD_PERIOD_71ms000                           (709U)
#define WD_PERIOD_71ms100                           (710U)
#define WD_PERIOD_71ms200                           (711U)
#define WD_PERIOD_71ms300                           (712U)
#define WD_PERIOD_71ms400                           (713U)
#define WD_PERIOD_71ms500                           (714U)
#define WD_PERIOD_71ms600                           (715U)
#define WD_PERIOD_71ms700                           (716U)
#define WD_PERIOD_71ms800                           (717U)
#define WD_PERIOD_71ms900                           (718U)
#define WD_PERIOD_72ms000                           (719U)
#define WD_PERIOD_72ms100                           (720U)
#define WD_PERIOD_72ms200                           (721U)
#define WD_PERIOD_72ms300                           (722U)
#define WD_PERIOD_72ms400                           (723U)
#define WD_PERIOD_72ms500                           (724U)
#define WD_PERIOD_72ms600                           (725U)
#define WD_PERIOD_72ms700                           (726U)
#define WD_PERIOD_72ms800                           (727U)
#define WD_PERIOD_72ms900                           (728U)
#define WD_PERIOD_73ms000                           (729U)
#define WD_PERIOD_73ms100                           (730U)
#define WD_PERIOD_73ms200                           (731U)
#define WD_PERIOD_73ms300                           (732U)
#define WD_PERIOD_73ms400                           (733U)
#define WD_PERIOD_73ms500                           (734U)
#define WD_PERIOD_73ms600                           (735U)
#define WD_PERIOD_73ms700                           (736U)
#define WD_PERIOD_73ms800                           (737U)
#define WD_PERIOD_73ms900                           (738U)
#define WD_PERIOD_74ms000                           (739U)
#define WD_PERIOD_74ms100                           (740U)
#define WD_PERIOD_74ms200                           (741U)
#define WD_PERIOD_74ms300                           (742U)
#define WD_PERIOD_74ms400                           (743U)
#define WD_PERIOD_74ms500                           (744U)
#define WD_PERIOD_74ms600                           (745U)
#define WD_PERIOD_74ms700                           (746U)
#define WD_PERIOD_74ms800                           (747U)
#define WD_PERIOD_74ms900                           (748U)
#define WD_PERIOD_75ms000                           (749U)
#define WD_PERIOD_75ms100                           (750U)
#define WD_PERIOD_75ms200                           (751U)
#define WD_PERIOD_75ms300                           (752U)
#define WD_PERIOD_75ms400                           (753U)
#define WD_PERIOD_75ms500                           (754U)
#define WD_PERIOD_75ms600                           (755U)
#define WD_PERIOD_75ms700                           (756U)
#define WD_PERIOD_75ms800                           (757U)
#define WD_PERIOD_75ms900                           (758U)
#define WD_PERIOD_76ms000                           (759U)
#define WD_PERIOD_76ms100                           (760U)
#define WD_PERIOD_76ms200                           (761U)
#define WD_PERIOD_76ms300                           (762U)
#define WD_PERIOD_76ms400                           (763U)
#define WD_PERIOD_76ms500                           (764U)
#define WD_PERIOD_76ms600                           (765U)
#define WD_PERIOD_76ms700                           (766U)
#define WD_PERIOD_76ms800                           (767U)
#define WD_PERIOD_76ms900                           (768U)
#define WD_PERIOD_77ms000                           (769U)
#define WD_PERIOD_77ms100                           (770U)
#define WD_PERIOD_77ms200                           (771U)
#define WD_PERIOD_77ms300                           (772U)
#define WD_PERIOD_77ms400                           (773U)
#define WD_PERIOD_77ms500                           (774U)
#define WD_PERIOD_77ms600                           (775U)
#define WD_PERIOD_77ms700                           (776U)
#define WD_PERIOD_77ms800                           (777U)
#define WD_PERIOD_77ms900                           (778U)
#define WD_PERIOD_78ms000                           (779U)
#define WD_PERIOD_78ms100                           (780U)
#define WD_PERIOD_78ms200                           (781U)
#define WD_PERIOD_78ms300                           (782U)
#define WD_PERIOD_78ms400                           (783U)
#define WD_PERIOD_78ms500                           (784U)
#define WD_PERIOD_78ms600                           (785U)
#define WD_PERIOD_78ms700                           (786U)
#define WD_PERIOD_78ms800                           (787U)
#define WD_PERIOD_78ms900                           (788U)
#define WD_PERIOD_79ms000                           (789U)
#define WD_PERIOD_79ms100                           (790U)
#define WD_PERIOD_79ms200                           (791U)
#define WD_PERIOD_79ms300                           (792U)
#define WD_PERIOD_79ms400                           (793U)
#define WD_PERIOD_79ms500                           (794U)
#define WD_PERIOD_79ms600                           (795U)
#define WD_PERIOD_79ms700                           (796U)
#define WD_PERIOD_79ms800                           (797U)
#define WD_PERIOD_79ms900                           (798U)
#define WD_PERIOD_80ms000                           (799U)
#define WD_PERIOD_80ms100                           (800U)
#define WD_PERIOD_80ms200                           (801U)
#define WD_PERIOD_80ms300                           (802U)
#define WD_PERIOD_80ms400                           (803U)
#define WD_PERIOD_80ms500                           (804U)
#define WD_PERIOD_80ms600                           (805U)
#define WD_PERIOD_80ms700                           (806U)
#define WD_PERIOD_80ms800                           (807U)
#define WD_PERIOD_80ms900                           (808U)
#define WD_PERIOD_81ms000                           (809U)
#define WD_PERIOD_81ms100                           (810U)
#define WD_PERIOD_81ms200                           (811U)
#define WD_PERIOD_81ms300                           (812U)
#define WD_PERIOD_81ms400                           (813U)
#define WD_PERIOD_81ms500                           (814U)
#define WD_PERIOD_81ms600                           (815U)
#define WD_PERIOD_81ms700                           (816U)
#define WD_PERIOD_81ms800                           (817U)
#define WD_PERIOD_81ms900                           (818U)
#define WD_PERIOD_82ms000                           (819U)
#define WD_PERIOD_82ms100                           (820U)
#define WD_PERIOD_82ms200                           (821U)
#define WD_PERIOD_82ms300                           (822U)
#define WD_PERIOD_82ms400                           (823U)
#define WD_PERIOD_82ms500                           (824U)
#define WD_PERIOD_82ms600                           (825U)
#define WD_PERIOD_82ms700                           (826U)
#define WD_PERIOD_82ms800                           (827U)
#define WD_PERIOD_82ms900                           (828U)
#define WD_PERIOD_83ms000                           (829U)
#define WD_PERIOD_83ms100                           (830U)
#define WD_PERIOD_83ms200                           (831U)
#define WD_PERIOD_83ms300                           (832U)
#define WD_PERIOD_83ms400                           (833U)
#define WD_PERIOD_83ms500                           (834U)
#define WD_PERIOD_83ms600                           (835U)
#define WD_PERIOD_83ms700                           (836U)
#define WD_PERIOD_83ms800                           (837U)
#define WD_PERIOD_83ms900                           (838U)
#define WD_PERIOD_84ms000                           (839U)
#define WD_PERIOD_84ms100                           (840U)
#define WD_PERIOD_84ms200                           (841U)
#define WD_PERIOD_84ms300                           (842U)
#define WD_PERIOD_84ms400                           (843U)
#define WD_PERIOD_84ms500                           (844U)
#define WD_PERIOD_84ms600                           (845U)
#define WD_PERIOD_84ms700                           (846U)
#define WD_PERIOD_84ms800                           (847U)
#define WD_PERIOD_84ms900                           (848U)
#define WD_PERIOD_85ms000                           (849U)
#define WD_PERIOD_85ms100                           (850U)
#define WD_PERIOD_85ms200                           (851U)
#define WD_PERIOD_85ms300                           (852U)
#define WD_PERIOD_85ms400                           (853U)
#define WD_PERIOD_85ms500                           (854U)
#define WD_PERIOD_85ms600                           (855U)
#define WD_PERIOD_85ms700                           (856U)
#define WD_PERIOD_85ms800                           (857U)
#define WD_PERIOD_85ms900                           (858U)
#define WD_PERIOD_86ms000                           (859U)
#define WD_PERIOD_86ms100                           (860U)
#define WD_PERIOD_86ms200                           (861U)
#define WD_PERIOD_86ms300                           (862U)
#define WD_PERIOD_86ms400                           (863U)
#define WD_PERIOD_86ms500                           (864U)
#define WD_PERIOD_86ms600                           (865U)
#define WD_PERIOD_86ms700                           (866U)
#define WD_PERIOD_86ms800                           (867U)
#define WD_PERIOD_86ms900                           (868U)
#define WD_PERIOD_87ms000                           (869U)
#define WD_PERIOD_87ms100                           (870U)
#define WD_PERIOD_87ms200                           (871U)
#define WD_PERIOD_87ms300                           (872U)
#define WD_PERIOD_87ms400                           (873U)
#define WD_PERIOD_87ms500                           (874U)
#define WD_PERIOD_87ms600                           (375U)
#define WD_PERIOD_87ms700                           (876U)
#define WD_PERIOD_87ms800                           (877U)
#define WD_PERIOD_87ms900                           (878U)
#define WD_PERIOD_88ms000                           (879U)
#define WD_PERIOD_88ms100                           (880U)
#define WD_PERIOD_88ms200                           (881U)
#define WD_PERIOD_88ms300                           (882U)
#define WD_PERIOD_88ms400                           (883U)
#define WD_PERIOD_88ms500                           (884U)
#define WD_PERIOD_88ms600                           (885U)
#define WD_PERIOD_88ms700                           (886U)
#define WD_PERIOD_88ms800                           (887U)
#define WD_PERIOD_88ms900                           (888U)
#define WD_PERIOD_89ms000                           (889U)
#define WD_PERIOD_89ms100                           (890U)
#define WD_PERIOD_89ms200                           (891U)
#define WD_PERIOD_89ms300                           (892U)
#define WD_PERIOD_89ms400                           (893U)
#define WD_PERIOD_89ms500                           (894U)
#define WD_PERIOD_89ms600                           (895U)
#define WD_PERIOD_89ms700                           (896U)
#define WD_PERIOD_89ms800                           (897U)
#define WD_PERIOD_89ms900                           (898U)
#define WD_PERIOD_90ms000                           (899U)
#define WD_PERIOD_90ms100                           (900U)
#define WD_PERIOD_90ms200                           (901U)
#define WD_PERIOD_90ms300                           (902U)
#define WD_PERIOD_90ms400                           (903U)
#define WD_PERIOD_90ms500                           (904U)
#define WD_PERIOD_90ms600                           (905U)
#define WD_PERIOD_90ms700                           (906U)
#define WD_PERIOD_90ms800                           (907U)
#define WD_PERIOD_90ms900                           (908U)
#define WD_PERIOD_91ms000                           (909U)
#define WD_PERIOD_91ms100                           (910U)
#define WD_PERIOD_91ms200                           (911U)
#define WD_PERIOD_91ms300                           (912U)
#define WD_PERIOD_91ms400                           (913U)
#define WD_PERIOD_91ms500                           (914U)
#define WD_PERIOD_91ms600                           (915U)
#define WD_PERIOD_91ms700                           (916U)
#define WD_PERIOD_91ms800                           (917U)
#define WD_PERIOD_91ms900                           (918U)
#define WD_PERIOD_92ms000                           (919U)
#define WD_PERIOD_92ms100                           (920U)
#define WD_PERIOD_92ms200                           (921U)
#define WD_PERIOD_92ms300                           (922U)
#define WD_PERIOD_92ms400                           (923U)
#define WD_PERIOD_92ms500                           (924U)
#define WD_PERIOD_92ms600                           (925U)
#define WD_PERIOD_92ms700                           (926U)
#define WD_PERIOD_92ms800                           (927U)
#define WD_PERIOD_92ms900                           (928U)
#define WD_PERIOD_93ms000                           (929U)
#define WD_PERIOD_93ms100                           (930U)
#define WD_PERIOD_93ms200                           (931U)
#define WD_PERIOD_93ms300                           (932U)
#define WD_PERIOD_93ms400                           (933U)
#define WD_PERIOD_93ms500                           (934U)
#define WD_PERIOD_93ms600                           (935U)
#define WD_PERIOD_93ms700                           (936U)
#define WD_PERIOD_93ms800                           (937U)
#define WD_PERIOD_93ms900                           (938U)
#define WD_PERIOD_94ms000                           (939U)
#define WD_PERIOD_94ms100                           (940U)
#define WD_PERIOD_94ms200                           (941U)
#define WD_PERIOD_94ms300                           (942U)
#define WD_PERIOD_94ms400                           (943U)
#define WD_PERIOD_94ms500                           (944U)
#define WD_PERIOD_94ms600                           (945U)
#define WD_PERIOD_94ms700                           (946U)
#define WD_PERIOD_94ms800                           (947U)
#define WD_PERIOD_94ms900                           (948U)
#define WD_PERIOD_95ms000                           (949U)
#define WD_PERIOD_95ms100                           (950U)
#define WD_PERIOD_95ms200                           (951U)
#define WD_PERIOD_95ms300                           (952U)
#define WD_PERIOD_95ms400                           (953U)
#define WD_PERIOD_95ms500                           (954U)
#define WD_PERIOD_95ms600                           (955U)
#define WD_PERIOD_95ms700                           (956U)
#define WD_PERIOD_95ms800                           (957U)
#define WD_PERIOD_95ms900                           (958U)
#define WD_PERIOD_96ms000                           (959U)
#define WD_PERIOD_96ms100                           (960U)
#define WD_PERIOD_96ms200                           (961U)
#define WD_PERIOD_96ms300                           (962U)
#define WD_PERIOD_96ms400                           (963U)
#define WD_PERIOD_96ms500                           (964U)
#define WD_PERIOD_96ms600                           (965U)
#define WD_PERIOD_96ms700                           (966U)
#define WD_PERIOD_96ms800                           (967U)
#define WD_PERIOD_96ms900                           (968U)
#define WD_PERIOD_97ms000                           (969U)
#define WD_PERIOD_97ms100                           (970U)
#define WD_PERIOD_97ms200                           (971U)
#define WD_PERIOD_97ms300                           (972U)
#define WD_PERIOD_97ms400                           (973U)
#define WD_PERIOD_97ms500                           (974U)
#define WD_PERIOD_97ms600                           (975U)
#define WD_PERIOD_97ms700                           (976U)
#define WD_PERIOD_97ms800                           (977U)
#define WD_PERIOD_97ms900                           (978U)
#define WD_PERIOD_98ms000                           (979U)
#define WD_PERIOD_98ms100                           (980U)
#define WD_PERIOD_98ms200                           (981U)
#define WD_PERIOD_98ms300                           (982U)
#define WD_PERIOD_98ms400                           (983U)
#define WD_PERIOD_98ms500                           (984U)
#define WD_PERIOD_98ms600                           (985U)
#define WD_PERIOD_98ms700                           (986U)
#define WD_PERIOD_98ms800                           (987U)
#define WD_PERIOD_98ms900                           (988U)
#define WD_PERIOD_99ms000                           (989U)
#define WD_PERIOD_99ms100                           (990U)
#define WD_PERIOD_99ms200                           (991U)
#define WD_PERIOD_99ms300                           (992U)
#define WD_PERIOD_99ms400                           (993U)
#define WD_PERIOD_99ms500                           (994U)
#define WD_PERIOD_99ms600                           (995U)
#define WD_PERIOD_99ms700                           (996U)
#define WD_PERIOD_99ms800                           (997U)
#define WD_PERIOD_99ms900                           (998U)
#define WD_PERIOD_100ms000                          (999U)
#define WD_PERIOD_100ms100                          (1000U)
#define WD_PERIOD_100ms200                          (1001U)
#define WD_PERIOD_100ms300                          (1002U)
#define WD_PERIOD_100ms400                          (1003U)
#define WD_PERIOD_100ms500                          (1004U)
#define WD_PERIOD_100ms600                          (1005U)
#define WD_PERIOD_100ms700                          (1006U)
#define WD_PERIOD_100ms800                          (1007U)
#define WD_PERIOD_100ms900                          (1008U)
#define WD_PERIOD_101ms000                          (1009U)
#define WD_PERIOD_101ms100                          (1010U)
#define WD_PERIOD_101ms200                          (1011U)
#define WD_PERIOD_101ms300                          (1012U)
#define WD_PERIOD_101ms400                          (1013U)
#define WD_PERIOD_101ms500                          (1014U)
#define WD_PERIOD_101ms600                          (1015U)
#define WD_PERIOD_101ms700                          (1016U)
#define WD_PERIOD_101ms800                          (1017U)
#define WD_PERIOD_101ms900                          (1018U)
#define WD_PERIOD_102ms000                          (1019U)
#define WD_PERIOD_102ms100                          (1010U)
#define WD_PERIOD_102ms200                          (1011U)
#define WD_PERIOD_102ms300                          (1012U)
#define WD_PERIOD_102ms400                          (1013U)
#define WD_CFG_WD_TIMER_T_Pos                       (5U)
#define WD_CFG_WD_TIMER_T_Msk                       (0x7FE0)

/* WD_CFG2 */
#define WD_REACT_NFAULT                             (0U)
#define WD_REACT_BRAKE                              (1U)
#define WD_CFG2_WD_BRAKE_Pos                        (0U)
#define WD_CFG2_WD_BRAKE_Msk                        (0x0001)
#define WD_FLT_LATCH_DIS                            (0U)
#define WD_FLT_LATCH_EN                             (1U)
#define WD_CFG2_WD_EN_LATCH_Pos                     (1U)
#define WD_CFG2_WD_EN_LATCH_Msk                     (0x0002)
#define RSTRT_ATT0                                  (0U)
#define RSTRT_ATT1                                  (1U)
#define RSTRT_ATT2                                  (2U)
#define RSTRT_ATT3                                  (3U)
#define WD_CFG2_WD_DVDD_RSTRT_ATT_Pos               (2U)
#define WD_CFG2_WD_DVDD_RSTRT_ATT_Msk               (0x000C)
#define DVDD_RSTRT_DLY_0ms5                         (0U)
#define DVDD_RSTRT_DLY_1ms0                         (1U)
#define DVDD_RSTRT_DLY_1ms5                         (2U)
#define DVDD_RSTRT_DLY_2ms0                         (3U)
#define DVDD_RSTRT_DLY_2ms5                         (4U)
#define DVDD_RSTRT_DLY_3ms0                         (5U)
#define DVDD_RSTRT_DLY_3ms5                         (6U)
#define DVDD_RSTRT_DLY_4ms0                         (7U)
#define DVDD_RSTRT_DLY_4ms5                         (8U)
#define DVDD_RSTRT_DLY_5ms0                         (9U)
#define DVDD_RSTRT_DLY_5ms5                         (10U)
#define DVDD_RSTRT_DLY_6ms0                         (11U)
#define DVDD_RSTRT_DLY_6ms5                         (12U)
#define DVDD_RSTRT_DLY_7ms0                         (13U)
#define DVDD_RSTRT_DLY_7ms5                         (14U)
#define DVDD_RSTRT_DLY_8ms0                         (15U)
#define WD_CFG2_WD_DVDD_RSTRT_DLY_Pos               (4U)
#define WD_CFG2_WD_DVDD_RSTRT_DLY_Msk               (0x00F0)
#define RLOCK_DIS                                   (0U)
#define RLOCK_EN                                    (1U)
#define WD_CFG2_WD_RLOCK_EN_Pos                     (8U)
#define WD_CFG2_WD_RLOCK_EN_Msk                     (0x0100)
#define RLOCK_WD_TMOUT_1s                           (0U)
#define RLOCK_WD_TMOUT_2s                           (1U)
#define RLOCK_WD_TMOUT_3s                           (2U)
#define RLOCK_WD_TMOUT_4s                           (3U)
#define RLOCK_WD_TMOUT_5s                           (4U)
#define RLOCK_WD_TMOUT_6s                           (5U)
#define RLOCK_WD_TMOUT_7s                           (6U)
#define RLOCK_WD_TMOUT_8s                           (7U)
#define WD_CFG2_WD_RLOCK_T_Pos                      (9U)
#define WD_CFG2_WD_RLOCK_T_Msk                      (0x0E00)
#define BUCK_EN                                     (0U)
#define BUCK_DIS                                    (1U)
#define WD_CFG2_WD_BK_DIS_Pos                       (12U)
#define WD_CFG2_WD_BK_DIS_Msk                       (0x1000)

/* IDRIVE_CFG */
#define IDRIVE_10mA                                 (0U)
#define IDRIVE_20mA                                 (1U)
#define IDRIVE_30mA                                 (2U)
#define IDRIVE_40mA                                 (3U)
#define IDRIVE_50mA                                 (4U)
#define IDRIVE_60mA                                 (5U)
#define IDRIVE_80mA                                 (6U)
#define IDRIVE_100mA                                (7U)
#define IDRIVE_125mA                                (8U)
#define IDRIVE_150mA                                (9U)
#define IDRIVE_175mA                                (10U)
#define IDRIVE_200mA                                (11U)
#define IDRIVE_250mA                                (12U)
#define IDRIVE_300mA                                (13U)
#define IDRIVE_400mA                                (14U)
#define IDRIVE_500mA                                (15U)
#define IDRIVE_CFG_IHS_SRC_Pos                      (0U)
#define IDRIVE_CFG_IHS_SRC_Msk                      (0x000F)
#define IDRIVE_CFG_IHS_SINK_Pos                     (4U)
#define IDRIVE_CFG_IHS_SINK_Msk                     (0x00F0)
#define IDRIVE_CFG_ILS_SRC_Pos                      (8U)
#define IDRIVE_CFG_ILS_SRC_Msk                      (0x0F00)
#define IDRIVE_CFG_ILS_SINK_Pos                     (12U)
#define IDRIVE_CFG_ILS_SINK_Msk                     (0xF000)

/* IDRIVE_PRE_CFG */
#define IDRIVE_PRE_10mA  (0U)
#define IDRIVE_PRE_20mA  (1U)
#define IDRIVE_PRE_30mA  (2U)
#define IDRIVE_PRE_40mA  (3U)
#define IDRIVE_PRE_50mA  (4U)
#define IDRIVE_PRE_60mA  (5U)
#define IDRIVE_PRE_80mA  (6U)
#define IDRIVE_PRE_100mA (7U)
#define IDRIVE_PRE_125mA (8U)
#define IDRIVE_PRE_150mA (9U)
#define IDRIVE_PRE_175mA (10U)
#define IDRIVE_PRE_200mA (11U)
#define IDRIVE_PRE_250mA (12U)
#define IDRIVE_PRE_300mA (13U)
#define IDRIVE_PRE_400mA (14U)
#define IDRIVE_PRE_500mA (15U)
#define IDRIVE_PRE_CFG_I_PRE_SRC_Pos (0U)
#define IDRIVE_PRE_CFG_I_PRE_SRC_Msk (0x000F)
#define IDRIVE_PRE_CFG_I_PRE_SINK_Pos (4U)
#define IDRIVE_PRE_CFG_I_PRE_SINK_Msk (0x00F0)
#define PRECHAR_MODE_EN  (0U)
#define PRECHAR_MODE_DIS (1U)
#define IDRIVE_PRE_CFG_I_PRE_SRC_DIS_Pos (8U)
#define IDRIVE_PRE_CFG_I_PRE_SRC_DIS_Msk (0x0100)
#define IDRIVE_PRE_CFG_I_PRE_SNK_DIS_Pos (9U)
#define IDRIVE_PRE_CFG_I_PRE_SNK_DIS_Msk (0x0200)
#define GATE_CLAMP_EN  (0U)
#define GATE_CLAMP_DIS (1U)
#define IDRIVE_PRE_CFG_I_CLAMP_DIS_Pos (10U)
#define IDRIVE_PRE_CFG_I_CLAMP_DIS_Msk (0x0400)

/* TDRIVE_SRC_CFG */
#define TDRIVE1_0ns                                 (0U)
#define TDRIVE1_50ns                                (1U)
#define TDRIVE1_60ns                                (2U)
#define TDRIVE1_70ns                                (3U)
#define TDRIVE1_80ns                                (4U)
#define TDRIVE1_90ns                                (5U)
#define TDRIVE1_100ns                               (6U)
#define TDRIVE1_110ns                               (7U)
#define TDRIVE1_120ns                               (8U)
#define TDRIVE1_130ns                               (9U)
#define TDRIVE1_140ns                               (10U)
#define TDRIVE1_150ns                               (11U)
#define TDRIVE1_160ns                               (12U)
#define TDRIVE1_170ns                               (13U)
#define TDRIVE1_180ns                               (14U)
#define TDRIVE1_190ns                               (15U)
#define TDRIVE1_200ns                               (16U)
#define TDRIVE1_210ns                               (17U)
#define TDRIVE1_220ns                               (18U)
#define TDRIVE1_230ns                               (19U)
#define TDRIVE1_240ns                               (20U)
#define TDRIVE1_250ns                               (21U)
#define TDRIVE1_260ns                               (22U)
#define TDRIVE1_270ns                               (23U)
#define TDRIVE1_280ns                               (24U)
#define TDRIVE1_290ns                               (25U)
#define TDRIVE1_300ns                               (26U)
#define TDRIVE1_310ns                               (27U)
#define TDRIVE1_320ns                               (28U)
#define TDRIVE1_330ns                               (29U)
#define TDRIVE1_340ns                               (30U)
#define TDRIVE1_350ns                               (31U)
#define TDRIVE1_360ns                               (32U)
#define TDRIVE1_370ns                               (33U)
#define TDRIVE1_380ns                               (34U)
#define TDRIVE1_390ns                               (35U)
#define TDRIVE1_400ns                               (36U)
#define TDRIVE1_410ns                               (37U)
#define TDRIVE1_420ns                               (38U)
#define TDRIVE1_430ns                               (39U)
#define TDRIVE1_440ns                               (40U)
#define TDRIVE1_450ns                               (41U)
#define TDRIVE1_460ns                               (42U)
#define TDRIVE1_470ns                               (43U)
#define TDRIVE1_480ns                               (44U)
#define TDRIVE1_490ns                               (45U)
#define TDRIVE1_500ns                               (46U)
#define TDRIVE1_510ns                               (47U)
#define TDRIVE1_520ns                               (48U)
#define TDRIVE1_530ns                               (49U)
#define TDRIVE1_540ns                               (50U)
#define TDRIVE1_550ns                               (51U)
#define TDRIVE1_560ns                               (52U)
#define TDRIVE1_570ns                               (53U)
#define TDRIVE1_580ns                               (54U)
#define TDRIVE1_590ns                               (55U)
#define TDRIVE1_600ns                               (56U)
#define TDRIVE1_610ns                               (57U)
#define TDRIVE1_620ns                               (58U)
#define TDRIVE1_630ns                               (59U)
#define TDRIVE1_640ns                               (60U)
#define TDRIVE1_650ns                               (61U)
#define TDRIVE1_660ns                               (62U)
#define TDRIVE1_670ns                               (63U)
#define TDRIVE1_680ns                               (64U)
#define TDRIVE1_690ns                               (65U)
#define TDRIVE1_700ns                               (66U)
#define TDRIVE1_710ns                               (67U)
#define TDRIVE1_720ns                               (68U)
#define TDRIVE1_730ns                               (69U)
#define TDRIVE1_740ns                               (70U)
#define TDRIVE1_750ns                               (71U)
#define TDRIVE1_760ns                               (72U)
#define TDRIVE1_770ns                               (73U)
#define TDRIVE1_780ns                               (74U)
#define TDRIVE1_790ns                               (75U)
#define TDRIVE1_800ns                               (76U)
#define TDRIVE1_810ns                               (77U)
#define TDRIVE1_820ns                               (78U)
#define TDRIVE1_830ns                               (79U)
#define TDRIVE1_840ns                               (80U)
#define TDRIVE1_850ns                               (81U)
#define TDRIVE1_860ns                               (82U)
#define TDRIVE1_870ns                               (83U)
#define TDRIVE1_880ns                               (84U)
#define TDRIVE1_890ns                               (85U)
#define TDRIVE1_900ns                               (86U)
#define TDRIVE1_910ns                               (87U)
#define TDRIVE1_920ns                               (88U)
#define TDRIVE1_930ns                               (89U)
#define TDRIVE1_940ns                               (90U)
#define TDRIVE1_950ns                               (91U)
#define TDRIVE1_960ns                               (92U)
#define TDRIVE1_970ns                               (93U)
#define TDRIVE1_980ns                               (94U)
#define TDRIVE1_990ns                               (95U)
#define TDRIVE1_1000ns                              (96U)
#define TDRIVE1_1010ns                              (97U)
#define TDRIVE1_1020ns                              (98U)
#define TDRIVE1_1030ns                              (99U)
#define TDRIVE1_1040ns                              (100U)
#define TDRIVE1_1050ns                              (101U)
#define TDRIVE1_1060ns                              (102U)
#define TDRIVE1_1070ns                              (103U)
#define TDRIVE1_1080ns                              (104U)
#define TDRIVE1_1090ns                              (105U)
#define TDRIVE1_1100ns                              (106U)
#define TDRIVE1_1110ns                              (107U)
#define TDRIVE1_1120ns                              (108U)
#define TDRIVE1_1130ns                              (109U)
#define TDRIVE1_1140ns                              (110U)
#define TDRIVE1_1150ns                              (111U)
#define TDRIVE1_1160ns                              (112U)
#define TDRIVE1_1170ns                              (113U)
#define TDRIVE1_1180ns                              (114U)
#define TDRIVE1_1190ns                              (115U)
#define TDRIVE1_1200ns                              (116U)
#define TDRIVE1_1210ns                              (117U)
#define TDRIVE1_1220ns                              (118U)
#define TDRIVE1_1230ns                              (119U)
#define TDRIVE1_1240ns                              (120U)
#define TDRIVE1_1250ns                              (121U)
#define TDRIVE1_1260ns                              (122U)
#define TDRIVE1_1270ns                              (123U)
#define TDRIVE1_1280ns                              (124U)
#define TDRIVE1_1290ns                              (125U)
#define TDRIVE1_1300ns                              (126U)
#define TDRIVE1_1310ns                              (127U)
#define TDRIVE1_1320ns                              (128U)
#define TDRIVE1_1330ns                              (129U)
#define TDRIVE1_1340ns                              (130U)
#define TDRIVE1_1350ns                              (131U)
#define TDRIVE1_1360ns                              (132U)
#define TDRIVE1_1370ns                              (133U)
#define TDRIVE1_1380ns                              (134U)
#define TDRIVE1_1390ns                              (135U)
#define TDRIVE1_1400ns                              (136U)
#define TDRIVE1_1410ns                              (137U)
#define TDRIVE1_1420ns                              (138U)
#define TDRIVE1_1430ns                              (139U)
#define TDRIVE1_1440ns                              (140U)
#define TDRIVE1_1450ns                              (141U)
#define TDRIVE1_1460ns                              (142U)
#define TDRIVE1_1470ns                              (143U)
#define TDRIVE1_1480ns                              (144U)
#define TDRIVE1_1490ns                              (145U)
#define TDRIVE1_1500ns                              (146U)
#define TDRIVE1_1510ns                              (147U)
#define TDRIVE1_1520ns                              (148U)
#define TDRIVE1_1530ns                              (149U)
#define TDRIVE1_1540ns                              (150U)
#define TDRIVE1_1550ns                              (151U)
#define TDRIVE1_1560ns                              (152U)
#define TDRIVE1_1570ns                              (153U)
#define TDRIVE1_1580ns                              (154U)
#define TDRIVE1_1590ns                              (155U)
#define TDRIVE1_1600ns                              (156U)
#define TDRIVE1_1610ns                              (157U)
#define TDRIVE1_1620ns                              (158U)
#define TDRIVE1_1630ns                              (159U)
#define TDRIVE1_1640ns                              (160U)
#define TDRIVE1_1650ns                              (161U)
#define TDRIVE1_1660ns                              (162U)
#define TDRIVE1_1670ns                              (163U)
#define TDRIVE1_1680ns                              (164U)
#define TDRIVE1_1690ns                              (165U)
#define TDRIVE1_1700ns                              (166U)
#define TDRIVE1_1710ns                              (167U)
#define TDRIVE1_1720ns                              (168U)
#define TDRIVE1_1730ns                              (169U)
#define TDRIVE1_1740ns                              (170U)
#define TDRIVE1_1750ns                              (171U)
#define TDRIVE1_1760ns                              (172U)
#define TDRIVE1_1770ns                              (173U)
#define TDRIVE1_1780ns                              (174U)
#define TDRIVE1_1790ns                              (175U)
#define TDRIVE1_1800ns                              (176U)
#define TDRIVE1_1810ns                              (177U)
#define TDRIVE1_1820ns                              (178U)
#define TDRIVE1_1830ns                              (179U)
#define TDRIVE1_1840ns                              (180U)
#define TDRIVE1_1850ns                              (181U)
#define TDRIVE1_1860ns                              (182U)
#define TDRIVE1_1870ns                              (183U)
#define TDRIVE1_1880ns                              (184U)
#define TDRIVE1_1890ns                              (185U)
#define TDRIVE1_1900ns                              (186U)
#define TDRIVE1_1910ns                              (187U)
#define TDRIVE1_1920ns                              (188U)
#define TDRIVE1_1930ns                              (189U)
#define TDRIVE1_1940ns                              (190U)
#define TDRIVE1_1950ns                              (191U)
#define TDRIVE1_1960ns                              (192U)
#define TDRIVE1_1970ns                              (193U)
#define TDRIVE1_1980ns                              (194U)
#define TDRIVE1_1990ns                              (195U)
#define TDRIVE1_2000ns                              (196U)
#define TDRIVE1_2010ns                              (197U)
#define TDRIVE1_2020ns                              (198U)
#define TDRIVE1_2030ns                              (199U)
#define TDRIVE1_2040ns                              (200U)
#define TDRIVE1_2050ns                              (201U)
#define TDRIVE1_2060ns                              (202U)
#define TDRIVE1_2070ns                              (203U)
#define TDRIVE1_2080ns                              (204U)
#define TDRIVE1_2090ns                              (205U)
#define TDRIVE1_2100ns                              (206U)
#define TDRIVE1_2110ns                              (207U)
#define TDRIVE1_2120ns                              (208U)
#define TDRIVE1_2130ns                              (209U)
#define TDRIVE1_2140ns                              (210U)
#define TDRIVE1_2150ns                              (211U)
#define TDRIVE1_2160ns                              (212U)
#define TDRIVE1_2170ns                              (213U)
#define TDRIVE1_2180ns                              (214U)
#define TDRIVE1_2190ns                              (215U)
#define TDRIVE1_2200ns                              (216U)
#define TDRIVE1_2210ns                              (217U)
#define TDRIVE1_2220ns                              (218U)
#define TDRIVE1_2230ns                              (219U)
#define TDRIVE1_2240ns                              (220U)
#define TDRIVE1_2250ns                              (221U)
#define TDRIVE1_2260ns                              (222U)
#define TDRIVE1_2270ns                              (223U)
#define TDRIVE1_2280ns                              (224U)
#define TDRIVE1_2290ns                              (225U)
#define TDRIVE1_2300ns                              (226U)
#define TDRIVE1_2310ns                              (227U)
#define TDRIVE1_2320ns                              (228U)
#define TDRIVE1_2330ns                              (229U)
#define TDRIVE1_2340ns                              (230U)
#define TDRIVE1_2350ns                              (231U)
#define TDRIVE1_2360ns                              (232U)
#define TDRIVE1_2370ns                              (233U)
#define TDRIVE1_2380ns                              (234U)
#define TDRIVE1_2390ns                              (235U)
#define TDRIVE1_2400ns                              (236U)
#define TDRIVE1_2410ns                              (237U)
#define TDRIVE1_2420ns                              (238U)
#define TDRIVE1_2430ns                              (239U)
#define TDRIVE1_2440ns                              (240U)
#define TDRIVE1_2450ns                              (241U)
#define TDRIVE1_2460ns                              (242U)
#define TDRIVE1_2470ns                              (243U)
#define TDRIVE1_2480ns                              (244U)
#define TDRIVE1_2490ns                              (245U)
#define TDRIVE1_2500ns                              (246U)
#define TDRIVE1_2510ns                              (247U)
#define TDRIVE1_2520ns                              (248U)
#define TDRIVE1_2530ns                              (249U)
#define TDRIVE1_2540ns                              (250U)
#define TDRIVE1_2550ns                              (251U)
#define TDRIVE1_2560ns                              (252U)
#define TDRIVE1_2570ns                              (253U)
#define TDRIVE1_2580ns                              (254U)
#define TDRIVE1_2590ns                              (255U)
#define TDRIVE_SRC_CFG_TDRIVE1_Pos                  (0U)
#define TDRIVE_SRC_CFG_TDRIVE1_Msk                  (0x00FF)
#define TDRIVE2_0ns                                 (0U)
#define TDRIVE2_10ns                                (1U)
#define TDRIVE2_20ns                                (2U)
#define TDRIVE2_30ns                                (3U)
#define TDRIVE2_40ns                                (4U)
#define TDRIVE2_50ns                                (5U)
#define TDRIVE2_60ns                                (6U)
#define TDRIVE2_70ns                                (7U)
#define TDRIVE2_80ns                                (8U)
#define TDRIVE2_90ns                                (9U)
#define TDRIVE2_100ns                               (10U)
#define TDRIVE2_110ns                               (11U)
#define TDRIVE2_120ns                               (12U)
#define TDRIVE2_130ns                               (13U)
#define TDRIVE2_140ns                               (14U)
#define TDRIVE2_150ns                               (15U)
#define TDRIVE2_160ns                               (16U)
#define TDRIVE2_170ns                               (17U)
#define TDRIVE2_180ns                               (18U)
#define TDRIVE2_190ns                               (19U)
#define TDRIVE2_200ns                               (20U)
#define TDRIVE2_210ns                               (21U)
#define TDRIVE2_220ns                               (22U)
#define TDRIVE2_230ns                               (23U)
#define TDRIVE2_240ns                               (24U)
#define TDRIVE2_250ns                               (25U)
#define TDRIVE2_260ns                               (26U)
#define TDRIVE2_270ns                               (27U)
#define TDRIVE2_280ns                               (28U)
#define TDRIVE2_290ns                               (29U)
#define TDRIVE2_300ns                               (30U)
#define TDRIVE2_310ns                               (31U)
#define TDRIVE2_320ns                               (32U)
#define TDRIVE2_330ns                               (33U)
#define TDRIVE2_340ns                               (34U)
#define TDRIVE2_350ns                               (35U)
#define TDRIVE2_360ns                               (36U)
#define TDRIVE2_370ns                               (37U)
#define TDRIVE2_380ns                               (38U)
#define TDRIVE2_390ns                               (39U)
#define TDRIVE2_400ns                               (40U)
#define TDRIVE2_410ns                               (41U)
#define TDRIVE2_420ns                               (42U)
#define TDRIVE2_430ns                               (43U)
#define TDRIVE2_440ns                               (44U)
#define TDRIVE2_450ns                               (45U)
#define TDRIVE2_460ns                               (46U)
#define TDRIVE2_470ns                               (47U)
#define TDRIVE2_480ns                               (48U)
#define TDRIVE2_490ns                               (49U)
#define TDRIVE2_500ns                               (50U)
#define TDRIVE2_510ns                               (51U)
#define TDRIVE2_520ns                               (52U)
#define TDRIVE2_530ns                               (53U)
#define TDRIVE2_540ns                               (54U)
#define TDRIVE2_550ns                               (55U)
#define TDRIVE2_560ns                               (56U)
#define TDRIVE2_570ns                               (57U)
#define TDRIVE2_580ns                               (58U)
#define TDRIVE2_590ns                               (59U)
#define TDRIVE2_600ns                               (60U)
#define TDRIVE2_610ns                               (61U)
#define TDRIVE2_620ns                               (62U)
#define TDRIVE2_630ns                               (63U)
#define TDRIVE2_640ns                               (64U)
#define TDRIVE2_650ns                               (65U)
#define TDRIVE2_660ns                               (66U)
#define TDRIVE2_670ns                               (67U)
#define TDRIVE2_680ns                               (68U)
#define TDRIVE2_690ns                               (69U)
#define TDRIVE2_700ns                               (70U)
#define TDRIVE2_710ns                               (71U)
#define TDRIVE2_720ns                               (72U)
#define TDRIVE2_730ns                               (73U)
#define TDRIVE2_740ns                               (74U)
#define TDRIVE2_750ns                               (75U)
#define TDRIVE2_760ns                               (76U)
#define TDRIVE2_770ns                               (77U)
#define TDRIVE2_780ns                               (78U)
#define TDRIVE2_790ns                               (79U)
#define TDRIVE2_800ns                               (80U)
#define TDRIVE2_810ns                               (81U)
#define TDRIVE2_820ns                               (82U)
#define TDRIVE2_830ns                               (83U)
#define TDRIVE2_840ns                               (84U)
#define TDRIVE2_850ns                               (85U)
#define TDRIVE2_860ns                               (86U)
#define TDRIVE2_870ns                               (87U)
#define TDRIVE2_880ns                               (88U)
#define TDRIVE2_890ns                               (89U)
#define TDRIVE2_900ns                               (90U)
#define TDRIVE2_910ns                               (91U)
#define TDRIVE2_920ns                               (92U)
#define TDRIVE2_930ns                               (93U)
#define TDRIVE2_940ns                               (94U)
#define TDRIVE2_950ns                               (95U)
#define TDRIVE2_960ns                               (96U)
#define TDRIVE2_970ns                               (97U)
#define TDRIVE2_980ns                               (98U)
#define TDRIVE2_990ns                               (99U)
#define TDRIVE2_1000ns                              (100U)
#define TDRIVE2_1010ns                              (101U)
#define TDRIVE2_1020ns                              (102U)
#define TDRIVE2_1030ns                              (103U)
#define TDRIVE2_1040ns                              (104U)
#define TDRIVE2_1050ns                              (105U)
#define TDRIVE2_1060ns                              (106U)
#define TDRIVE2_1070ns                              (107U)
#define TDRIVE2_1080ns                              (108U)
#define TDRIVE2_1090ns                              (109U)
#define TDRIVE2_1100ns                              (110U)
#define TDRIVE2_1110ns                              (111U)
#define TDRIVE2_1120ns                              (112U)
#define TDRIVE2_1130ns                              (113U)
#define TDRIVE2_1140ns                              (114U)
#define TDRIVE2_1150ns                              (115U)
#define TDRIVE2_1160ns                              (116U)
#define TDRIVE2_1170ns                              (117U)
#define TDRIVE2_1180ns                              (118U)
#define TDRIVE2_1190ns                              (119U)
#define TDRIVE2_1200ns                              (120U)
#define TDRIVE2_1210ns                              (121U)
#define TDRIVE2_1220ns                              (122U)
#define TDRIVE2_1230ns                              (123U)
#define TDRIVE2_1240ns                              (124U)
#define TDRIVE2_1250ns                              (125U)
#define TDRIVE2_1260ns                              (126U)
#define TDRIVE2_1270ns                              (127U)
#define TDRIVE2_1280ns                              (128U)
#define TDRIVE2_1290ns                              (129U)
#define TDRIVE2_1300ns                              (130U)
#define TDRIVE2_1310ns                              (131U)
#define TDRIVE2_1320ns                              (132U)
#define TDRIVE2_1330ns                              (133U)
#define TDRIVE2_1340ns                              (134U)
#define TDRIVE2_1350ns                              (135U)
#define TDRIVE2_1360ns                              (136U)
#define TDRIVE2_1370ns                              (137U)
#define TDRIVE2_1380ns                              (138U)
#define TDRIVE2_1390ns                              (139U)
#define TDRIVE2_1400ns                              (140U)
#define TDRIVE2_1410ns                              (141U)
#define TDRIVE2_1420ns                              (142U)
#define TDRIVE2_1430ns                              (143U)
#define TDRIVE2_1440ns                              (144U)
#define TDRIVE2_1450ns                              (145U)
#define TDRIVE2_1460ns                              (146U)
#define TDRIVE2_1470ns                              (147U)
#define TDRIVE2_1480ns                              (148U)
#define TDRIVE2_1490ns                              (149U)
#define TDRIVE2_1500ns                              (150U)
#define TDRIVE2_1510ns                              (151U)
#define TDRIVE2_1520ns                              (152U)
#define TDRIVE2_1530ns                              (153U)
#define TDRIVE2_1540ns                              (154U)
#define TDRIVE2_1550ns                              (155U)
#define TDRIVE2_1560ns                              (156U)
#define TDRIVE2_1570ns                              (157U)
#define TDRIVE2_1580ns                              (158U)
#define TDRIVE2_1590ns                              (159U)
#define TDRIVE2_1600ns                              (160U)
#define TDRIVE2_1610ns                              (161U)
#define TDRIVE2_1620ns                              (162U)
#define TDRIVE2_1630ns                              (163U)
#define TDRIVE2_1640ns                              (164U)
#define TDRIVE2_1650ns                              (165U)
#define TDRIVE2_1660ns                              (166U)
#define TDRIVE2_1670ns                              (167U)
#define TDRIVE2_1680ns                              (168U)
#define TDRIVE2_1690ns                              (169U)
#define TDRIVE2_1700ns                              (170U)
#define TDRIVE2_1710ns                              (171U)
#define TDRIVE2_1720ns                              (172U)
#define TDRIVE2_1730ns                              (173U)
#define TDRIVE2_1740ns                              (174U)
#define TDRIVE2_1750ns                              (175U)
#define TDRIVE2_1760ns                              (176U)
#define TDRIVE2_1770ns                              (177U)
#define TDRIVE2_1780ns                              (178U)
#define TDRIVE2_1790ns                              (179U)
#define TDRIVE2_1800ns                              (180U)
#define TDRIVE2_1810ns                              (181U)
#define TDRIVE2_1820ns                              (182U)
#define TDRIVE2_1830ns                              (183U)
#define TDRIVE2_1840ns                              (184U)
#define TDRIVE2_1850ns                              (185U)
#define TDRIVE2_1860ns                              (186U)
#define TDRIVE2_1870ns                              (187U)
#define TDRIVE2_1880ns                              (188U)
#define TDRIVE2_1890ns                              (189U)
#define TDRIVE2_1900ns                              (190U)
#define TDRIVE2_1910ns                              (191U)
#define TDRIVE2_1920ns                              (192U)
#define TDRIVE2_1930ns                              (193U)
#define TDRIVE2_1940ns                              (194U)
#define TDRIVE2_1950ns                              (195U)
#define TDRIVE2_1960ns                              (196U)
#define TDRIVE2_1970ns                              (197U)
#define TDRIVE2_1980ns                              (198U)
#define TDRIVE2_1990ns                              (199U)
#define TDRIVE2_2000ns                              (200U)
#define TDRIVE2_2010ns                              (201U)
#define TDRIVE2_2020ns                              (202U)
#define TDRIVE2_2030ns                              (203U)
#define TDRIVE2_2040ns                              (204U)
#define TDRIVE2_2050ns                              (205U)
#define TDRIVE2_2060ns                              (206U)
#define TDRIVE2_2070ns                              (207U)
#define TDRIVE2_2080ns                              (208U)
#define TDRIVE2_2090ns                              (209U)
#define TDRIVE2_2100ns                              (210U)
#define TDRIVE2_2110ns                              (211U)
#define TDRIVE2_2120ns                              (212U)
#define TDRIVE2_2130ns                              (213U)
#define TDRIVE2_2140ns                              (214U)
#define TDRIVE2_2150ns                              (215U)
#define TDRIVE2_2160ns                              (216U)
#define TDRIVE2_2170ns                              (217U)
#define TDRIVE2_2180ns                              (218U)
#define TDRIVE2_2190ns                              (219U)
#define TDRIVE2_2200ns                              (220U)
#define TDRIVE2_2210ns                              (221U)
#define TDRIVE2_2220ns                              (222U)
#define TDRIVE2_2230ns                              (223U)
#define TDRIVE2_2240ns                              (224U)
#define TDRIVE2_2250ns                              (225U)
#define TDRIVE2_2260ns                              (226U)
#define TDRIVE2_2270ns                              (227U)
#define TDRIVE2_2280ns                              (228U)
#define TDRIVE2_2290ns                              (229U)
#define TDRIVE2_2300ns                              (230U)
#define TDRIVE2_2310ns                              (231U)
#define TDRIVE2_2320ns                              (232U)
#define TDRIVE2_2330ns                              (233U)
#define TDRIVE2_2340ns                              (234U)
#define TDRIVE2_2350ns                              (235U)
#define TDRIVE2_2360ns                              (236U)
#define TDRIVE2_2370ns                              (237U)
#define TDRIVE2_2380ns                              (238U)
#define TDRIVE2_2390ns                              (239U)
#define TDRIVE2_2400ns                              (240U)
#define TDRIVE2_2410ns                              (241U)
#define TDRIVE2_2420ns                              (242U)
#define TDRIVE2_2430ns                              (243U)
#define TDRIVE2_2440ns                              (244U)
#define TDRIVE2_2450ns                              (245U)
#define TDRIVE2_2460ns                              (246U)
#define TDRIVE2_2470ns                              (247U)
#define TDRIVE2_2480ns                              (248U)
#define TDRIVE2_2490ns                              (249U)
#define TDRIVE2_2500ns                              (250U)
#define TDRIVE2_2510ns                              (251U)
#define TDRIVE2_2520ns                              (252U)
#define TDRIVE2_2530ns                              (253U)
#define TDRIVE2_2540ns                              (254U)
#define TDRIVE2_2550ns                              (255U)
#define TDRIVE_SRC_CFG_TDRIVE2_Pos                  (8U)
#define TDRIVE_SRC_CFG_TDRIVE2_Msk                  (0xFF00)

/* TDRIVE_SINK_CFG */
#define TDRIVE3_0ns                                 (0U)
#define TDRIVE3_50ns                                (1U)
#define TDRIVE3_60ns                                (2U)
#define TDRIVE3_70ns                                (3U)
#define TDRIVE3_80ns                                (4U)
#define TDRIVE3_90ns                                (5U)
#define TDRIVE3_100ns                               (6U)
#define TDRIVE3_110ns                               (7U)
#define TDRIVE3_120ns                               (8U)
#define TDRIVE3_130ns                               (9U)
#define TDRIVE3_140ns                               (10U)
#define TDRIVE3_150ns                               (11U)
#define TDRIVE3_160ns                               (12U)
#define TDRIVE3_170ns                               (13U)
#define TDRIVE3_180ns                               (14U)
#define TDRIVE3_190ns                               (15U)
#define TDRIVE3_200ns                               (16U)
#define TDRIVE3_210ns                               (17U)
#define TDRIVE3_220ns                               (18U)
#define TDRIVE3_230ns                               (19U)
#define TDRIVE3_240ns                               (20U)
#define TDRIVE3_250ns                               (21U)
#define TDRIVE3_260ns                               (22U)
#define TDRIVE3_270ns                               (23U)
#define TDRIVE3_280ns                               (24U)
#define TDRIVE3_290ns                               (25U)
#define TDRIVE3_300ns                               (26U)
#define TDRIVE3_310ns                               (27U)
#define TDRIVE3_320ns                               (28U)
#define TDRIVE3_330ns                               (29U)
#define TDRIVE3_340ns                               (30U)
#define TDRIVE3_350ns                               (31U)
#define TDRIVE3_360ns                               (32U)
#define TDRIVE3_370ns                               (33U)
#define TDRIVE3_380ns                               (34U)
#define TDRIVE3_390ns                               (35U)
#define TDRIVE3_400ns                               (36U)
#define TDRIVE3_410ns                               (37U)
#define TDRIVE3_420ns                               (38U)
#define TDRIVE3_430ns                               (39U)
#define TDRIVE3_440ns                               (40U)
#define TDRIVE3_450ns                               (41U)
#define TDRIVE3_460ns                               (42U)
#define TDRIVE3_470ns                               (43U)
#define TDRIVE3_480ns                               (44U)
#define TDRIVE3_490ns                               (45U)
#define TDRIVE3_500ns                               (46U)
#define TDRIVE3_510ns                               (47U)
#define TDRIVE3_520ns                               (48U)
#define TDRIVE3_530ns                               (49U)
#define TDRIVE3_540ns                               (50U)
#define TDRIVE3_550ns                               (51U)
#define TDRIVE3_560ns                               (52U)
#define TDRIVE3_570ns                               (53U)
#define TDRIVE3_580ns                               (54U)
#define TDRIVE3_590ns                               (55U)
#define TDRIVE3_600ns                               (56U)
#define TDRIVE3_610ns                               (57U)
#define TDRIVE3_620ns                               (58U)
#define TDRIVE3_630ns                               (59U)
#define TDRIVE3_640ns                               (60U)
#define TDRIVE3_650ns                               (61U)
#define TDRIVE3_660ns                               (62U)
#define TDRIVE3_670ns                               (63U)
#define TDRIVE3_680ns                               (64U)
#define TDRIVE3_690ns                               (65U)
#define TDRIVE3_700ns                               (66U)
#define TDRIVE3_710ns                               (67U)
#define TDRIVE3_720ns                               (68U)
#define TDRIVE3_730ns                               (69U)
#define TDRIVE3_740ns                               (70U)
#define TDRIVE3_750ns                               (71U)
#define TDRIVE3_760ns                               (72U)
#define TDRIVE3_770ns                               (73U)
#define TDRIVE3_780ns                               (74U)
#define TDRIVE3_790ns                               (75U)
#define TDRIVE3_800ns                               (76U)
#define TDRIVE3_810ns                               (77U)
#define TDRIVE3_820ns                               (78U)
#define TDRIVE3_830ns                               (79U)
#define TDRIVE3_840ns                               (80U)
#define TDRIVE3_850ns                               (81U)
#define TDRIVE3_860ns                               (82U)
#define TDRIVE3_870ns                               (83U)
#define TDRIVE3_880ns                               (84U)
#define TDRIVE3_890ns                               (85U)
#define TDRIVE3_900ns                               (86U)
#define TDRIVE3_910ns                               (87U)
#define TDRIVE3_920ns                               (88U)
#define TDRIVE3_930ns                               (89U)
#define TDRIVE3_940ns                               (90U)
#define TDRIVE3_950ns                               (91U)
#define TDRIVE3_960ns                               (92U)
#define TDRIVE3_970ns                               (93U)
#define TDRIVE3_980ns                               (94U)
#define TDRIVE3_990ns                               (95U)
#define TDRIVE3_1000ns                              (96U)
#define TDRIVE3_1010ns                              (97U)
#define TDRIVE3_1020ns                              (98U)
#define TDRIVE3_1030ns                              (99U)
#define TDRIVE3_1040ns                              (100U)
#define TDRIVE3_1050ns                              (101U)
#define TDRIVE3_1060ns                              (102U)
#define TDRIVE3_1070ns                              (103U)
#define TDRIVE3_1080ns                              (104U)
#define TDRIVE3_1090ns                              (105U)
#define TDRIVE3_1100ns                              (106U)
#define TDRIVE3_1110ns                              (107U)
#define TDRIVE3_1120ns                              (108U)
#define TDRIVE3_1130ns                              (109U)
#define TDRIVE3_1140ns                              (110U)
#define TDRIVE3_1150ns                              (111U)
#define TDRIVE3_1160ns                              (112U)
#define TDRIVE3_1170ns                              (113U)
#define TDRIVE3_1180ns                              (114U)
#define TDRIVE3_1190ns                              (115U)
#define TDRIVE3_1200ns                              (116U)
#define TDRIVE3_1210ns                              (117U)
#define TDRIVE3_1220ns                              (118U)
#define TDRIVE3_1230ns                              (119U)
#define TDRIVE3_1240ns                              (120U)
#define TDRIVE3_1250ns                              (121U)
#define TDRIVE3_1260ns                              (122U)
#define TDRIVE3_1270ns                              (123U)
#define TDRIVE3_1280ns                              (124U)
#define TDRIVE3_1290ns                              (125U)
#define TDRIVE3_1300ns                              (126U)
#define TDRIVE3_1310ns                              (127U)
#define TDRIVE3_1320ns                              (128U)
#define TDRIVE3_1330ns                              (129U)
#define TDRIVE3_1340ns                              (130U)
#define TDRIVE3_1350ns                              (131U)
#define TDRIVE3_1360ns                              (132U)
#define TDRIVE3_1370ns                              (133U)
#define TDRIVE3_1380ns                              (134U)
#define TDRIVE3_1390ns                              (135U)
#define TDRIVE3_1400ns                              (136U)
#define TDRIVE3_1410ns                              (137U)
#define TDRIVE3_1420ns                              (138U)
#define TDRIVE3_1430ns                              (139U)
#define TDRIVE3_1440ns                              (140U)
#define TDRIVE3_1450ns                              (141U)
#define TDRIVE3_1460ns                              (142U)
#define TDRIVE3_1470ns                              (143U)
#define TDRIVE3_1480ns                              (144U)
#define TDRIVE3_1490ns                              (145U)
#define TDRIVE3_1500ns                              (146U)
#define TDRIVE3_1510ns                              (147U)
#define TDRIVE3_1520ns                              (148U)
#define TDRIVE3_1530ns                              (149U)
#define TDRIVE3_1540ns                              (150U)
#define TDRIVE3_1550ns                              (151U)
#define TDRIVE3_1560ns                              (152U)
#define TDRIVE3_1570ns                              (153U)
#define TDRIVE3_1580ns                              (154U)
#define TDRIVE3_1590ns                              (155U)
#define TDRIVE3_1600ns                              (156U)
#define TDRIVE3_1610ns                              (157U)
#define TDRIVE3_1620ns                              (158U)
#define TDRIVE3_1630ns                              (159U)
#define TDRIVE3_1640ns                              (160U)
#define TDRIVE3_1650ns                              (161U)
#define TDRIVE3_1660ns                              (162U)
#define TDRIVE3_1670ns                              (163U)
#define TDRIVE3_1680ns                              (164U)
#define TDRIVE3_1690ns                              (165U)
#define TDRIVE3_1700ns                              (166U)
#define TDRIVE3_1710ns                              (167U)
#define TDRIVE3_1720ns                              (168U)
#define TDRIVE3_1730ns                              (169U)
#define TDRIVE3_1740ns                              (170U)
#define TDRIVE3_1750ns                              (171U)
#define TDRIVE3_1760ns                              (172U)
#define TDRIVE3_1770ns                              (173U)
#define TDRIVE3_1780ns                              (174U)
#define TDRIVE3_1790ns                              (175U)
#define TDRIVE3_1800ns                              (176U)
#define TDRIVE3_1810ns                              (177U)
#define TDRIVE3_1820ns                              (178U)
#define TDRIVE3_1830ns                              (179U)
#define TDRIVE3_1840ns                              (180U)
#define TDRIVE3_1850ns                              (181U)
#define TDRIVE3_1860ns                              (182U)
#define TDRIVE3_1870ns                              (183U)
#define TDRIVE3_1880ns                              (184U)
#define TDRIVE3_1890ns                              (185U)
#define TDRIVE3_1900ns                              (186U)
#define TDRIVE3_1910ns                              (187U)
#define TDRIVE3_1920ns                              (188U)
#define TDRIVE3_1930ns                              (189U)
#define TDRIVE3_1940ns                              (190U)
#define TDRIVE3_1950ns                              (191U)
#define TDRIVE3_1960ns                              (192U)
#define TDRIVE3_1970ns                              (193U)
#define TDRIVE3_1980ns                              (194U)
#define TDRIVE3_1990ns                              (195U)
#define TDRIVE3_2000ns                              (196U)
#define TDRIVE3_2010ns                              (197U)
#define TDRIVE3_2020ns                              (198U)
#define TDRIVE3_2030ns                              (199U)
#define TDRIVE3_2040ns                              (200U)
#define TDRIVE3_2050ns                              (201U)
#define TDRIVE3_2060ns                              (202U)
#define TDRIVE3_2070ns                              (203U)
#define TDRIVE3_2080ns                              (204U)
#define TDRIVE3_2090ns                              (205U)
#define TDRIVE3_2100ns                              (206U)
#define TDRIVE3_2110ns                              (207U)
#define TDRIVE3_2120ns                              (208U)
#define TDRIVE3_2130ns                              (209U)
#define TDRIVE3_2140ns                              (210U)
#define TDRIVE3_2150ns                              (211U)
#define TDRIVE3_2160ns                              (212U)
#define TDRIVE3_2170ns                              (213U)
#define TDRIVE3_2180ns                              (214U)
#define TDRIVE3_2190ns                              (215U)
#define TDRIVE3_2200ns                              (216U)
#define TDRIVE3_2210ns                              (217U)
#define TDRIVE3_2220ns                              (218U)
#define TDRIVE3_2230ns                              (219U)
#define TDRIVE3_2240ns                              (220U)
#define TDRIVE3_2250ns                              (221U)
#define TDRIVE3_2260ns                              (222U)
#define TDRIVE3_2270ns                              (223U)
#define TDRIVE3_2280ns                              (224U)
#define TDRIVE3_2290ns                              (225U)
#define TDRIVE3_2300ns                              (226U)
#define TDRIVE3_2310ns                              (227U)
#define TDRIVE3_2320ns                              (228U)
#define TDRIVE3_2330ns                              (229U)
#define TDRIVE3_2340ns                              (230U)
#define TDRIVE3_2350ns                              (231U)
#define TDRIVE3_2360ns                              (232U)
#define TDRIVE3_2370ns                              (233U)
#define TDRIVE3_2380ns                              (234U)
#define TDRIVE3_2390ns                              (235U)
#define TDRIVE3_2400ns                              (236U)
#define TDRIVE3_2410ns                              (237U)
#define TDRIVE3_2420ns                              (238U)
#define TDRIVE3_2430ns                              (239U)
#define TDRIVE3_2440ns                              (240U)
#define TDRIVE3_2450ns                              (241U)
#define TDRIVE3_2460ns                              (242U)
#define TDRIVE3_2470ns                              (243U)
#define TDRIVE3_2480ns                              (244U)
#define TDRIVE3_2490ns                              (245U)
#define TDRIVE3_2500ns                              (246U)
#define TDRIVE3_2510ns                              (247U)
#define TDRIVE3_2520ns                              (248U)
#define TDRIVE3_2530ns                              (249U)
#define TDRIVE3_2540ns                              (250U)
#define TDRIVE3_2550ns                              (251U)
#define TDRIVE3_2560ns                              (252U)
#define TDRIVE3_2570ns                              (253U)
#define TDRIVE3_2580ns                              (254U)
#define TDRIVE3_2590ns                              (255U)
#define TDRIVE_SINK_CFG_TDRIVE3_Pos                 (0U)
#define TDRIVE_SINK_CFG_TDRIVE3_Msk                 (0x00FF)
#define TDRIVE4_0ns                                 (0U)
#define TDRIVE4_10ns                                (1U)
#define TDRIVE4_20ns                                (2U)
#define TDRIVE4_30ns                                (3U)
#define TDRIVE4_40ns                                (4U)
#define TDRIVE4_50ns                                (5U)
#define TDRIVE4_60ns                                (6U)
#define TDRIVE4_70ns                                (7U)
#define TDRIVE4_80ns                                (8U)
#define TDRIVE4_90ns                                (9U)
#define TDRIVE4_100ns                               (10U)
#define TDRIVE4_110ns                               (11U)
#define TDRIVE4_120ns                               (12U)
#define TDRIVE4_130ns                               (13U)
#define TDRIVE4_140ns                               (14U)
#define TDRIVE4_150ns                               (15U)
#define TDRIVE4_160ns                               (16U)
#define TDRIVE4_170ns                               (17U)
#define TDRIVE4_180ns                               (18U)
#define TDRIVE4_190ns                               (19U)
#define TDRIVE4_200ns                               (20U)
#define TDRIVE4_210ns                               (21U)
#define TDRIVE4_220ns                               (22U)
#define TDRIVE4_230ns                               (23U)
#define TDRIVE4_240ns                               (24U)
#define TDRIVE4_250ns                               (25U)
#define TDRIVE4_260ns                               (26U)
#define TDRIVE4_270ns                               (27U)
#define TDRIVE4_280ns                               (28U)
#define TDRIVE4_290ns                               (29U)
#define TDRIVE4_300ns                               (30U)
#define TDRIVE4_310ns                               (31U)
#define TDRIVE4_320ns                               (32U)
#define TDRIVE4_330ns                               (33U)
#define TDRIVE4_340ns                               (34U)
#define TDRIVE4_350ns                               (35U)
#define TDRIVE4_360ns                               (36U)
#define TDRIVE4_370ns                               (37U)
#define TDRIVE4_380ns                               (38U)
#define TDRIVE4_390ns                               (39U)
#define TDRIVE4_400ns                               (40U)
#define TDRIVE4_410ns                               (41U)
#define TDRIVE4_420ns                               (42U)
#define TDRIVE4_430ns                               (43U)
#define TDRIVE4_440ns                               (44U)
#define TDRIVE4_450ns                               (45U)
#define TDRIVE4_460ns                               (46U)
#define TDRIVE4_470ns                               (47U)
#define TDRIVE4_480ns                               (48U)
#define TDRIVE4_490ns                               (49U)
#define TDRIVE4_500ns                               (50U)
#define TDRIVE4_510ns                               (51U)
#define TDRIVE4_520ns                               (52U)
#define TDRIVE4_530ns                               (53U)
#define TDRIVE4_540ns                               (54U)
#define TDRIVE4_550ns                               (55U)
#define TDRIVE4_560ns                               (56U)
#define TDRIVE4_570ns                               (57U)
#define TDRIVE4_580ns                               (58U)
#define TDRIVE4_590ns                               (59U)
#define TDRIVE4_600ns                               (60U)
#define TDRIVE4_610ns                               (61U)
#define TDRIVE4_620ns                               (62U)
#define TDRIVE4_630ns                               (63U)
#define TDRIVE4_640ns                               (64U)
#define TDRIVE4_650ns                               (65U)
#define TDRIVE4_660ns                               (66U)
#define TDRIVE4_670ns                               (67U)
#define TDRIVE4_680ns                               (68U)
#define TDRIVE4_690ns                               (69U)
#define TDRIVE4_700ns                               (70U)
#define TDRIVE4_710ns                               (71U)
#define TDRIVE4_720ns                               (72U)
#define TDRIVE4_730ns                               (73U)
#define TDRIVE4_740ns                               (74U)
#define TDRIVE4_750ns                               (75U)
#define TDRIVE4_760ns                               (76U)
#define TDRIVE4_770ns                               (77U)
#define TDRIVE4_780ns                               (78U)
#define TDRIVE4_790ns                               (79U)
#define TDRIVE4_800ns                               (80U)
#define TDRIVE4_810ns                               (81U)
#define TDRIVE4_820ns                               (82U)
#define TDRIVE4_830ns                               (83U)
#define TDRIVE4_840ns                               (84U)
#define TDRIVE4_850ns                               (85U)
#define TDRIVE4_860ns                               (86U)
#define TDRIVE4_870ns                               (87U)
#define TDRIVE4_880ns                               (88U)
#define TDRIVE4_890ns                               (89U)
#define TDRIVE4_900ns                               (90U)
#define TDRIVE4_910ns                               (91U)
#define TDRIVE4_920ns                               (92U)
#define TDRIVE4_930ns                               (93U)
#define TDRIVE4_940ns                               (94U)
#define TDRIVE4_950ns                               (95U)
#define TDRIVE4_960ns                               (96U)
#define TDRIVE4_970ns                               (97U)
#define TDRIVE4_980ns                               (98U)
#define TDRIVE4_990ns                               (99U)
#define TDRIVE4_1000ns                              (100U)
#define TDRIVE4_1010ns                              (101U)
#define TDRIVE4_1020ns                              (102U)
#define TDRIVE4_1030ns                              (103U)
#define TDRIVE4_1040ns                              (104U)
#define TDRIVE4_1050ns                              (105U)
#define TDRIVE4_1060ns                              (106U)
#define TDRIVE4_1070ns                              (107U)
#define TDRIVE4_1080ns                              (108U)
#define TDRIVE4_1090ns                              (109U)
#define TDRIVE4_1100ns                              (110U)
#define TDRIVE4_1110ns                              (111U)
#define TDRIVE4_1120ns                              (112U)
#define TDRIVE4_1130ns                              (113U)
#define TDRIVE4_1140ns                              (114U)
#define TDRIVE4_1150ns                              (115U)
#define TDRIVE4_1160ns                              (116U)
#define TDRIVE4_1170ns                              (117U)
#define TDRIVE4_1180ns                              (118U)
#define TDRIVE4_1190ns                              (119U)
#define TDRIVE4_1200ns                              (120U)
#define TDRIVE4_1210ns                              (121U)
#define TDRIVE4_1220ns                              (122U)
#define TDRIVE4_1230ns                              (123U)
#define TDRIVE4_1240ns                              (124U)
#define TDRIVE4_1250ns                              (125U)
#define TDRIVE4_1260ns                              (126U)
#define TDRIVE4_1270ns                              (127U)
#define TDRIVE4_1280ns                              (128U)
#define TDRIVE4_1290ns                              (129U)
#define TDRIVE4_1300ns                              (130U)
#define TDRIVE4_1310ns                              (131U)
#define TDRIVE4_1320ns                              (132U)
#define TDRIVE4_1330ns                              (133U)
#define TDRIVE4_1340ns                              (134U)
#define TDRIVE4_1350ns                              (135U)
#define TDRIVE4_1360ns                              (136U)
#define TDRIVE4_1370ns                              (137U)
#define TDRIVE4_1380ns                              (138U)
#define TDRIVE4_1390ns                              (139U)
#define TDRIVE4_1400ns                              (140U)
#define TDRIVE4_1410ns                              (141U)
#define TDRIVE4_1420ns                              (142U)
#define TDRIVE4_1430ns                              (143U)
#define TDRIVE4_1440ns                              (144U)
#define TDRIVE4_1450ns                              (145U)
#define TDRIVE4_1460ns                              (146U)
#define TDRIVE4_1470ns                              (147U)
#define TDRIVE4_1480ns                              (148U)
#define TDRIVE4_1490ns                              (149U)
#define TDRIVE4_1500ns                              (150U)
#define TDRIVE4_1510ns                              (151U)
#define TDRIVE4_1520ns                              (152U)
#define TDRIVE4_1530ns                              (153U)
#define TDRIVE4_1540ns                              (154U)
#define TDRIVE4_1550ns                              (155U)
#define TDRIVE4_1560ns                              (156U)
#define TDRIVE4_1570ns                              (157U)
#define TDRIVE4_1580ns                              (158U)
#define TDRIVE4_1590ns                              (159U)
#define TDRIVE4_1600ns                              (160U)
#define TDRIVE4_1610ns                              (161U)
#define TDRIVE4_1620ns                              (162U)
#define TDRIVE4_1630ns                              (163U)
#define TDRIVE4_1640ns                              (164U)
#define TDRIVE4_1650ns                              (165U)
#define TDRIVE4_1660ns                              (166U)
#define TDRIVE4_1670ns                              (167U)
#define TDRIVE4_1680ns                              (168U)
#define TDRIVE4_1690ns                              (169U)
#define TDRIVE4_1700ns                              (170U)
#define TDRIVE4_1710ns                              (171U)
#define TDRIVE4_1720ns                              (172U)
#define TDRIVE4_1730ns                              (173U)
#define TDRIVE4_1740ns                              (174U)
#define TDRIVE4_1750ns                              (175U)
#define TDRIVE4_1760ns                              (176U)
#define TDRIVE4_1770ns                              (177U)
#define TDRIVE4_1780ns                              (178U)
#define TDRIVE4_1790ns                              (179U)
#define TDRIVE4_1800ns                              (180U)
#define TDRIVE4_1810ns                              (181U)
#define TDRIVE4_1820ns                              (182U)
#define TDRIVE4_1830ns                              (183U)
#define TDRIVE4_1840ns                              (184U)
#define TDRIVE4_1850ns                              (185U)
#define TDRIVE4_1860ns                              (186U)
#define TDRIVE4_1870ns                              (187U)
#define TDRIVE4_1880ns                              (188U)
#define TDRIVE4_1890ns                              (189U)
#define TDRIVE4_1900ns                              (190U)
#define TDRIVE4_1910ns                              (191U)
#define TDRIVE4_1920ns                              (192U)
#define TDRIVE4_1930ns                              (193U)
#define TDRIVE4_1940ns                              (194U)
#define TDRIVE4_1950ns                              (195U)
#define TDRIVE4_1960ns                              (196U)
#define TDRIVE4_1970ns                              (197U)
#define TDRIVE4_1980ns                              (198U)
#define TDRIVE4_1990ns                              (199U)
#define TDRIVE4_2000ns                              (200U)
#define TDRIVE4_2010ns                              (201U)
#define TDRIVE4_2020ns                              (202U)
#define TDRIVE4_2030ns                              (203U)
#define TDRIVE4_2040ns                              (204U)
#define TDRIVE4_2050ns                              (205U)
#define TDRIVE4_2060ns                              (206U)
#define TDRIVE4_2070ns                              (207U)
#define TDRIVE4_2080ns                              (208U)
#define TDRIVE4_2090ns                              (209U)
#define TDRIVE4_2100ns                              (210U)
#define TDRIVE4_2110ns                              (211U)
#define TDRIVE4_2120ns                              (212U)
#define TDRIVE4_2130ns                              (213U)
#define TDRIVE4_2140ns                              (214U)
#define TDRIVE4_2150ns                              (215U)
#define TDRIVE4_2160ns                              (216U)
#define TDRIVE4_2170ns                              (217U)
#define TDRIVE4_2180ns                              (218U)
#define TDRIVE4_2190ns                              (219U)
#define TDRIVE4_2200ns                              (220U)
#define TDRIVE4_2210ns                              (221U)
#define TDRIVE4_2220ns                              (222U)
#define TDRIVE4_2230ns                              (223U)
#define TDRIVE4_2240ns                              (224U)
#define TDRIVE4_2250ns                              (225U)
#define TDRIVE4_2260ns                              (226U)
#define TDRIVE4_2270ns                              (227U)
#define TDRIVE4_2280ns                              (228U)
#define TDRIVE4_2290ns                              (229U)
#define TDRIVE4_2300ns                              (230U)
#define TDRIVE4_2310ns                              (231U)
#define TDRIVE4_2320ns                              (232U)
#define TDRIVE4_2330ns                              (233U)
#define TDRIVE4_2340ns                              (234U)
#define TDRIVE4_2350ns                              (235U)
#define TDRIVE4_2360ns                              (236U)
#define TDRIVE4_2370ns                              (237U)
#define TDRIVE4_2380ns                              (238U)
#define TDRIVE4_2390ns                              (239U)
#define TDRIVE4_2400ns                              (240U)
#define TDRIVE4_2410ns                              (241U)
#define TDRIVE4_2420ns                              (242U)
#define TDRIVE4_2430ns                              (243U)
#define TDRIVE4_2440ns                              (244U)
#define TDRIVE4_2450ns                              (245U)
#define TDRIVE4_2460ns                              (246U)
#define TDRIVE4_2470ns                              (247U)
#define TDRIVE4_2480ns                              (248U)
#define TDRIVE4_2490ns                              (249U)
#define TDRIVE4_2500ns                              (250U)
#define TDRIVE4_2510ns                              (251U)
#define TDRIVE4_2520ns                              (252U)
#define TDRIVE4_2530ns                              (253U)
#define TDRIVE4_2540ns                              (254U)
#define TDRIVE4_2550ns                              (255U)
#define TDRIVE_SINK_CFG_TDRIVE4_Pos                 (8U)
#define TDRIVE_SINK_CFG_TDRIVE4_Msk                 (0xFF00)

/* DT_CFG */
#define DT_120ns                                    (0U)
#define DT_200ns                                    (1U)
#define DT_280ns                                    (2U)
#define DT_360ns                                    (3U)
#define DT_440ns                                    (4U)
#define DT_520ns                                    (5U)
#define DT_600ns                                    (6U)
#define DT_680ns                                    (7U)
#define DT_760ns                                    (8U)
#define DT_840ns                                    (9U)
#define DT_920ns                                    (10U)
#define DT_1000ns                                   (11U)
#define DT_1080ns                                   (12U)
#define DT_1160ns                                   (13U)
#define DT_1240ns                                   (14U)
#define DT_1320ns                                   (15U)
#define DT_1400ns                                   (16U)
#define DT_1480ns                                   (17U)
#define DT_1560ns                                   (18U)
#define DT_1640ns                                   (19U)
#define DT_1720ns                                   (20U)
#define DT_1800ns                                   (21U)
#define DT_1880ns                                   (22U)
#define DT_1960ns                                   (23U)
#define DT_2040ns                                   (24U)
#define DT_2120ns                                   (25U)
#define DT_2200ns                                   (26U)
#define DT_2280ns                                   (27U)
#define DT_2360ns                                   (28U)
#define DT_2440ns                                   (29U)
#define DT_2520ns                                   (30U)
#define DT_2600ns                                   (31U)
#define DT_2680ns                                   (32U)
#define DT_2760ns                                   (33U)
#define DT_2840ns                                   (34U)
#define DT_2920ns                                   (35U)
#define DT_3000ns                                   (36U)
#define DT_3080ns                                   (37U)
#define DT_3160ns                                   (38U)
#define DT_3240ns                                   (39U)
#define DT_3320ns                                   (40U)
#define DT_3400ns                                   (41U)
#define DT_3480ns                                   (42U)
#define DT_3560ns                                   (43U)
#define DT_3640ns                                   (44U)
#define DT_3720ns                                   (45U)
#define DT_3800ns                                   (46U)
#define DT_3880ns                                   (47U)
#define DT_3960ns                                   (48U)
#define DT_4040ns                                   (49U)
#define DT_4120ns                                   (50U)
#define DT_4200ns                                   (51U)
#define DT_4280ns                                   (52U)
#define DT_4360ns                                   (53U)
#define DT_4440ns                                   (54U)
#define DT_4520ns                                   (55U)
#define DT_4600ns                                   (56U)
#define DT_4680ns                                   (57U)
#define DT_4760ns                                   (58U)
#define DT_4840ns                                   (59U)
#define DT_4920ns                                   (60U)
#define DT_5000ns                                   (61U)
#define DT_5080ns                                   (62U)
#define DT_5160ns                                   (63U)
#define DT_5240ns                                   (64U)
#define DT_5320ns                                   (65U)
#define DT_5400ns                                   (66U)
#define DT_5480ns                                   (67U)
#define DT_5560ns                                   (68U)
#define DT_5640ns                                   (69U)
#define DT_5720ns                                   (70U)
#define DT_5800ns                                   (71U)
#define DT_5880ns                                   (72U)
#define DT_5960ns                                   (73U)
#define DT_6040ns                                   (74U)
#define DT_6120ns                                   (75U)
#define DT_6200ns                                   (76U)
#define DT_6280ns                                   (77U)
#define DT_6360ns                                   (78U)
#define DT_6440ns                                   (79U)
#define DT_6520ns                                   (80U)
#define DT_6600ns                                   (81U)
#define DT_6680ns                                   (82U)
#define DT_6760ns                                   (83U)
#define DT_6840ns                                   (84U)
#define DT_6920ns                                   (85U)
#define DT_7000ns                                   (86U)
#define DT_7080ns                                   (87U)
#define DT_7160ns                                   (88U)
#define DT_7240ns                                   (89U)
#define DT_7320ns                                   (90U)
#define DT_7400ns                                   (91U)
#define DT_7480ns                                   (92U)
#define DT_7560ns                                   (93U)
#define DT_7640ns                                   (94U)
#define DT_7720ns                                   (95U)
#define DT_7800ns                                   (96U)
#define DT_7880ns                                   (97U)
#define DT_7960ns                                   (98U)
#define DT_8040ns                                   (99U)
#define DT_8120ns                                   (100U)
#define DT_8200ns                                   (101U)
#define DT_8280ns                                   (102U)
#define DT_8360ns                                   (103U)
#define DT_8440ns                                   (104U)
#define DT_8520ns                                   (105U)
#define DT_8600ns                                   (106U)
#define DT_8680ns                                   (107U)
#define DT_8760ns                                   (108U)
#define DT_8840ns                                   (109U)
#define DT_8920ns                                   (110U)
#define DT_9000ns                                   (111U)
#define DT_9080ns                                   (112U)
#define DT_9160ns                                   (113U)
#define DT_9240ns                                   (114U)
#define DT_9320ns                                   (115U)
#define DT_9400ns                                   (116U)
#define DT_9480ns                                   (117U)
#define DT_9560ns                                   (118U)
#define DT_9640ns                                   (119U)
#define DT_9720ns                                   (120U)
#define DT_9800ns                                   (121U)
#define DT_9880ns                                   (122U)
#define DT_9960ns                                   (123U)
#define DT_10040ns                                  (124U)
#define DT_10120ns                                  (125U)
#define DT_10200ns                                  (126U)
#define DT_10280ns                                  (127U)
#define DT_10360ns                                  (128U)
#define DT_10440ns                                  (129U)
#define DT_10520ns                                  (130U)
#define DT_10600ns                                  (131U)
#define DT_10680ns                                  (132U)
#define DT_10760ns                                  (133U)
#define DT_10840ns                                  (134U)
#define DT_10920ns                                  (135U)
#define DT_11000ns                                  (136U)
#define DT_11080ns                                  (137U)
#define DT_11160ns                                  (138U)
#define DT_11240ns                                  (139U)
#define DT_11320ns                                  (140U)
#define DT_11400ns                                  (141U)
#define DT_11480ns                                  (142U)
#define DT_11560ns                                  (143U)
#define DT_11640ns                                  (144U)
#define DT_11720ns                                  (145U)
#define DT_11800ns                                  (146U)
#define DT_11880ns                                  (147U)
#define DT_11960ns                                  (148U)
#define DT_12040ns                                  (149U)
#define DT_CFG_DT_RISE_Pos                          (0U)
#define DT_CFG_DT_RISE_Msk                          (0x00FF)
#define DT_CFG_DT_FALL_Pos                          (8U)
#define DT_CFG_DT_FALL_Msk                          (0xFF00)

/* CP_CFG */
#define CP_CLK_781_25kHz                            (0U)
#define CP_CLK_390_625kHz                           (1U)
#define CP_CLK_195_3125kHz                          (2U)
#define CP_CLK_1562_5kHz                            (3U)
#define CP_CFG_CP_CLK_CFG_Pos                       (0U)
#define CP_CFG_CP_CLK_CFG_Msk                       (0x0003)
#define CP_CLK_SS_EN                                (0U)
#define CP_CLK_SS_DIS                               (1U)
#define CP_CFG_CP_CLK_SS_DIS_Pos                    (2U)
#define CP_CFG_CP_CLK_SS_DIS_Msk                    (0x0004)

/* CSAMP_CFG */
#define CS_GAIN_4V                                  (0U)
#define CS_GAIN_8V                                  (1U)
#define CS_GAIN_12V                                 (2U)
#define CS_GAIN_16V                                 (3U)
#define CS_GAIN_20V                                 (4U)
#define CS_GAIN_24V                                 (5U)
#define CS_GAIN_32V                                 (6U)
#define CS_GAIN_64V                                 (7U)
#define CSAMP_CFG_CS_GAIN_Pos                       (0U)
#define CSAMP_CFG_CS_GAIN_Msk                       (0x0007)
#define CS_GAIN_PROG_DIG                            (0U)
#define CS_GAIN_PROG_ANA                            (1U)
#define CSAMP_CFG_CS_GAIN_ANA_Pos                   (3U)
#define CSAMP_CFG_CS_GAIN_ANA_Msk                   (0x0008)
#define CS_A_DIS_B_DIS_C_DIS                        (0U)
#define CS_A_EN_B_DIS_C_DIS                         (1U)
#define CS_A_DIS_B_EN_C_DIS                         (2U)
#define CS_A_EN_B_EN_C_DIS                          (3U)
#define CS_A_DIS_B_DIS_C_EN                         (4U)
#define CS_A_EN_B_DIS_C_EN                          (5U)
#define CS_A_DIS_B_EN_C_EN                          (6U)
#define CS_A_EN_B_EN_C_EN                           (7U)
#define CSAMP_CFG_CS_EN_Pos                         (4U)
#define CSAMP_CFG_CS_EN_Msk                         (0x0070)
#define CS_BLANK_0ns                                (0U)
#define CS_BLANK_50ns                               (1U)
#define CS_BLANK_100ns                              (2U)
#define CS_BLANK_200ns                              (3U)
#define CS_BLANK_300ns                              (4U)
#define CS_BLANK_400ns                              (5U)
#define CS_BLANK_500ns                              (6U)
#define CS_BLANK_600ns                              (7U)
#define CS_BLANK_700ns                              (8U)
#define CS_BLANK_800ns                              (9U)
#define CS_BLANK_900ns                              (10U)
#define CS_BLANK_1us                                (11U)
#define CS_BLANK_2us                                (12U)
#define CS_BLANK_4us                                (13U)
#define CS_BLANK_6us                                (14U)
#define CS_BLANK_8us                                (15U)
#define CSAMP_CFG_CS_BLANK_Pos                      (7U)
#define CSAMP_CFG_CS_BLANK_Msk                      (0x0780)
#define CS_CALIB_DIS                                (0U)
#define CS_CALIB_EN                                 (1U)
#define CSAMP_CFG_CS_EN_DCCAL_Pos                   (11U)
#define CSAMP_CFG_CS_EN_DCCAL_Msk                   (0x0800)
#define CS_DEGLITCH_0us                             (0U)
#define CS_DEGLITCH_2us                             (1U)
#define CS_DEGLITCH_4us                             (2U)
#define CS_DEGLITCH_8us                             (3U)
#define CSAMP_CFG_CS_OCP_DEGLITCH_Pos               (12U)
#define CSAMP_CFG_CS_OCP_DEGLITCH_Msk               (0x3000)
#define OCP_FLT_TRIG_8                              (0U)
#define OCP_FLT_TRIG_16                             (1U)
#define OCP_FLT_TRIG_ALL                            (2U)
#define OCP_FLT_TRIG_NONE                           (3U)
#define CSAMP_CFG_CS_OCPFLT_CFG_Pos                 (14U)
#define CSAMP_CFG_CS_OCPFLT_CFG_Msk                 (0xC000)

/* CSAMP_CFG2 */
#define OCP_POS_THR_300mV (0U)
#define OCP_POS_THR_250mV (1U)
#define OCP_POS_THR_225mV (2U)
#define OCP_POS_THR_200mV (3U)
#define OCP_POS_THR_175mV (4U)
#define OCP_POS_THR_150mV (5U)
#define OCP_POS_THR_125mV (6U)
#define OCP_POS_THR_100mV (7U)
#define OCP_POS_THR_90mV  (8U)
#define OCP_POS_THR_80mV  (9U)
#define OCP_POS_THR_70mV  (10U)
#define OCP_POS_THR_60mV  (11U)
#define OCP_POS_THR_50mV  (12U)
#define OCP_POS_THR_40mV  (13U)
#define OCP_POS_THR_30mV  (14U)
#define OCP_POS_THR_20mV  (15U)
#define CSAMP_CFG2_CS_OCP_PTHR_Pos (0U)
#define CSAMP_CFG2_CS_OCP_PTHR_Msk (0x000F)
#define OCP_NEG_THR_300mV (0U)
#define OCP_NEG_THR_250mV (1U)
#define OCP_NEG_THR_225mV (2U)
#define OCP_NEG_THR_200mV (3U)
#define OCP_NEG_THR_175mV (4U)
#define OCP_NEG_THR_150mV (5U)
#define OCP_NEG_THR_125mV (6U)
#define OCP_NEG_THR_100mV (7U)
#define OCP_NEG_THR_90mV  (8U)
#define OCP_NEG_THR_80mV  (9U)
#define OCP_NEG_THR_70mV  (10U)
#define OCP_NEG_THR_60mV  (11U)
#define OCP_NEG_THR_50mV  (12U)
#define OCP_NEG_THR_40mV  (13U)
#define OCP_NEG_THR_30mV  (14U)
#define OCP_NEG_THR_20mV  (15U)
#define CSAMP_CFG2_CS_OCP_NTHR_Pos (4U)
#define CSAMP_CFG2_CS_OCP_NTHR_Msk (0x00F0)
#define OCP_FLT_LATCH_DIS (0U)
#define OCP_FLT_LATCH_EN  (1U)
#define CSAMP_CFG2_CS_OCP_LATCH_Pos (8U)
#define CSAMP_CFG2_CS_OCP_LATCH_Msk (0x0100)
#define CS_SENSE_SHUNT_RES (0U)
#define CS_SENSE_RDSON     (1U)
#define CSAMP_CFG2_CS_MODE_Pos (9U)
#define CSAMP_CFG2_CS_MODE_Msk (0x0200)
#define OCP_FLT_BRAKE_DIS (0U)
#define OCP_FLT_BRAKE_EN  (1U)
#define CSAMP_CFG2_CS_OCP_BRAKE_Pos (10U)
#define CSAMP_CFG2_CS_OCP_BRAKE_Msk (0x0400)
#define OCP_PWM_TRUNC_EN  (0U)
#define OCP_PWM_TRUNC_DIS (1U)
#define CSAMP_CFG2_CS_TRUNC_DIS_Pos (11U)
#define CSAMP_CFG2_CS_TRUNC_DIS_Msk (0x0800)
#define OCP_NEG_EN  (0U)
#define OCP_NEG_DIS (1U)
#define CSAMP_CFG2_CS_NEG_OCP_DIS_Pos (13U)
#define CSAMP_CFG2_CS_NEG_OCP_DIS_Msk (0x2000)
#define CS_AUTOZERO_INT (0U)
#define CS_AUTOZERO_DIS (1U)
#define CS_AUTOZERO_EXT (2U)
#define CS_AUTOZERO_EXT_CP (3U)
#define CSAMP_CFG2_CS_AZ_CFG_Pos (14U)
#define CSAMP_CFG2_CS_AZ_CFG_Msk (0xC000)

/* OTP_PROG */
#define OTP_PROG_DIS                                (0U)
#define OTP_PROG_EN                                 (1U)
#define OTP_PROG_OTP_PROG_Pos                       (0U)
#define OTP_PROG_OTP_PROG_Msk                       (0x0001)
#define OTP_PROG_USER_ID_Pos                        (1U)
#define OTP_PROG_USER_ID_Msk                        (0x001E)

#endif //(VALID_FLASH_DATA == 0x1)

//#elif (MOTOR0_PMSM_FOC_BOARD == EVAL_6EDL7141_FOC_3SH)
//#define EDL7141_CHIP_VERSION                        (21)
//
//#if (EDL7141_CHIP_VERSION == 21)
///************************************************
// * 6EDL7141 register address (Unchangeable)
// ************************************************/
//
///*  Status register address, read-only   */
//#define ADDR_FAULT_ST                               0x00
//#define ADDR_TEMP_ST                                0x01
//#define ADDR_SUPPLY_ST                              0x02
//#define ADDR_FUNCT_ST                               0x03
//#define ADDR_OTP_ST                                 0x04
//#define ADDR_ADC_ST                                 0x05
//#define ADDR_CP_ST                                  0x06
//#define ADDR_DEVICE_ID                              0x07
//
///*  Configurable register address        */
//#define ADDR_FAULTS_CLR                             0x10
//#define ADDR_SUPPLY_CFG                             0x11
//#define ADDR_ADC_CFG                                0x12
//#define ADDR_PWM_CFG                                0x13
//#define ADDR_SENSOR_CFG                             0x14
//#define ADDR_WD_CFG                                 0x15
//#define ADDR_WD_CFG2                                0x16
//#define ADDR_IDRIVE_CFG                             0x17
//#define ADDR_IDRIVE_PRE_CFG                         0x18
//#define ADDR_TDRIVE_SRC_CFG                         0x19
//#define ADDR_TDRIVE_SINK_CFG                        0x1A
//#define ADDR_DT_CFG                                 0x1B
//#define ADDR_CP_CFG                                 0x1C
//#define ADDR_CSAMP_CFG                              0x1D
//#define ADDR_CSAMP_CFG2                             0x1E
//
///*  OTP program command and user ID      */
//#define ADDR_OTP_PROG                               0x1F
//
//#define ST_ADDR_MIN                                 0x00          /* Starting address of status register */
//#define ST_ADDR_MAX                                 0x07          /* End address of status register */
//#define CFG_ADDR_MIN                                0x10          /* Starting address of configure register */
//#define CFG_ADDR_MAX                                0x1F          /* End address of configure register */
//
//
///******************************************************************************
//  * @brief 6EDL7141 registers
//  * Access to register members:
//  *     1. Access whole 16-bit register by array: Edl7141Reg.table[0] for FAULT_ST
//  *     2. Access whole 16-bit register by register name: Edl7141Reg.FAULT_ST for FAULT_ST
//  *     3. Access bitfield: Edl7141Reg.FAULT_ST_CS_OCP_FLT for CS_OCP_FLT bitfield [2:0] in FAULT_ST
//  ****************************************************************************/
//typedef union
//{
//    uint16_t    table[31+1];
//    struct
//    {
//        /**************************************************
//         *  Status register, read-only
//         *************************************************/
//        /* Structure of the FAULT_ST register */
//        union
//        {
//            uint16_t FAULT_ST;      /* register address 0x00 */
//            struct
//            {
//                uint16_t FAULT_ST_CS_OCP_FLT    :3;   // bit 2-0
//                uint16_t FAULT_ST_CP_FLT        :1;   // bit 3
//                uint16_t FAULT_ST_DVDD_OCP_FLT  :1;   // bit 4
//                uint16_t FAULT_ST_DVDD_UV_FLT   :1;   // bit 5
//                uint16_t FAULT_ST_DVDD_OV_FLT   :1;   // bit 6
//                uint16_t FAULT_ST_BK_OCP_FLT    :1;   // bit 7
//                uint16_t FAULT_ST_OTS_FLT       :1;   // bit 8
//                uint16_t FAULT_ST_OTW_FLT       :1;   // bit 9
//                uint16_t FAULT_ST_RLOCK_FLT     :1;   // bit 10
//                uint16_t FAULT_ST_WD_FLT        :1;   // bit 11
//                uint16_t FAULT_ST_OTP_FLT       :1;   // bit 12
//            };
//        };
//        /* Structure of the TEMP_ST Register */
//        union
//        {
//            uint16_t TEMP_ST;       /* 0x01 */
//            struct
//            {
//                uint16_t TEMP_ST_TEMP_VAL       :7;   // bit 6-0
//            };
//        };
//        /* Structure of the SUPPLY_ST Register */
//        union
//        {
//            uint16_t SUPPLY_ST;     /* 0x02 */
//            struct
//            {
//                uint16_t SUPPLY_ST_VCCLS_UVST    :1;   // bit 0
//                uint16_t SUPPLY_ST_VCCHS_UVST    :1;   // bit 1
//                uint16_t SUPPLY_ST_DVDD_UVST     :1;   // bit 2
//                uint16_t SUPPLY_ST_DVDD_OVST     :1;   // bit 3
//                uint16_t SUPPLY_ST_VDDB_UVST     :1;   // bit 4
//                uint16_t SUPPLY_ST_VDDB_OVST     :1;   // bit 5
//                uint16_t SUPPLY_ST_PVDD_VAL      :7;   // bit 12-6
//            };
//        };
//        /* Structure of the FUNCT_ST Register */
//        union
//        {
//            uint16_t FUNCT_ST;      /* register address 0x03 */
//            struct
//            {
//                uint16_t FUNCT_ST_HALLIN_ST     :3;   // bit 2-0
//                uint16_t FUNCT_ST_HALLPOL_ST    :1;   // bit 3
//                uint16_t FUNCT_ST_DVDD_ST       :1;   // bit 4
//                uint16_t FUNCT_ST_CS_GAIN_ST    :3;   // bit 7-5
//            };
//        };
//        /* Structure of the OTP_ST Register */
//        union
//        {
//            uint16_t OTP_ST;        /* register address 0x04 */
//            struct
//            {
//                uint16_t OTP_ST_OTP_USED        :1;   // bit 0
//                uint16_t OTP_ST_OTP_PASS        :1;   // bit 1
//                uint16_t OTP_ST_OTP_PROG_BLOCK  :1;   // bit 2
//                uint16_t OTP_ST_OTP_PROG_FAIL   :1;   // bit 3
//            };
//        };
//        /* Structure of the ADC_ST Register */
//        union
//        {
//            uint16_t ADC_ST;        /* register address 0x05 */
//            struct
//            {
//                uint16_t ADC_ST_ADC_OD_RDY      :1;   // bit 0
//                uint16_t ADC_ST_ADC_OD_VAL      :7;   // bit 7-1
//            };
//        };
//        /* Structure of the CP_ST Register */
//        union
//        {
//            uint16_t CP_ST;         /* register address 0x06 */
//            struct
//            {
//                uint16_t CP_ST_VCCHS_VAL        :7;   // bit 6-0
//                uint16_t CP_ST_VCCLS_VAL        :7;   // bit 13-7
//            };
//        };
//        /* Structure of the DEVICE_ST Register */
//        union
//        {
//            uint16_t DEVICE_ID;     /* register address 0x07 */
//            struct
//            {
//                uint16_t DEVICE_ID_DEV_ID       :4;   // bit 3-0
//            };
//        };
//        /**************************************************
//         *  Status register, read-only
//         *************************************************/
//        uint16_t    reserved[8];    /* 0x08 - 0x0F, reserved address */
//        /**************************************************
//         *  Configure register, read-write, with several
//         *  write-only exceptions
//         *************************************************/
//        union
//        {
//            uint16_t FAULTS_CLR;    /* register address 0x10 */
//            struct
//            {
//                uint16_t FAULTS_CLR_CLR_FLTS        :1;   // bit 0
//                uint16_t FAULTS_CLR_CLR_LATCH       :1;   // bit 1
//            };
//        };
//        union
//        {
//            uint16_t SUPPLY_CFG;    /* register address 0x11 */
//            struct
//            {
//                uint16_t SUPPLY_CFG_PVCC_SETPT      :2;   // bit 1-0
//                uint16_t SUPPLY_CFG_CS_REF_CFG      :2;   // bit 3-2
//                uint16_t SUPPLY_CFG_DVDD_OCP_CFG    :2;   // bit 5-4
//                uint16_t SUPPLY_CFG_DVDD_SFTSTRT    :4;   // bit 9-6
//                uint16_t SUPPLY_CFG_DVDD_SETPT      :2;   // bit 11-10
//                uint16_t SUPPLY_CFG_BK_FREQ         :1;   // bit 12
//                uint16_t SUPPLY_CFG_DVDD_TON_DELAY  :2;   // bit 14-13
//                uint16_t SUPPLY_CFG_CP_PRECHARGE_EN :1;   // bit 15
//            };
//        };
//        union
//        {
//            uint16_t ADC_CFG;       /* register address 0x12 */
//            struct
//            {
//                uint16_t ADC_CFG_ADC_OD_REQ         :1;   // bit 0
//                uint16_t ADC_CFG_ADC_OD_INSEL       :2;   // bit 2-1
//                uint16_t ADC_CFG_ADC_EN_FILT        :1;   // bit 3
//                uint16_t ADC_CFG_ADC_FILT_CFG       :2;   // bit 5-4
//                uint16_t ADC_CFG_ADC_FILT_CFG_PVDD  :2;   // bit 7-6
//            };
//        };
//        union
//        {
//            uint16_t PWM_CFG;       /* register address 0x13 */
//            struct
//            {
//                uint16_t PWM_CFG_PWM_MODE           :3;   // bit 2-0
//                uint16_t PWM_CFG_PWM_FREEW_CFG      :1;   // bit 3
//                uint16_t PWM_CFG_BRAKE_CFG          :2;   // bit 5-4
//                uint16_t PWM_CFG_PWM_RECIRC         :1;   // bit 6
//            };
//        };
//        union
//        {
//            uint16_t SENSOR_CFG;    /* register address 0x14 */
//            struct
//            {
//                uint16_t SENSOR_CFG_HALL_DEGLITCH   :4;   // bit 3-0
//                uint16_t SENSOR_CFG_OTS_DIS         :1;   // bit 4
//                uint16_t SENSOR_CFG_CS_TMODE        :2;   // bit 6-5
//            };
//        };
//        union
//        {
//            uint16_t WD_CFG;        /* register address 0x15 */
//            struct
//            {
//                uint16_t WD_CFG_WD_EN               :1;   // bit 0
//                uint16_t WD_CFG_WD_INSEL            :3;   // bit 3-1
//                uint16_t WD_CFG_WD_FLTCFG           :1;   // bit 4
//                uint16_t WD_CFG_WD_TIMER_T          :10;  // bit 14-5
//            };
//        };
//        union
//        {
//            uint16_t WD_CFG2;       /* register address 0x16 */
//            struct
//            {
//                uint16_t WD_CFG2_WD_BRAKE           :1;   // bit 0
//                uint16_t WD_CFG2_WD_EN_LATCH        :1;   // bit 1
//                uint16_t WD_CFG2_WD_DVDD_RSTRT_ATT  :2;   // bit 3-2
//                uint16_t WD_CFG2_WD_DVDD_RSTRT_DLY  :4;   // bit 7-4
//                uint16_t WD_CFG2_WD_RLOCK_EN        :1;   // bit 8
//                uint16_t WD_CFG2_WD_RLOCK_T         :3;   // bit 11-9
//                uint16_t WD_CFG2_WD_BK_DIS          :1;   // bit 12
//            };
//        };
//        union
//        {
//            uint16_t IDRIVE_CFG;   /* register address 0x17 */
//            struct
//            {
//                uint16_t IDRIVE_CFG_IHS_SRC         :4;   // bit 3-0
//                uint16_t IDRIVE_CFG_IHS_SINK        :4;   // bit 7-4
//                uint16_t IDRIVE_CFG_ILS_SRC         :4;   // bit 11-8
//                uint16_t IDRIVE_CFG_ILS_SINK        :4;   // bit 15-12
//            };
//        };
//        union
//        {
//            uint16_t IDRIVE_PRE_CFG;   /* register address 0x18 */
//            struct
//            {
//                uint16_t IDRIVE_PRE_CFG_I_PRE_SRC   :4;   // bit 3-0
//                uint16_t IDRIVE_PRE_CFG_I_PRE_SINK  :4;   // bit 7-4
//                uint16_t IDRIVE_PRE_CFG_I_PRE_EN    :1;   // bit 8
//            };
//        };
//        union
//        {
//            uint16_t TDRIVE_SRC_CFG;       /* register address 0x19 */
//            struct
//            {
//                uint16_t TDRIVE_SRC_CFG_TDRIVE1     :8;   // bit 7-0
//                uint16_t TDRIVE_SRC_CFG_TDRIVE2     :8;   // bit 15-8
//            };
//        };
//        union
//        {
//            uint16_t TDRIVE_SINK_CFG;       /* register address 0x1A */
//            struct
//            {
//                uint16_t TDRIVE_SINK_CFG_TDRIVE3    :8;   // bit 7-0
//                uint16_t TDRIVE_SINK_CFG_TDRIVE4    :8;   // bit 15-8
//            };
//        };
//        union
//        {
//            uint16_t DT_CFG;       /* register address 0x1B */
//            struct
//            {
//                uint16_t DT_CFG_DT_RISE             :8;   // bit 7-0
//                uint16_t DT_CFG_DT_FALL             :8;   // bit 15-8
//            };
//        };
//        union
//        {
//            uint16_t CP_CFG;     /* register address 0x1C */
//            struct
//            {
//                uint16_t CP_CFG_CP_CLK_CFG          :2;   // bit 1-0
//                uint16_t CP_CFG_CP_CLK_SS_DIS       :1;   // bit 2
//            };
//        };
//        union
//        {
//            uint16_t CSAMP_CFG;     /* register address 0x1D */
//            struct
//            {
//                uint16_t CSAMP_CFG_CS_GAIN          :3;   // bit 2-0
//                uint16_t CSAMP_CFG_CS_GAIN_ANA      :1;   // bit 3
//                uint16_t CSAMP_CFG_CS_EN            :3;   // bit 6-4
//                uint16_t CSAMP_CFG_CS_BLANK         :4;   // bit 10-7
//                uint16_t CSAMP_CFG_CS_EN_DCCAL      :1;   // bit 11
//                uint16_t CSAMP_CFG_CS_OCP_DEGLITCH  :2;   // bit 13-12
//                uint16_t CSAMP_CFG_CS_OCPFLT_CFG    :2;   // bit 15-14
//            };
//        };
//        union
//        {
//            uint16_t CSAMP_CFG2;    /* register address 0x1E */
//            struct
//            {
//                uint16_t CSAMP_CFG2_CS_OCP_PTHR     :4;   // bit 3-0
//                uint16_t CSAMP_CFG2_CS_OCP_NTHR     :4;   // bit 7-4
//                uint16_t CSAMP_CFG2_CS_OCP_LATCH    :1;   // bit 8
//                uint16_t CSAMP_CFG2_CS_MODE         :1;   // bit 9
//                uint16_t CSAMP_CFG2_CS_OCP_BRAKE    :1;   // bit 10
//                uint16_t CSAMP_CFG2_CS_TRUNC_DIS    :1;   // bit 11
//                uint16_t CSAMP_CFG2_VREF_INSEL      :1;   // bit 12
//                uint16_t CSAMP_CFG2_CS_NEG_OCP_DIS  :1;   // bit 13
//                uint16_t CSAMP_CFG2_CS_AZ_CFG       :2;   // bit 15-14
//            };
//        };
//        union
//        {
//            uint16_t OTP_PROG;      /* register address 0x1F */
//            struct
//            {
//                uint16_t OTP_PROG_OTP_PROG          :1;   // bit 0
//                uint16_t OTP_PROG_USER_ID           :4;   // bit 4-1
//            };
//        };
//        /**************************************************
//         *  chip_version, not in 6EDL7141 RAM
//         *************************************************/
//        uint16_t    chip_version;   /* Not in 6EDL7141 RAM */
//    };
//} edl7141_register_t;
//
//extern edl7141_register_t Edl7141Reg;
//
//
///* 6EDL7141 Registers field and configurable value */
///* FAULT_CLR */
//#define NOT_CLR_FLTS                                (0U)
//#define CLR_FLTS                                    (1U)
//#define FAULTS_CLR_CLR_FLTS_Pos                     (0U)
//#define FAULTS_CLR_CLR_FLTS_Msk                     (0x0001)
//#define NOT_CLR_LATCH                               (0U)
//#define CLR_LATCH                                   (1U)
//#define FAULTS_CLR_CLR_LATCH_Pos                    (1U)
//#define FAULTS_CLR_CLR_LATCH_Msk                    (0x0002)
//
///* SUPPLY_CFG */
//#define PVCC_12V                                    (0U)
//#define PVCC_15V                                    (1U)
//#define PVCC_10V                                    (2U)
//#define PVCC_7V                                     (3U)
//#define SUPPLY_CFG_PVCC_SETPT_Pos                   (0U)
//#define SUPPLY_CFG_PVCC_SETPT_Msk                   (0x0003)
//#define VREF_DVDD_1_2                               (0U)
//#define VREF_DVDD_5_12                              (1U)
//#define VREF_DVDD_1_3                               (2U)
//#define VREF_DVDD_1_4                               (3U)
//#define SUPPLY_CFG_CS_REF_CFG_Pos                   (2U)
//#define SUPPLY_CFG_CS_REF_CFG_Msk                   (0x000C)
//#define OCP_THR_450                                 (0U)
//#define OCP_THR_300                                 (1U)
//#define OCP_THR_150                                 (2U)
//#define OCP_THR_50                                  (3U)
//#define SUPPLY_CFG_DVDD_OCP_CFG_Pos                 (4U)
//#define SUPPLY_CFG_DVDD_OCP_CFG_Msk                 (0x0030)
//#define DVDD_SFTSTRT_100us                          (0U)
//#define DVDD_SFTSTRT_200us                          (1U)
//#define DVDD_SFTSTRT_300us                          (2U)
//#define DVDD_SFTSTRT_400us                          (3U)
//#define DVDD_SFTSTRT_500us                          (4U)
//#define DVDD_SFTSTRT_600us                          (5U)
//#define DVDD_SFTSTRT_700us                          (6U)
//#define DVDD_SFTSTRT_800us                          (7U)
//#define DVDD_SFTSTRT_900us                          (8U)
//#define DVDD_SFTSTRT_1000us                         (9U)
//#define DVDD_SFTSTRT_1100us                         (10U)
//#define DVDD_SFTSTRT_1200us                         (11U)
//#define DVDD_SFTSTRT_1300us                         (12U)
//#define DVDD_SFTSTRT_1400us                         (13U)
//#define DVDD_SFTSTRT_1500us                         (14U)
//#define DVDD_SFTSTRT_1600us                         (15U)
//#define SUPPLY_CFG_DVDD_SFTSTRT_Pos                 (6U)
//#define SUPPLY_CFG_DVDD_SFTSTRT_Msk                 (0x03C0)
//#define DVDD_3_3                                    (2U)
//#define DVDD_5                                      (3U)
//#define SUPPLY_CFG_DVDD_SETPT_Pos                   (10U)
//#define SUPPLY_CFG_DVDD_SETPT_Msk                   (0x0C00)
//#define BK_FREQ_500K                                (0U)
//#define BK_FREQ_1M                                  (1U)
//#define SUPPLY_CFG_BK_FREQ_Pos                      (12U)
//#define SUPPLY_CFG_BK_FREQ_Msk                      (0x1000)
//#define DVDD_TON_DELAY_200us                        (0U)
//#define DVDD_TON_DELAY_400us                        (1U)
//#define DVDD_TON_DELAY_600us                        (2U)
//#define DVDD_TON_DELAY_800us                        (3U)
//#define SUPPLY_CFG_DVDD_TON_DELAY_Pos                (13U)
//#define SUPPLY_CFG_DVDD_TON_DELAY_Msk                (0x6000)
//#define CP_PRECHAR_DIS                              (0U)
//#define CP_PRECHAR_EN                               (1U)
//#define SUPPLY_CFG_CP_PRECHAR_EN_Pos                (15U)
//#define SUPPLY_CFG_BK_PRECHAR_EN_Msk                (0x8000)
//
///* ADC_CFG */
//#define NO_ADC_REQ                                  (0U)
//#define ADC_REQ                                     (1U)
//#define ADC_CFG_ADC_OD_REQ_Pos                      (0U)
//#define ADC_CFG_ADC_OD_REQ_Msk                      (0x0001)
//#define ADC_IN_IDIGITAL                             (0U)
//#define ADC_IN_DVDD                                 (1U)
//#define ADC_IN_VDDB                                 (2U)
//#define ADC_CFG_ADC_OD_INSEL_Pos                    (1U)
//#define ADC_CFG_ADC_OD_INSEL_Msk                    (0x0006)
//#define ADC_DIS_FILTER                              (0U)
//#define ADC_EN_FILTER                               (1U)
//#define ADC_CFG_ADC_EN_FILT_Pos                     (3U)
//#define ADC_CFG_ADC_EN_FILT_Msk                     (0x0008)
//#define ADC_FILT_SAMP_8                             (0U)
//#define ADC_FILT_SAMP_16                            (1U)
//#define ADC_FILT_SAMP_32                            (2U)
//#define ADC_FILT_SAMP_64                            (3U)
//#define ADC_CFG_ADC_FILT_CFG_Pos                    (4U)
//#define ADC_CFG_ADC_FILT_CFG_Msk                    (0x0030)
//#define ADC_FILT_PSAMP_32                           (0U)
//#define ADC_FILT_PSAMP_16                           (1U)
//#define ADC_FILT_PSAMP_8                            (2U)
//#define ADC_FILT_PSAMP_1                            (3U)
//#define ADC_CFG_ADC_FILT_CFG_PVDD_Pos               (6U)
//#define ADC_CFG_ADC_FILT_CFG_PVDD_Msk               (0x00C0)
//
///* PWM_CFG */
//#define PWM_COMM_MODE_6                             (0U)
//#define PWM_COMM_MODE_3                             (1U)
//#define PWM_COMM_MODE_1                             (2U)
//#define PWM_COMM_MODE_1HALL                         (3U)
//#define PWM_COMM_MODE_SINE                          (4U)
//#define PWM_CFG_PWM_MODE_Pos                        (0U)
//#define PWM_CFG_PWM_MODE_Msk                        (0x0007)
//#define ACTIVE_FREEW                                (0U)
//#define DIODE_FREEW                                 (1U)
//#define PWM_CFG_PWM_FREEW_CFG_Pos                   (3U)
//#define PWM_CFG_PWM_FREEW_CFG_Msk                   (0x0008)
//#define BRAKE_LOW                                   (0U)
//#define BRAKE_HIGH                                  (1U)
//#define BRAKE_HIGHZ                                 (2U)
//#define BRAKE_HIGH_LOW                              (3U)
//#define PWM_CFG_BRAKE_CFG_Pos                       (4U)
//#define PWM_CFG_BRAKE_CFG_Msk                       (0x0030)
//#define BRAKE_RECIRC_DIS                            (0U)
//#define BRAKE_RECIRC_EN                             (1U)
//#define PWM_CFG_PWM_RECIRC_Pos                      (6U)
//#define PWM_CFG_PWM_RECIRC_Msk                      (0x0040)
//
///* SENSOR_CFG */
//#define HALL_DEGLITCH_0ns                           (0U)
//#define HALL_DEGLITCH_640ns                         (1U)
//#define HALL_DEGLITCH_1280ns                        (2U)
//#define HALL_DEGLITCH_1920ns                        (3U)
//#define HALL_DEGLITCH_2560ns                        (4U)
//#define HALL_DEGLITCH_3200ns                        (5U)
//#define HALL_DEGLITCH_3940ns                        (6U)
//#define HALL_DEGLITCH_4480ns                        (7U)
//#define HALL_DEGLITCH_5120ns                        (8U)
//#define HALL_DEGLITCH_5760ns                        (9U)
//#define HALL_DEGLITCH_6400ns                        (10U)
//#define HALL_DEGLITCH_7040ns                        (11U)
//#define HALL_DEGLITCH_7680ns                        (12U)
//#define HALL_DEGLITCH_8320ns                        (13U)
//#define HALL_DEGLITCH_8960ns                        (14U)
//#define HALL_DEGLITCH_9600ns                        (15U)
//#define SENSOR_CFG_HALL_DEGLITCH_Pos                (0U)
//#define SENSOR_CFG_HALL_DEGLITCH_Msk                (0x000F)
//#define OTEMP_PROT_EN                               (0U)
//#define OTEMP_PROT_DIS                              (1U)
//#define SENSOR_CFG_OTS_DIS_Pos                      (4U)
//#define SENSOR_CFG_OTS_DIS_Msk                      (0x0010)
//#define CS_ACTIVE_GLx_H                             (0U)
//#define CS_ACTIVE_GHx_H                             (1U)
//#define CS_ACTIVE_ALWAYS                            (2U)
//#define SENSOR_CFG_CS_TMODE_Pos                     (5U)
//#define SENSOR_CFG_CS_TMODE_Msk                     (0x0060)
//
///* WD_CFG */
//#define WD_DIS                                      (0U)
//#define WD_EN                                       (1U)
//#define WD_CFG_WD_EN_Pos                            (0U)
//#define WD_CFG_WD_EN_Msk                            (0x0001)
//#define WDIN_DRV                                    (0U)
//#define WDIN_DVDD                                   (2U)
//#define WDIN_CPUMP                                  (3U)
//#define WDIN_RDREG                                  (4U)
//#define WD_CFG_WD_INSEL_Pos                         (1U)
//#define WD_CFG_WD_INSEL_Msk                         (0x000E)
//#define WDOUT_STATUS                                (0U)
//#define WDOUT_STATUS_NFAULT                         (1U)
//#define WD_CFG_WD_FLTCFG_Pos                        (4U)
//#define WD_CFG_WD_FLTCFG_Msk                        (0x0010)
//#define WD_PERIOD_100us                             (0U)
//#define WD_PERIOD_200us                             (1U)
//#define WD_PERIOD_300us                             (2U)
//#define WD_PERIOD_400us                             (3U)
//#define WD_PERIOD_500us                             (4U)
//#define WD_PERIOD_600us                             (5U)
//#define WD_PERIOD_700us                             (6U)
//#define WD_PERIOD_800us                             (7U)
//#define WD_PERIOD_900us                             (8U)
//#define WD_PERIOD_1ms000                            (9U)
//#define WD_PERIOD_1ms100                            (10U)
//#define WD_PERIOD_1ms200                            (11U)
//#define WD_PERIOD_1ms300                            (12U)
//#define WD_PERIOD_1ms400                            (13U)
//#define WD_PERIOD_1ms500                            (14U)
//#define WD_PERIOD_1ms600                            (15U)
//#define WD_PERIOD_1ms700                            (16U)
//#define WD_PERIOD_1ms800                            (17U)
//#define WD_PERIOD_1ms900                            (18U)
//#define WD_PERIOD_2ms000                            (19U)
//#define WD_PERIOD_2ms100                            (20U)
//#define WD_PERIOD_2ms200                            (21U)
//#define WD_PERIOD_2ms300                            (22U)
//#define WD_PERIOD_2ms400                            (23U)
//#define WD_PERIOD_2ms500                            (24U)
//#define WD_PERIOD_2ms600                            (25U)
//#define WD_PERIOD_2ms700                            (26U)
//#define WD_PERIOD_2ms800                            (27U)
//#define WD_PERIOD_2ms900                            (28U)
//#define WD_PERIOD_3ms000                            (29U)
//#define WD_PERIOD_3ms100                            (30U)
//#define WD_PERIOD_3ms200                            (31U)
//#define WD_PERIOD_3ms300                            (32U)
//#define WD_PERIOD_3ms400                            (33U)
//#define WD_PERIOD_3ms500                            (34U)
//#define WD_PERIOD_3ms600                            (35U)
//#define WD_PERIOD_3ms700                            (36U)
//#define WD_PERIOD_3ms800                            (37U)
//#define WD_PERIOD_3ms900                            (38U)
//#define WD_PERIOD_4ms000                            (39U)
//#define WD_PERIOD_4ms100                            (40U)
//#define WD_PERIOD_4ms200                            (41U)
//#define WD_PERIOD_4ms300                            (42U)
//#define WD_PERIOD_4ms400                            (43U)
//#define WD_PERIOD_4ms500                            (44U)
//#define WD_PERIOD_4ms600                            (45U)
//#define WD_PERIOD_4ms700                            (46U)
//#define WD_PERIOD_4ms800                            (47U)
//#define WD_PERIOD_4ms900                            (48U)
//#define WD_PERIOD_5ms000                            (49U)
//#define WD_PERIOD_5ms100                            (50U)
//#define WD_PERIOD_5ms200                            (51U)
//#define WD_PERIOD_5ms300                            (52U)
//#define WD_PERIOD_5ms400                            (53U)
//#define WD_PERIOD_5ms500                            (54U)
//#define WD_PERIOD_5ms600                            (55U)
//#define WD_PERIOD_5ms700                            (56U)
//#define WD_PERIOD_5ms800                            (57U)
//#define WD_PERIOD_5ms900                            (58U)
//#define WD_PERIOD_6ms000                            (59U)
//#define WD_PERIOD_6ms100                            (60U)
//#define WD_PERIOD_6ms200                            (61U)
//#define WD_PERIOD_6ms300                            (62U)
//#define WD_PERIOD_6ms400                            (63U)
//#define WD_PERIOD_6ms500                            (64U)
//#define WD_PERIOD_6ms600                            (65U)
//#define WD_PERIOD_6ms700                            (66U)
//#define WD_PERIOD_6ms800                            (67U)
//#define WD_PERIOD_6ms900                            (68U)
//#define WD_PERIOD_7ms000                            (69U)
//#define WD_PERIOD_7ms100                            (70U)
//#define WD_PERIOD_7ms200                            (71U)
//#define WD_PERIOD_7ms300                            (72U)
//#define WD_PERIOD_7ms400                            (73U)
//#define WD_PERIOD_7ms500                            (74U)
//#define WD_PERIOD_7ms600                            (75U)
//#define WD_PERIOD_7ms700                            (76U)
//#define WD_PERIOD_7ms800                            (77U)
//#define WD_PERIOD_7ms900                            (78U)
//#define WD_PERIOD_8ms000                            (79U)
//#define WD_PERIOD_8ms100                            (80U)
//#define WD_PERIOD_8ms200                            (81U)
//#define WD_PERIOD_8ms300                            (82U)
//#define WD_PERIOD_8ms400                            (83U)
//#define WD_PERIOD_8ms500                            (84U)
//#define WD_PERIOD_8ms600                            (85U)
//#define WD_PERIOD_8ms700                            (86U)
//#define WD_PERIOD_8ms800                            (87U)
//#define WD_PERIOD_8ms900                            (88U)
//#define WD_PERIOD_9ms000                            (89U)
//#define WD_PERIOD_9ms100                            (90U)
//#define WD_PERIOD_9ms200                            (91U)
//#define WD_PERIOD_9ms300                            (92U)
//#define WD_PERIOD_9ms400                            (93U)
//#define WD_PERIOD_9ms500                            (94U)
//#define WD_PERIOD_9ms600                            (95U)
//#define WD_PERIOD_9ms700                            (96U)
//#define WD_PERIOD_9ms800                            (97U)
//#define WD_PERIOD_9ms900                            (98U)
//#define WD_PERIOD_10ms000                           (99U)
//#define WD_PERIOD_10ms100                           (100U)
//#define WD_PERIOD_10ms200                           (101U)
//#define WD_PERIOD_10ms300                           (102U)
//#define WD_PERIOD_10ms400                           (103U)
//#define WD_PERIOD_10ms500                           (104U)
//#define WD_PERIOD_10ms600                           (105U)
//#define WD_PERIOD_10ms700                           (106U)
//#define WD_PERIOD_10ms800                           (107U)
//#define WD_PERIOD_10ms900                           (108U)
//#define WD_PERIOD_11ms000                           (109U)
//#define WD_PERIOD_11ms100                           (110U)
//#define WD_PERIOD_11ms200                           (111U)
//#define WD_PERIOD_11ms300                           (112U)
//#define WD_PERIOD_11ms400                           (113U)
//#define WD_PERIOD_11ms500                           (114U)
//#define WD_PERIOD_11ms600                           (115U)
//#define WD_PERIOD_11ms700                           (116U)
//#define WD_PERIOD_11ms800                           (117U)
//#define WD_PERIOD_11ms900                           (118U)
//#define WD_PERIOD_12ms000                           (119U)
//#define WD_PERIOD_12ms100                           (120U)
//#define WD_PERIOD_12ms200                           (121U)
//#define WD_PERIOD_12ms300                           (122U)
//#define WD_PERIOD_12ms400                           (123U)
//#define WD_PERIOD_12ms500                           (124U)
//#define WD_PERIOD_12ms600                           (125U)
//#define WD_PERIOD_12ms700                           (126U)
//#define WD_PERIOD_12ms800                           (127U)
//#define WD_PERIOD_12ms900                           (128U)
//#define WD_PERIOD_13ms000                           (129U)
//#define WD_PERIOD_13ms100                           (130U)
//#define WD_PERIOD_13ms200                           (131U)
//#define WD_PERIOD_13ms300                           (132U)
//#define WD_PERIOD_13ms400                           (133U)
//#define WD_PERIOD_13ms500                           (134U)
//#define WD_PERIOD_13ms600                           (135U)
//#define WD_PERIOD_13ms700                           (136U)
//#define WD_PERIOD_13ms800                           (137U)
//#define WD_PERIOD_13ms900                           (138U)
//#define WD_PERIOD_14ms000                           (139U)
//#define WD_PERIOD_14ms100                           (140U)
//#define WD_PERIOD_14ms200                           (141U)
//#define WD_PERIOD_14ms300                           (142U)
//#define WD_PERIOD_14ms400                           (143U)
//#define WD_PERIOD_14ms500                           (144U)
//#define WD_PERIOD_14ms600                           (145U)
//#define WD_PERIOD_14ms700                           (146U)
//#define WD_PERIOD_14ms800                           (147U)
//#define WD_PERIOD_14ms900                           (148U)
//#define WD_PERIOD_15ms000                           (149U)
//#define WD_PERIOD_15ms100                           (150U)
//#define WD_PERIOD_15ms200                           (151U)
//#define WD_PERIOD_15ms300                           (152U)
//#define WD_PERIOD_15ms400                           (153U)
//#define WD_PERIOD_15ms500                           (154U)
//#define WD_PERIOD_15ms600                           (155U)
//#define WD_PERIOD_15ms700                           (156U)
//#define WD_PERIOD_15ms800                           (157U)
//#define WD_PERIOD_15ms900                           (158U)
//#define WD_PERIOD_16ms000                           (159U)
//#define WD_PERIOD_16ms100                           (160U)
//#define WD_PERIOD_16ms200                           (161U)
//#define WD_PERIOD_16ms300                           (162U)
//#define WD_PERIOD_16ms400                           (163U)
//#define WD_PERIOD_16ms500                           (164U)
//#define WD_PERIOD_16ms600                           (165U)
//#define WD_PERIOD_16ms700                           (166U)
//#define WD_PERIOD_16ms800                           (167U)
//#define WD_PERIOD_16ms900                           (168U)
//#define WD_PERIOD_17ms000                           (169U)
//#define WD_PERIOD_17ms100                           (170U)
//#define WD_PERIOD_17ms200                           (171U)
//#define WD_PERIOD_17ms300                           (172U)
//#define WD_PERIOD_17ms400                           (173U)
//#define WD_PERIOD_17ms500                           (174U)
//#define WD_PERIOD_17ms600                           (175U)
//#define WD_PERIOD_17ms700                           (176U)
//#define WD_PERIOD_17ms800                           (177U)
//#define WD_PERIOD_17ms900                           (178U)
//#define WD_PERIOD_18ms000                           (179U)
//#define WD_PERIOD_18ms100                           (180U)
//#define WD_PERIOD_18ms200                           (181U)
//#define WD_PERIOD_18ms300                           (182U)
//#define WD_PERIOD_18ms400                           (183U)
//#define WD_PERIOD_18ms500                           (184U)
//#define WD_PERIOD_18ms600                           (185U)
//#define WD_PERIOD_18ms700                           (186U)
//#define WD_PERIOD_18ms800                           (187U)
//#define WD_PERIOD_18ms900                           (188U)
//#define WD_PERIOD_19ms000                           (189U)
//#define WD_PERIOD_19ms100                           (190U)
//#define WD_PERIOD_19ms200                           (191U)
//#define WD_PERIOD_19ms300                           (192U)
//#define WD_PERIOD_19ms400                           (193U)
//#define WD_PERIOD_19ms500                           (194U)
//#define WD_PERIOD_19ms600                           (195U)
//#define WD_PERIOD_19ms700                           (196U)
//#define WD_PERIOD_19ms800                           (197U)
//#define WD_PERIOD_19ms900                           (198U)
//#define WD_PERIOD_20ms000                           (199U)
//#define WD_PERIOD_20ms100                           (200U)
//#define WD_PERIOD_20ms200                           (201U)
//#define WD_PERIOD_20ms300                           (202U)
//#define WD_PERIOD_20ms400                           (203U)
//#define WD_PERIOD_20ms500                           (204U)
//#define WD_PERIOD_20ms600                           (205U)
//#define WD_PERIOD_20ms700                           (206U)
//#define WD_PERIOD_20ms800                           (207U)
//#define WD_PERIOD_20ms900                           (208U)
//#define WD_PERIOD_21ms000                           (209U)
//#define WD_PERIOD_21ms100                           (210U)
//#define WD_PERIOD_21ms200                           (211U)
//#define WD_PERIOD_21ms300                           (212U)
//#define WD_PERIOD_21ms400                           (213U)
//#define WD_PERIOD_21ms500                           (214U)
//#define WD_PERIOD_21ms600                           (215U)
//#define WD_PERIOD_21ms700                           (216U)
//#define WD_PERIOD_21ms800                           (217U)
//#define WD_PERIOD_21ms900                           (218U)
//#define WD_PERIOD_22ms000                           (219U)
//#define WD_PERIOD_22ms100                           (220U)
//#define WD_PERIOD_22ms200                           (221U)
//#define WD_PERIOD_22ms300                           (222U)
//#define WD_PERIOD_22ms400                           (223U)
//#define WD_PERIOD_22ms500                           (224U)
//#define WD_PERIOD_22ms600                           (225U)
//#define WD_PERIOD_22ms700                           (226U)
//#define WD_PERIOD_22ms800                           (227U)
//#define WD_PERIOD_22ms900                           (228U)
//#define WD_PERIOD_23ms000                           (229U)
//#define WD_PERIOD_23ms100                           (230U)
//#define WD_PERIOD_23ms200                           (231U)
//#define WD_PERIOD_23ms300                           (232U)
//#define WD_PERIOD_23ms400                           (233U)
//#define WD_PERIOD_23ms500                           (234U)
//#define WD_PERIOD_23ms600                           (235U)
//#define WD_PERIOD_23ms700                           (236U)
//#define WD_PERIOD_23ms800                           (237U)
//#define WD_PERIOD_23ms900                           (238U)
//#define WD_PERIOD_24ms000                           (239U)
//#define WD_PERIOD_24ms100                           (240U)
//#define WD_PERIOD_24ms200                           (241U)
//#define WD_PERIOD_24ms300                           (242U)
//#define WD_PERIOD_24ms400                           (243U)
//#define WD_PERIOD_24ms500                           (244U)
//#define WD_PERIOD_24ms600                           (245U)
//#define WD_PERIOD_24ms700                           (246U)
//#define WD_PERIOD_24ms800                           (247U)
//#define WD_PERIOD_24ms900                           (248U)
//#define WD_PERIOD_25ms000                           (249U)
//#define WD_PERIOD_25ms100                           (250U)
//#define WD_PERIOD_25ms200                           (251U)
//#define WD_PERIOD_25ms300                           (252U)
//#define WD_PERIOD_25ms400                           (253U)
//#define WD_PERIOD_25ms500                           (254U)
//#define WD_PERIOD_25ms600                           (255U)
//#define WD_PERIOD_25ms700                           (256U)
//#define WD_PERIOD_25ms800                           (257U)
//#define WD_PERIOD_25ms900                           (258U)
//#define WD_PERIOD_26ms000                           (259U)
//#define WD_PERIOD_26ms100                           (260U)
//#define WD_PERIOD_26ms200                           (261U)
//#define WD_PERIOD_26ms300                           (262U)
//#define WD_PERIOD_26ms400                           (263U)
//#define WD_PERIOD_26ms500                           (264U)
//#define WD_PERIOD_26ms600                           (265U)
//#define WD_PERIOD_26ms700                           (266U)
//#define WD_PERIOD_26ms800                           (267U)
//#define WD_PERIOD_26ms900                           (268U)
//#define WD_PERIOD_27ms000                           (269U)
//#define WD_PERIOD_27ms100                           (270U)
//#define WD_PERIOD_27ms200                           (271U)
//#define WD_PERIOD_27ms300                           (272U)
//#define WD_PERIOD_27ms400                           (273U)
//#define WD_PERIOD_27ms500                           (274U)
//#define WD_PERIOD_27ms600                           (275U)
//#define WD_PERIOD_27ms700                           (276U)
//#define WD_PERIOD_27ms800                           (277U)
//#define WD_PERIOD_27ms900                           (278U)
//#define WD_PERIOD_28ms000                           (279U)
//#define WD_PERIOD_28ms100                           (280U)
//#define WD_PERIOD_28ms200                           (281U)
//#define WD_PERIOD_28ms300                           (282U)
//#define WD_PERIOD_28ms400                           (283U)
//#define WD_PERIOD_28ms500                           (284U)
//#define WD_PERIOD_28ms600                           (285U)
//#define WD_PERIOD_28ms700                           (286U)
//#define WD_PERIOD_28ms800                           (287U)
//#define WD_PERIOD_28ms900                           (288U)
//#define WD_PERIOD_29ms000                           (289U)
//#define WD_PERIOD_29ms100                           (290U)
//#define WD_PERIOD_29ms200                           (291U)
//#define WD_PERIOD_29ms300                           (292U)
//#define WD_PERIOD_29ms400                           (293U)
//#define WD_PERIOD_29ms500                           (294U)
//#define WD_PERIOD_29ms600                           (295U)
//#define WD_PERIOD_29ms700                           (296U)
//#define WD_PERIOD_29ms800                           (297U)
//#define WD_PERIOD_29ms900                           (298U)
//#define WD_PERIOD_30ms000                           (299U)
//#define WD_PERIOD_30ms100                           (300U)
//#define WD_PERIOD_30ms200                           (301U)
//#define WD_PERIOD_30ms300                           (302U)
//#define WD_PERIOD_30ms400                           (303U)
//#define WD_PERIOD_30ms500                           (304U)
//#define WD_PERIOD_30ms600                           (305U)
//#define WD_PERIOD_30ms700                           (306U)
//#define WD_PERIOD_30ms800                           (307U)
//#define WD_PERIOD_30ms900                           (308U)
//#define WD_PERIOD_31ms000                           (309U)
//#define WD_PERIOD_31ms100                           (310U)
//#define WD_PERIOD_31ms200                           (311U)
//#define WD_PERIOD_31ms300                           (312U)
//#define WD_PERIOD_31ms400                           (313U)
//#define WD_PERIOD_31ms500                           (314U)
//#define WD_PERIOD_31ms600                           (315U)
//#define WD_PERIOD_31ms700                           (316U)
//#define WD_PERIOD_31ms800                           (317U)
//#define WD_PERIOD_31ms900                           (318U)
//#define WD_PERIOD_32ms000                           (319U)
//#define WD_PERIOD_32ms100                           (320U)
//#define WD_PERIOD_32ms200                           (321U)
//#define WD_PERIOD_32ms300                           (322U)
//#define WD_PERIOD_32ms400                           (323U)
//#define WD_PERIOD_32ms500                           (324U)
//#define WD_PERIOD_32ms600                           (325U)
//#define WD_PERIOD_32ms700                           (326U)
//#define WD_PERIOD_32ms800                           (327U)
//#define WD_PERIOD_32ms900                           (328U)
//#define WD_PERIOD_33ms000                           (329U)
//#define WD_PERIOD_33ms100                           (330U)
//#define WD_PERIOD_33ms200                           (331U)
//#define WD_PERIOD_33ms300                           (332U)
//#define WD_PERIOD_33ms400                           (333U)
//#define WD_PERIOD_33ms500                           (334U)
//#define WD_PERIOD_33ms600                           (335U)
//#define WD_PERIOD_33ms700                           (336U)
//#define WD_PERIOD_33ms800                           (337U)
//#define WD_PERIOD_33ms900                           (338U)
//#define WD_PERIOD_34ms000                           (339U)
//#define WD_PERIOD_34ms100                           (340U)
//#define WD_PERIOD_34ms200                           (341U)
//#define WD_PERIOD_34ms300                           (342U)
//#define WD_PERIOD_34ms400                           (343U)
//#define WD_PERIOD_34ms500                           (344U)
//#define WD_PERIOD_34ms600                           (345U)
//#define WD_PERIOD_34ms700                           (346U)
//#define WD_PERIOD_34ms800                           (347U)
//#define WD_PERIOD_34ms900                           (348U)
//#define WD_PERIOD_35ms000                           (349U)
//#define WD_PERIOD_35ms100                           (350U)
//#define WD_PERIOD_35ms200                           (351U)
//#define WD_PERIOD_35ms300                           (352U)
//#define WD_PERIOD_35ms400                           (353U)
//#define WD_PERIOD_35ms500                           (354U)
//#define WD_PERIOD_35ms600                           (355U)
//#define WD_PERIOD_35ms700                           (356U)
//#define WD_PERIOD_35ms800                           (357U)
//#define WD_PERIOD_35ms900                           (358U)
//#define WD_PERIOD_36ms000                           (359U)
//#define WD_PERIOD_36ms100                           (360U)
//#define WD_PERIOD_36ms200                           (361U)
//#define WD_PERIOD_36ms300                           (362U)
//#define WD_PERIOD_36ms400                           (363U)
//#define WD_PERIOD_36ms500                           (364U)
//#define WD_PERIOD_36ms600                           (365U)
//#define WD_PERIOD_36ms700                           (366U)
//#define WD_PERIOD_36ms800                           (367U)
//#define WD_PERIOD_36ms900                           (368U)
//#define WD_PERIOD_37ms000                           (369U)
//#define WD_PERIOD_37ms100                           (370U)
//#define WD_PERIOD_37ms200                           (371U)
//#define WD_PERIOD_37ms300                           (372U)
//#define WD_PERIOD_37ms400                           (373U)
//#define WD_PERIOD_37ms500                           (374U)
//#define WD_PERIOD_37ms600                           (375U)
//#define WD_PERIOD_37ms700                           (376U)
//#define WD_PERIOD_37ms800                           (377U)
//#define WD_PERIOD_37ms900                           (378U)
//#define WD_PERIOD_38ms000                           (379U)
//#define WD_PERIOD_38ms100                           (380U)
//#define WD_PERIOD_38ms200                           (381U)
//#define WD_PERIOD_38ms300                           (382U)
//#define WD_PERIOD_38ms400                           (383U)
//#define WD_PERIOD_38ms500                           (384U)
//#define WD_PERIOD_38ms600                           (385U)
//#define WD_PERIOD_38ms700                           (386U)
//#define WD_PERIOD_38ms800                           (387U)
//#define WD_PERIOD_38ms900                           (388U)
//#define WD_PERIOD_39ms000                           (389U)
//#define WD_PERIOD_39ms100                           (390U)
//#define WD_PERIOD_39ms200                           (391U)
//#define WD_PERIOD_39ms300                           (392U)
//#define WD_PERIOD_39ms400                           (393U)
//#define WD_PERIOD_39ms500                           (394U)
//#define WD_PERIOD_39ms600                           (395U)
//#define WD_PERIOD_39ms700                           (396U)
//#define WD_PERIOD_39ms800                           (397U)
//#define WD_PERIOD_39ms900                           (398U)
//#define WD_PERIOD_40ms000                           (399U)
//#define WD_PERIOD_40ms100                           (400U)
//#define WD_PERIOD_40ms200                           (401U)
//#define WD_PERIOD_40ms300                           (402U)
//#define WD_PERIOD_40ms400                           (403U)
//#define WD_PERIOD_40ms500                           (404U)
//#define WD_PERIOD_40ms600                           (405U)
//#define WD_PERIOD_40ms700                           (406U)
//#define WD_PERIOD_40ms800                           (407U)
//#define WD_PERIOD_40ms900                           (408U)
//#define WD_PERIOD_41ms000                           (409U)
//#define WD_PERIOD_41ms100                           (410U)
//#define WD_PERIOD_41ms200                           (411U)
//#define WD_PERIOD_41ms300                           (412U)
//#define WD_PERIOD_41ms400                           (413U)
//#define WD_PERIOD_41ms500                           (414U)
//#define WD_PERIOD_41ms600                           (415U)
//#define WD_PERIOD_41ms700                           (416U)
//#define WD_PERIOD_41ms800                           (417U)
//#define WD_PERIOD_41ms900                           (418U)
//#define WD_PERIOD_42ms000                           (419U)
//#define WD_PERIOD_42ms100                           (420U)
//#define WD_PERIOD_42ms200                           (421U)
//#define WD_PERIOD_42ms300                           (422U)
//#define WD_PERIOD_42ms400                           (423U)
//#define WD_PERIOD_42ms500                           (424U)
//#define WD_PERIOD_42ms600                           (425U)
//#define WD_PERIOD_42ms700                           (426U)
//#define WD_PERIOD_42ms800                           (427U)
//#define WD_PERIOD_42ms900                           (428U)
//#define WD_PERIOD_43ms000                           (429U)
//#define WD_PERIOD_43ms100                           (430U)
//#define WD_PERIOD_43ms200                           (431U)
//#define WD_PERIOD_43ms300                           (432U)
//#define WD_PERIOD_43ms400                           (433U)
//#define WD_PERIOD_43ms500                           (434U)
//#define WD_PERIOD_43ms600                           (435U)
//#define WD_PERIOD_43ms700                           (436U)
//#define WD_PERIOD_43ms800                           (437U)
//#define WD_PERIOD_43ms900                           (438U)
//#define WD_PERIOD_44ms000                           (439U)
//#define WD_PERIOD_44ms100                           (440U)
//#define WD_PERIOD_44ms200                           (441U)
//#define WD_PERIOD_44ms300                           (442U)
//#define WD_PERIOD_44ms400                           (443U)
//#define WD_PERIOD_44ms500                           (444U)
//#define WD_PERIOD_44ms600                           (445U)
//#define WD_PERIOD_44ms700                           (446U)
//#define WD_PERIOD_44ms800                           (447U)
//#define WD_PERIOD_44ms900                           (448U)
//#define WD_PERIOD_45ms000                           (449U)
//#define WD_PERIOD_45ms100                           (450U)
//#define WD_PERIOD_45ms200                           (451U)
//#define WD_PERIOD_45ms300                           (452U)
//#define WD_PERIOD_45ms400                           (453U)
//#define WD_PERIOD_45ms500                           (454U)
//#define WD_PERIOD_45ms600                           (455U)
//#define WD_PERIOD_45ms700                           (456U)
//#define WD_PERIOD_45ms800                           (457U)
//#define WD_PERIOD_45ms900                           (458U)
//#define WD_PERIOD_46ms000                           (459U)
//#define WD_PERIOD_46ms100                           (460U)
//#define WD_PERIOD_46ms200                           (461U)
//#define WD_PERIOD_46ms300                           (462U)
//#define WD_PERIOD_46ms400                           (463U)
//#define WD_PERIOD_46ms500                           (464U)
//#define WD_PERIOD_46ms600                           (465U)
//#define WD_PERIOD_46ms700                           (466U)
//#define WD_PERIOD_46ms800                           (467U)
//#define WD_PERIOD_46ms900                           (468U)
//#define WD_PERIOD_47ms000                           (469U)
//#define WD_PERIOD_47ms100                           (470U)
//#define WD_PERIOD_47ms200                           (471U)
//#define WD_PERIOD_47ms300                           (472U)
//#define WD_PERIOD_47ms400                           (473U)
//#define WD_PERIOD_47ms500                           (474U)
//#define WD_PERIOD_47ms600                           (475U)
//#define WD_PERIOD_47ms700                           (476U)
//#define WD_PERIOD_47ms800                           (477U)
//#define WD_PERIOD_47ms900                           (478U)
//#define WD_PERIOD_48ms000                           (479U)
//#define WD_PERIOD_48ms100                           (480U)
//#define WD_PERIOD_48ms200                           (481U)
//#define WD_PERIOD_48ms300                           (482U)
//#define WD_PERIOD_48ms400                           (483U)
//#define WD_PERIOD_48ms500                           (484U)
//#define WD_PERIOD_48ms600                           (485U)
//#define WD_PERIOD_48ms700                           (486U)
//#define WD_PERIOD_48ms800                           (487U)
//#define WD_PERIOD_48ms900                           (488U)
//#define WD_PERIOD_49ms000                           (489U)
//#define WD_PERIOD_49ms100                           (490U)
//#define WD_PERIOD_49ms200                           (491U)
//#define WD_PERIOD_49ms300                           (492U)
//#define WD_PERIOD_49ms400                           (493U)
//#define WD_PERIOD_49ms500                           (494U)
//#define WD_PERIOD_49ms600                           (495U)
//#define WD_PERIOD_49ms700                           (496U)
//#define WD_PERIOD_49ms800                           (497U)
//#define WD_PERIOD_49ms900                           (498U)
//#define WD_PERIOD_50ms000                           (499U)
//#define WD_PERIOD_50ms100                           (500U)
//#define WD_PERIOD_50ms200                           (501U)
//#define WD_PERIOD_50ms300                           (502U)
//#define WD_PERIOD_50ms400                           (503U)
//#define WD_PERIOD_50ms500                           (504U)
//#define WD_PERIOD_50ms600                           (505U)
//#define WD_PERIOD_50ms700                           (506U)
//#define WD_PERIOD_50ms800                           (507U)
//#define WD_PERIOD_50ms900                           (508U)
//#define WD_PERIOD_51ms000                           (509U)
//#define WD_PERIOD_51ms100                           (510U)
//#define WD_PERIOD_51ms200                           (511U)
//#define WD_PERIOD_51ms300                           (512U)
//#define WD_PERIOD_51ms400                           (513U)
//#define WD_PERIOD_51ms500                           (514U)
//#define WD_PERIOD_51ms600                           (515U)
//#define WD_PERIOD_51ms700                           (516U)
//#define WD_PERIOD_51ms800                           (517U)
//#define WD_PERIOD_51ms900                           (518U)
//#define WD_PERIOD_52ms000                           (519U)
//#define WD_PERIOD_52ms100                           (520U)
//#define WD_PERIOD_52ms200                           (521U)
//#define WD_PERIOD_52ms300                           (522U)
//#define WD_PERIOD_52ms400                           (523U)
//#define WD_PERIOD_52ms500                           (524U)
//#define WD_PERIOD_52ms600                           (525U)
//#define WD_PERIOD_52ms700                           (526U)
//#define WD_PERIOD_52ms800                           (527U)
//#define WD_PERIOD_52ms900                           (528U)
//#define WD_PERIOD_53ms000                           (529U)
//#define WD_PERIOD_53ms100                           (530U)
//#define WD_PERIOD_53ms200                           (531U)
//#define WD_PERIOD_53ms300                           (532U)
//#define WD_PERIOD_53ms400                           (533U)
//#define WD_PERIOD_53ms500                           (534U)
//#define WD_PERIOD_53ms600                           (535U)
//#define WD_PERIOD_53ms700                           (536U)
//#define WD_PERIOD_53ms800                           (537U)
//#define WD_PERIOD_53ms900                           (538U)
//#define WD_PERIOD_54ms000                           (539U)
//#define WD_PERIOD_54ms100                           (540U)
//#define WD_PERIOD_54ms200                           (541U)
//#define WD_PERIOD_54ms300                           (542U)
//#define WD_PERIOD_54ms400                           (543U)
//#define WD_PERIOD_54ms500                           (544U)
//#define WD_PERIOD_54ms600                           (545U)
//#define WD_PERIOD_54ms700                           (546U)
//#define WD_PERIOD_54ms800                           (547U)
//#define WD_PERIOD_54ms900                           (548U)
//#define WD_PERIOD_55ms000                           (549U)
//#define WD_PERIOD_55ms100                           (550U)
//#define WD_PERIOD_55ms200                           (551U)
//#define WD_PERIOD_55ms300                           (552U)
//#define WD_PERIOD_55ms400                           (553U)
//#define WD_PERIOD_55ms500                           (554U)
//#define WD_PERIOD_55ms600                           (555U)
//#define WD_PERIOD_55ms700                           (556U)
//#define WD_PERIOD_55ms800                           (557U)
//#define WD_PERIOD_55ms900                           (558U)
//#define WD_PERIOD_56ms000                           (559U)
//#define WD_PERIOD_56ms100                           (560U)
//#define WD_PERIOD_56ms200                           (561U)
//#define WD_PERIOD_56ms300                           (562U)
//#define WD_PERIOD_56ms400                           (563U)
//#define WD_PERIOD_56ms500                           (564U)
//#define WD_PERIOD_56ms600                           (565U)
//#define WD_PERIOD_56ms700                           (566U)
//#define WD_PERIOD_56ms800                           (567U)
//#define WD_PERIOD_56ms900                           (568U)
//#define WD_PERIOD_57ms000                           (569U)
//#define WD_PERIOD_57ms100                           (570U)
//#define WD_PERIOD_57ms200                           (571U)
//#define WD_PERIOD_57ms300                           (572U)
//#define WD_PERIOD_57ms400                           (573U)
//#define WD_PERIOD_57ms500                           (574U)
//#define WD_PERIOD_57ms600                           (575U)
//#define WD_PERIOD_57ms700                           (576U)
//#define WD_PERIOD_57ms800                           (577U)
//#define WD_PERIOD_57ms900                           (578U)
//#define WD_PERIOD_58ms000                           (579U)
//#define WD_PERIOD_58ms100                           (580U)
//#define WD_PERIOD_58ms200                           (581U)
//#define WD_PERIOD_58ms300                           (582U)
//#define WD_PERIOD_58ms400                           (583U)
//#define WD_PERIOD_58ms500                           (584U)
//#define WD_PERIOD_58ms600                           (585U)
//#define WD_PERIOD_58ms700                           (586U)
//#define WD_PERIOD_58ms800                           (587U)
//#define WD_PERIOD_58ms900                           (588U)
//#define WD_PERIOD_59ms000                           (589U)
//#define WD_PERIOD_59ms100                           (590U)
//#define WD_PERIOD_59ms200                           (591U)
//#define WD_PERIOD_59ms300                           (592U)
//#define WD_PERIOD_59ms400                           (593U)
//#define WD_PERIOD_59ms500                           (594U)
//#define WD_PERIOD_59ms600                           (595U)
//#define WD_PERIOD_59ms700                           (596U)
//#define WD_PERIOD_59ms800                           (597U)
//#define WD_PERIOD_59ms900                           (598U)
//#define WD_PERIOD_60ms000                           (599U)
//#define WD_PERIOD_60ms100                           (600U)
//#define WD_PERIOD_60ms200                           (601U)
//#define WD_PERIOD_60ms300                           (602U)
//#define WD_PERIOD_60ms400                           (603U)
//#define WD_PERIOD_60ms500                           (604U)
//#define WD_PERIOD_60ms600                           (605U)
//#define WD_PERIOD_60ms700                           (606U)
//#define WD_PERIOD_60ms800                           (607U)
//#define WD_PERIOD_60ms900                           (608U)
//#define WD_PERIOD_61ms000                           (609U)
//#define WD_PERIOD_61ms100                           (610U)
//#define WD_PERIOD_61ms200                           (611U)
//#define WD_PERIOD_61ms300                           (612U)
//#define WD_PERIOD_61ms400                           (613U)
//#define WD_PERIOD_61ms500                           (614U)
//#define WD_PERIOD_61ms600                           (615U)
//#define WD_PERIOD_61ms700                           (616U)
//#define WD_PERIOD_61ms800                           (617U)
//#define WD_PERIOD_61ms900                           (618U)
//#define WD_PERIOD_62ms000                           (619U)
//#define WD_PERIOD_62ms100                           (620U)
//#define WD_PERIOD_62ms200                           (621U)
//#define WD_PERIOD_62ms300                           (622U)
//#define WD_PERIOD_62ms400                           (623U)
//#define WD_PERIOD_62ms500                           (624U)
//#define WD_PERIOD_62ms600                           (625U)
//#define WD_PERIOD_62ms700                           (626U)
//#define WD_PERIOD_62ms800                           (627U)
//#define WD_PERIOD_62ms900                           (628U)
//#define WD_PERIOD_63ms000                           (629U)
//#define WD_PERIOD_63ms100                           (630U)
//#define WD_PERIOD_63ms200                           (631U)
//#define WD_PERIOD_63ms300                           (632U)
//#define WD_PERIOD_63ms400                           (633U)
//#define WD_PERIOD_63ms500                           (634U)
//#define WD_PERIOD_63ms600                           (635U)
//#define WD_PERIOD_63ms700                           (636U)
//#define WD_PERIOD_63ms800                           (637U)
//#define WD_PERIOD_63ms900                           (638U)
//#define WD_PERIOD_64ms000                           (639U)
//#define WD_PERIOD_64ms100                           (640U)
//#define WD_PERIOD_64ms200                           (641U)
//#define WD_PERIOD_64ms300                           (642U)
//#define WD_PERIOD_64ms400                           (643U)
//#define WD_PERIOD_64ms500                           (644U)
//#define WD_PERIOD_64ms600                           (645U)
//#define WD_PERIOD_64ms700                           (646U)
//#define WD_PERIOD_64ms800                           (647U)
//#define WD_PERIOD_64ms900                           (648U)
//#define WD_PERIOD_65ms000                           (649U)
//#define WD_PERIOD_65ms100                           (650U)
//#define WD_PERIOD_65ms200                           (651U)
//#define WD_PERIOD_65ms300                           (652U)
//#define WD_PERIOD_65ms400                           (653U)
//#define WD_PERIOD_65ms500                           (654U)
//#define WD_PERIOD_65ms600                           (655U)
//#define WD_PERIOD_65ms700                           (656U)
//#define WD_PERIOD_65ms800                           (657U)
//#define WD_PERIOD_65ms900                           (658U)
//#define WD_PERIOD_66ms000                           (659U)
//#define WD_PERIOD_66ms100                           (660U)
//#define WD_PERIOD_66ms200                           (661U)
//#define WD_PERIOD_66ms300                           (662U)
//#define WD_PERIOD_66ms400                           (663U)
//#define WD_PERIOD_66ms500                           (664U)
//#define WD_PERIOD_66ms600                           (665U)
//#define WD_PERIOD_66ms700                           (666U)
//#define WD_PERIOD_66ms800                           (667U)
//#define WD_PERIOD_66ms900                           (668U)
//#define WD_PERIOD_67ms000                           (669U)
//#define WD_PERIOD_67ms100                           (670U)
//#define WD_PERIOD_67ms200                           (671U)
//#define WD_PERIOD_67ms300                           (672U)
//#define WD_PERIOD_67ms400                           (673U)
//#define WD_PERIOD_67ms500                           (674U)
//#define WD_PERIOD_67ms600                           (675U)
//#define WD_PERIOD_67ms700                           (676U)
//#define WD_PERIOD_67ms800                           (677U)
//#define WD_PERIOD_67ms900                           (678U)
//#define WD_PERIOD_68ms000                           (679U)
//#define WD_PERIOD_68ms100                           (680U)
//#define WD_PERIOD_68ms200                           (681U)
//#define WD_PERIOD_68ms300                           (682U)
//#define WD_PERIOD_68ms400                           (683U)
//#define WD_PERIOD_68ms500                           (684U)
//#define WD_PERIOD_68ms600                           (685U)
//#define WD_PERIOD_68ms700                           (686U)
//#define WD_PERIOD_68ms800                           (687U)
//#define WD_PERIOD_68ms900                           (688U)
//#define WD_PERIOD_69ms000                           (689U)
//#define WD_PERIOD_69ms100                           (690U)
//#define WD_PERIOD_69ms200                           (691U)
//#define WD_PERIOD_69ms300                           (692U)
//#define WD_PERIOD_69ms400                           (693U)
//#define WD_PERIOD_69ms500                           (694U)
//#define WD_PERIOD_69ms600                           (695U)
//#define WD_PERIOD_69ms700                           (696U)
//#define WD_PERIOD_69ms800                           (697U)
//#define WD_PERIOD_69ms900                           (698U)
//#define WD_PERIOD_70ms000                           (699U)
//#define WD_PERIOD_70ms100                           (700U)
//#define WD_PERIOD_70ms200                           (701U)
//#define WD_PERIOD_70ms300                           (702U)
//#define WD_PERIOD_70ms400                           (703U)
//#define WD_PERIOD_70ms500                           (704U)
//#define WD_PERIOD_70ms600                           (705U)
//#define WD_PERIOD_70ms700                           (706U)
//#define WD_PERIOD_70ms800                           (707U)
//#define WD_PERIOD_70ms900                           (708U)
//#define WD_PERIOD_71ms000                           (709U)
//#define WD_PERIOD_71ms100                           (710U)
//#define WD_PERIOD_71ms200                           (711U)
//#define WD_PERIOD_71ms300                           (712U)
//#define WD_PERIOD_71ms400                           (713U)
//#define WD_PERIOD_71ms500                           (714U)
//#define WD_PERIOD_71ms600                           (715U)
//#define WD_PERIOD_71ms700                           (716U)
//#define WD_PERIOD_71ms800                           (717U)
//#define WD_PERIOD_71ms900                           (718U)
//#define WD_PERIOD_72ms000                           (719U)
//#define WD_PERIOD_72ms100                           (720U)
//#define WD_PERIOD_72ms200                           (721U)
//#define WD_PERIOD_72ms300                           (722U)
//#define WD_PERIOD_72ms400                           (723U)
//#define WD_PERIOD_72ms500                           (724U)
//#define WD_PERIOD_72ms600                           (725U)
//#define WD_PERIOD_72ms700                           (726U)
//#define WD_PERIOD_72ms800                           (727U)
//#define WD_PERIOD_72ms900                           (728U)
//#define WD_PERIOD_73ms000                           (729U)
//#define WD_PERIOD_73ms100                           (730U)
//#define WD_PERIOD_73ms200                           (731U)
//#define WD_PERIOD_73ms300                           (732U)
//#define WD_PERIOD_73ms400                           (733U)
//#define WD_PERIOD_73ms500                           (734U)
//#define WD_PERIOD_73ms600                           (735U)
//#define WD_PERIOD_73ms700                           (736U)
//#define WD_PERIOD_73ms800                           (737U)
//#define WD_PERIOD_73ms900                           (738U)
//#define WD_PERIOD_74ms000                           (739U)
//#define WD_PERIOD_74ms100                           (740U)
//#define WD_PERIOD_74ms200                           (741U)
//#define WD_PERIOD_74ms300                           (742U)
//#define WD_PERIOD_74ms400                           (743U)
//#define WD_PERIOD_74ms500                           (744U)
//#define WD_PERIOD_74ms600                           (745U)
//#define WD_PERIOD_74ms700                           (746U)
//#define WD_PERIOD_74ms800                           (747U)
//#define WD_PERIOD_74ms900                           (748U)
//#define WD_PERIOD_75ms000                           (749U)
//#define WD_PERIOD_75ms100                           (750U)
//#define WD_PERIOD_75ms200                           (751U)
//#define WD_PERIOD_75ms300                           (752U)
//#define WD_PERIOD_75ms400                           (753U)
//#define WD_PERIOD_75ms500                           (754U)
//#define WD_PERIOD_75ms600                           (755U)
//#define WD_PERIOD_75ms700                           (756U)
//#define WD_PERIOD_75ms800                           (757U)
//#define WD_PERIOD_75ms900                           (758U)
//#define WD_PERIOD_76ms000                           (759U)
//#define WD_PERIOD_76ms100                           (760U)
//#define WD_PERIOD_76ms200                           (761U)
//#define WD_PERIOD_76ms300                           (762U)
//#define WD_PERIOD_76ms400                           (763U)
//#define WD_PERIOD_76ms500                           (764U)
//#define WD_PERIOD_76ms600                           (765U)
//#define WD_PERIOD_76ms700                           (766U)
//#define WD_PERIOD_76ms800                           (767U)
//#define WD_PERIOD_76ms900                           (768U)
//#define WD_PERIOD_77ms000                           (769U)
//#define WD_PERIOD_77ms100                           (770U)
//#define WD_PERIOD_77ms200                           (771U)
//#define WD_PERIOD_77ms300                           (772U)
//#define WD_PERIOD_77ms400                           (773U)
//#define WD_PERIOD_77ms500                           (774U)
//#define WD_PERIOD_77ms600                           (775U)
//#define WD_PERIOD_77ms700                           (776U)
//#define WD_PERIOD_77ms800                           (777U)
//#define WD_PERIOD_77ms900                           (778U)
//#define WD_PERIOD_78ms000                           (779U)
//#define WD_PERIOD_78ms100                           (780U)
//#define WD_PERIOD_78ms200                           (781U)
//#define WD_PERIOD_78ms300                           (782U)
//#define WD_PERIOD_78ms400                           (783U)
//#define WD_PERIOD_78ms500                           (784U)
//#define WD_PERIOD_78ms600                           (785U)
//#define WD_PERIOD_78ms700                           (786U)
//#define WD_PERIOD_78ms800                           (787U)
//#define WD_PERIOD_78ms900                           (788U)
//#define WD_PERIOD_79ms000                           (789U)
//#define WD_PERIOD_79ms100                           (790U)
//#define WD_PERIOD_79ms200                           (791U)
//#define WD_PERIOD_79ms300                           (792U)
//#define WD_PERIOD_79ms400                           (793U)
//#define WD_PERIOD_79ms500                           (794U)
//#define WD_PERIOD_79ms600                           (795U)
//#define WD_PERIOD_79ms700                           (796U)
//#define WD_PERIOD_79ms800                           (797U)
//#define WD_PERIOD_79ms900                           (798U)
//#define WD_PERIOD_80ms000                           (799U)
//#define WD_PERIOD_80ms100                           (800U)
//#define WD_PERIOD_80ms200                           (801U)
//#define WD_PERIOD_80ms300                           (802U)
//#define WD_PERIOD_80ms400                           (803U)
//#define WD_PERIOD_80ms500                           (804U)
//#define WD_PERIOD_80ms600                           (805U)
//#define WD_PERIOD_80ms700                           (806U)
//#define WD_PERIOD_80ms800                           (807U)
//#define WD_PERIOD_80ms900                           (808U)
//#define WD_PERIOD_81ms000                           (809U)
//#define WD_PERIOD_81ms100                           (810U)
//#define WD_PERIOD_81ms200                           (811U)
//#define WD_PERIOD_81ms300                           (812U)
//#define WD_PERIOD_81ms400                           (813U)
//#define WD_PERIOD_81ms500                           (814U)
//#define WD_PERIOD_81ms600                           (815U)
//#define WD_PERIOD_81ms700                           (816U)
//#define WD_PERIOD_81ms800                           (817U)
//#define WD_PERIOD_81ms900                           (818U)
//#define WD_PERIOD_82ms000                           (819U)
//#define WD_PERIOD_82ms100                           (820U)
//#define WD_PERIOD_82ms200                           (821U)
//#define WD_PERIOD_82ms300                           (822U)
//#define WD_PERIOD_82ms400                           (823U)
//#define WD_PERIOD_82ms500                           (824U)
//#define WD_PERIOD_82ms600                           (825U)
//#define WD_PERIOD_82ms700                           (826U)
//#define WD_PERIOD_82ms800                           (827U)
//#define WD_PERIOD_82ms900                           (828U)
//#define WD_PERIOD_83ms000                           (829U)
//#define WD_PERIOD_83ms100                           (830U)
//#define WD_PERIOD_83ms200                           (831U)
//#define WD_PERIOD_83ms300                           (832U)
//#define WD_PERIOD_83ms400                           (833U)
//#define WD_PERIOD_83ms500                           (834U)
//#define WD_PERIOD_83ms600                           (835U)
//#define WD_PERIOD_83ms700                           (836U)
//#define WD_PERIOD_83ms800                           (837U)
//#define WD_PERIOD_83ms900                           (838U)
//#define WD_PERIOD_84ms000                           (839U)
//#define WD_PERIOD_84ms100                           (840U)
//#define WD_PERIOD_84ms200                           (841U)
//#define WD_PERIOD_84ms300                           (842U)
//#define WD_PERIOD_84ms400                           (843U)
//#define WD_PERIOD_84ms500                           (844U)
//#define WD_PERIOD_84ms600                           (845U)
//#define WD_PERIOD_84ms700                           (846U)
//#define WD_PERIOD_84ms800                           (847U)
//#define WD_PERIOD_84ms900                           (848U)
//#define WD_PERIOD_85ms000                           (849U)
//#define WD_PERIOD_85ms100                           (850U)
//#define WD_PERIOD_85ms200                           (851U)
//#define WD_PERIOD_85ms300                           (852U)
//#define WD_PERIOD_85ms400                           (853U)
//#define WD_PERIOD_85ms500                           (854U)
//#define WD_PERIOD_85ms600                           (855U)
//#define WD_PERIOD_85ms700                           (856U)
//#define WD_PERIOD_85ms800                           (857U)
//#define WD_PERIOD_85ms900                           (858U)
//#define WD_PERIOD_86ms000                           (859U)
//#define WD_PERIOD_86ms100                           (860U)
//#define WD_PERIOD_86ms200                           (861U)
//#define WD_PERIOD_86ms300                           (862U)
//#define WD_PERIOD_86ms400                           (863U)
//#define WD_PERIOD_86ms500                           (864U)
//#define WD_PERIOD_86ms600                           (865U)
//#define WD_PERIOD_86ms700                           (866U)
//#define WD_PERIOD_86ms800                           (867U)
//#define WD_PERIOD_86ms900                           (868U)
//#define WD_PERIOD_87ms000                           (869U)
//#define WD_PERIOD_87ms100                           (870U)
//#define WD_PERIOD_87ms200                           (871U)
//#define WD_PERIOD_87ms300                           (872U)
//#define WD_PERIOD_87ms400                           (873U)
//#define WD_PERIOD_87ms500                           (874U)
//#define WD_PERIOD_87ms600                           (375U)
//#define WD_PERIOD_87ms700                           (876U)
//#define WD_PERIOD_87ms800                           (877U)
//#define WD_PERIOD_87ms900                           (878U)
//#define WD_PERIOD_88ms000                           (879U)
//#define WD_PERIOD_88ms100                           (880U)
//#define WD_PERIOD_88ms200                           (881U)
//#define WD_PERIOD_88ms300                           (882U)
//#define WD_PERIOD_88ms400                           (883U)
//#define WD_PERIOD_88ms500                           (884U)
//#define WD_PERIOD_88ms600                           (885U)
//#define WD_PERIOD_88ms700                           (886U)
//#define WD_PERIOD_88ms800                           (887U)
//#define WD_PERIOD_88ms900                           (888U)
//#define WD_PERIOD_89ms000                           (889U)
//#define WD_PERIOD_89ms100                           (890U)
//#define WD_PERIOD_89ms200                           (891U)
//#define WD_PERIOD_89ms300                           (892U)
//#define WD_PERIOD_89ms400                           (893U)
//#define WD_PERIOD_89ms500                           (894U)
//#define WD_PERIOD_89ms600                           (895U)
//#define WD_PERIOD_89ms700                           (896U)
//#define WD_PERIOD_89ms800                           (897U)
//#define WD_PERIOD_89ms900                           (898U)
//#define WD_PERIOD_90ms000                           (899U)
//#define WD_PERIOD_90ms100                           (900U)
//#define WD_PERIOD_90ms200                           (901U)
//#define WD_PERIOD_90ms300                           (902U)
//#define WD_PERIOD_90ms400                           (903U)
//#define WD_PERIOD_90ms500                           (904U)
//#define WD_PERIOD_90ms600                           (905U)
//#define WD_PERIOD_90ms700                           (906U)
//#define WD_PERIOD_90ms800                           (907U)
//#define WD_PERIOD_90ms900                           (908U)
//#define WD_PERIOD_91ms000                           (909U)
//#define WD_PERIOD_91ms100                           (910U)
//#define WD_PERIOD_91ms200                           (911U)
//#define WD_PERIOD_91ms300                           (912U)
//#define WD_PERIOD_91ms400                           (913U)
//#define WD_PERIOD_91ms500                           (914U)
//#define WD_PERIOD_91ms600                           (915U)
//#define WD_PERIOD_91ms700                           (916U)
//#define WD_PERIOD_91ms800                           (917U)
//#define WD_PERIOD_91ms900                           (918U)
//#define WD_PERIOD_92ms000                           (919U)
//#define WD_PERIOD_92ms100                           (920U)
//#define WD_PERIOD_92ms200                           (921U)
//#define WD_PERIOD_92ms300                           (922U)
//#define WD_PERIOD_92ms400                           (923U)
//#define WD_PERIOD_92ms500                           (924U)
//#define WD_PERIOD_92ms600                           (925U)
//#define WD_PERIOD_92ms700                           (926U)
//#define WD_PERIOD_92ms800                           (927U)
//#define WD_PERIOD_92ms900                           (928U)
//#define WD_PERIOD_93ms000                           (929U)
//#define WD_PERIOD_93ms100                           (930U)
//#define WD_PERIOD_93ms200                           (931U)
//#define WD_PERIOD_93ms300                           (932U)
//#define WD_PERIOD_93ms400                           (933U)
//#define WD_PERIOD_93ms500                           (934U)
//#define WD_PERIOD_93ms600                           (935U)
//#define WD_PERIOD_93ms700                           (936U)
//#define WD_PERIOD_93ms800                           (937U)
//#define WD_PERIOD_93ms900                           (938U)
//#define WD_PERIOD_94ms000                           (939U)
//#define WD_PERIOD_94ms100                           (940U)
//#define WD_PERIOD_94ms200                           (941U)
//#define WD_PERIOD_94ms300                           (942U)
//#define WD_PERIOD_94ms400                           (943U)
//#define WD_PERIOD_94ms500                           (944U)
//#define WD_PERIOD_94ms600                           (945U)
//#define WD_PERIOD_94ms700                           (946U)
//#define WD_PERIOD_94ms800                           (947U)
//#define WD_PERIOD_94ms900                           (948U)
//#define WD_PERIOD_95ms000                           (949U)
//#define WD_PERIOD_95ms100                           (950U)
//#define WD_PERIOD_95ms200                           (951U)
//#define WD_PERIOD_95ms300                           (952U)
//#define WD_PERIOD_95ms400                           (953U)
//#define WD_PERIOD_95ms500                           (954U)
//#define WD_PERIOD_95ms600                           (955U)
//#define WD_PERIOD_95ms700                           (956U)
//#define WD_PERIOD_95ms800                           (957U)
//#define WD_PERIOD_95ms900                           (958U)
//#define WD_PERIOD_96ms000                           (959U)
//#define WD_PERIOD_96ms100                           (960U)
//#define WD_PERIOD_96ms200                           (961U)
//#define WD_PERIOD_96ms300                           (962U)
//#define WD_PERIOD_96ms400                           (963U)
//#define WD_PERIOD_96ms500                           (964U)
//#define WD_PERIOD_96ms600                           (965U)
//#define WD_PERIOD_96ms700                           (966U)
//#define WD_PERIOD_96ms800                           (967U)
//#define WD_PERIOD_96ms900                           (968U)
//#define WD_PERIOD_97ms000                           (969U)
//#define WD_PERIOD_97ms100                           (970U)
//#define WD_PERIOD_97ms200                           (971U)
//#define WD_PERIOD_97ms300                           (972U)
//#define WD_PERIOD_97ms400                           (973U)
//#define WD_PERIOD_97ms500                           (974U)
//#define WD_PERIOD_97ms600                           (975U)
//#define WD_PERIOD_97ms700                           (976U)
//#define WD_PERIOD_97ms800                           (977U)
//#define WD_PERIOD_97ms900                           (978U)
//#define WD_PERIOD_98ms000                           (979U)
//#define WD_PERIOD_98ms100                           (980U)
//#define WD_PERIOD_98ms200                           (981U)
//#define WD_PERIOD_98ms300                           (982U)
//#define WD_PERIOD_98ms400                           (983U)
//#define WD_PERIOD_98ms500                           (984U)
//#define WD_PERIOD_98ms600                           (985U)
//#define WD_PERIOD_98ms700                           (986U)
//#define WD_PERIOD_98ms800                           (987U)
//#define WD_PERIOD_98ms900                           (988U)
//#define WD_PERIOD_99ms000                           (989U)
//#define WD_PERIOD_99ms100                           (990U)
//#define WD_PERIOD_99ms200                           (991U)
//#define WD_PERIOD_99ms300                           (992U)
//#define WD_PERIOD_99ms400                           (993U)
//#define WD_PERIOD_99ms500                           (994U)
//#define WD_PERIOD_99ms600                           (995U)
//#define WD_PERIOD_99ms700                           (996U)
//#define WD_PERIOD_99ms800                           (997U)
//#define WD_PERIOD_99ms900                           (998U)
//#define WD_PERIOD_100ms000                          (999U)
//#define WD_PERIOD_100ms100                          (1000U)
//#define WD_PERIOD_100ms200                          (1001U)
//#define WD_PERIOD_100ms300                          (1002U)
//#define WD_PERIOD_100ms400                          (1003U)
//#define WD_PERIOD_100ms500                          (1004U)
//#define WD_PERIOD_100ms600                          (1005U)
//#define WD_PERIOD_100ms700                          (1006U)
//#define WD_PERIOD_100ms800                          (1007U)
//#define WD_PERIOD_100ms900                          (1008U)
//#define WD_PERIOD_101ms000                          (1009U)
//#define WD_PERIOD_101ms100                          (1010U)
//#define WD_PERIOD_101ms200                          (1011U)
//#define WD_PERIOD_101ms300                          (1012U)
//#define WD_PERIOD_101ms400                          (1013U)
//#define WD_PERIOD_101ms500                          (1014U)
//#define WD_PERIOD_101ms600                          (1015U)
//#define WD_PERIOD_101ms700                          (1016U)
//#define WD_PERIOD_101ms800                          (1017U)
//#define WD_PERIOD_101ms900                          (1018U)
//#define WD_PERIOD_102ms000                          (1019U)
//#define WD_PERIOD_102ms100                          (1010U)
//#define WD_PERIOD_102ms200                          (1011U)
//#define WD_PERIOD_102ms300                          (1012U)
//#define WD_PERIOD_102ms400                          (1013U)
//#define WD_CFG_WD_TIMER_T_Pos                       (5U)
//#define WD_CFG_WD_TIMER_T_Msk                       (0x7FE0)
//
///* WD_CFG2 */
//#define WD_REACT_NFAULT                             (0U)
//#define WD_REACT_BRAKE                              (1U)
//#define WD_CFG2_WD_BRAKE_Pos                        (0U)
//#define WD_CFG2_WD_BRAKE_Msk                        (0x0001)
//#define WD_FLT_LATCH_DIS                            (0U)
//#define WD_FLT_LATCH_EN                             (1U)
//#define WD_CFG2_WD_EN_LATCH_Pos                     (1U)
//#define WD_CFG2_WD_EN_LATCH_Msk                     (0x0002)
//#define RSTRT_ATT0                                  (0U)
//#define RSTRT_ATT1                                  (1U)
//#define RSTRT_ATT2                                  (2U)
//#define RSTRT_ATT3                                  (3U)
//#define WD_CFG2_WD_DVDD_RSTRT_ATT_Pos               (2U)
//#define WD_CFG2_WD_DVDD_RSTRT_ATT_Msk               (0x000C)
//#define DVDD_RSTRT_DLY_0ms5                         (0U)
//#define DVDD_RSTRT_DLY_1ms0                         (1U)
//#define DVDD_RSTRT_DLY_1ms5                         (2U)
//#define DVDD_RSTRT_DLY_2ms0                         (3U)
//#define DVDD_RSTRT_DLY_2ms5                         (4U)
//#define DVDD_RSTRT_DLY_3ms0                         (5U)
//#define DVDD_RSTRT_DLY_3ms5                         (6U)
//#define DVDD_RSTRT_DLY_4ms0                         (7U)
//#define DVDD_RSTRT_DLY_4ms5                         (8U)
//#define DVDD_RSTRT_DLY_5ms0                         (9U)
//#define DVDD_RSTRT_DLY_5ms5                         (10U)
//#define DVDD_RSTRT_DLY_6ms0                         (11U)
//#define DVDD_RSTRT_DLY_6ms5                         (12U)
//#define DVDD_RSTRT_DLY_7ms0                         (13U)
//#define DVDD_RSTRT_DLY_7ms5                         (14U)
//#define DVDD_RSTRT_DLY_8ms0                         (15U)
//#define WD_CFG2_WD_DVDD_RSTRT_DLY_Pos               (4U)
//#define WD_CFG2_WD_DVDD_RSTRT_DLY_Msk               (0x00F0)
//#define RLOCK_DIS                                   (0U)
//#define RLOCK_EN                                    (1U)
//#define WD_CFG2_WD_RLOCK_EN_Pos                     (8U)
//#define WD_CFG2_WD_RLOCK_EN_Msk                     (0x0100)
//#define RLOCK_WD_TMOUT_1s                           (0U)
//#define RLOCK_WD_TMOUT_2s                           (1U)
//#define RLOCK_WD_TMOUT_3s                           (2U)
//#define RLOCK_WD_TMOUT_4s                           (3U)
//#define RLOCK_WD_TMOUT_5s                           (4U)
//#define RLOCK_WD_TMOUT_6s                           (5U)
//#define RLOCK_WD_TMOUT_7s                           (6U)
//#define RLOCK_WD_TMOUT_8s                           (7U)
//#define WD_CFG2_WD_RLOCK_T_Pos                      (9U)
//#define WD_CFG2_WD_RLOCK_T_Msk                      (0x0E00)
//#define BUCK_EN                                     (0U)
//#define BUCK_DIS                                    (1U)
//#define WD_CFG2_WD_BK_DIS_Pos                       (12U)
//#define WD_CFG2_WD_BK_DIS_Msk                       (0x1000)
//
///* IDRIVE_CFG */
//#define IDRIVE_10mA                                 (0U)
//#define IDRIVE_20mA                                 (1U)
//#define IDRIVE_30mA                                 (2U)
//#define IDRIVE_40mA                                 (3U)
//#define IDRIVE_50mA                                 (4U)
//#define IDRIVE_60mA                                 (5U)
//#define IDRIVE_80mA                                 (6U)
//#define IDRIVE_100mA                                (7U)
//#define IDRIVE_125mA                                (8U)
//#define IDRIVE_150mA                                (9U)
//#define IDRIVE_175mA                                (10U)
//#define IDRIVE_200mA                                (11U)
//#define IDRIVE_250mA                                (12U)
//#define IDRIVE_300mA                                (13U)
//#define IDRIVE_400mA                                (14U)
//#define IDRIVE_500mA                                (15U)
//#define IDRIVE_CFG_IHS_SRC_Pos                      (0U)
//#define IDRIVE_CFG_IHS_SRC_Msk                      (0x000F)
//#define IDRIVE_CFG_IHS_SINK_Pos                     (4U)
//#define IDRIVE_CFG_IHS_SINK_Msk                     (0x00F0)
//#define IDRIVE_CFG_ILS_SRC_Pos                      (8U)
//#define IDRIVE_CFG_ILS_SRC_Msk                      (0x0F00)
//#define IDRIVE_CFG_ILS_SINK_Pos                     (12U)
//#define IDRIVE_CFG_ILS_SINK_Msk                     (0xF000)
//
///* IDRIVE_PRE_CFG */
//#define IDRIVE_PRE_10mA                             (0U)
//#define IDRIVE_PRE_20mA                             (1U)
//#define IDRIVE_PRE_30mA                             (2U)
//#define IDRIVE_PRE_40mA                             (3U)
//#define IDRIVE_PRE_50mA                             (4U)
//#define IDRIVE_PRE_60mA                             (5U)
//#define IDRIVE_PRE_80mA                             (6U)
//#define IDRIVE_PRE_100mA                            (7U)
//#define IDRIVE_PRE_125mA                            (8U)
//#define IDRIVE_PRE_150mA                            (9U)
//#define IDRIVE_PRE_175mA                            (10U)
//#define IDRIVE_PRE_200mA                            (11U)
//#define IDRIVE_PRE_250mA                            (12U)
//#define IDRIVE_PRE_300mA                            (13U)
//#define IDRIVE_PRE_400mA                            (14U)
//#define IDRIVE_PRE_500mA                            (15U)
//#define IDRIVE_PRE_CFG_I_PRE_SRC_Pos                (0U)
//#define IDRIVE_PRE_CFG_I_PRE_SRC_Msk                (0x000F)
//#define IDRIVE_PRE_CFG_I_PRE_SINK_Pos               (4U)
//#define IDRIVE_PRE_CFG_I_PRE_SINK_Msk               (0x00F0)
//#define PRECHAR_MODE_EN                             (0U)
//#define PRECHAR_MODE_DIS                            (1U)
//#define IDRIVE_PRE_CFG_I_PRE_EN_Pos                 (8U)
//#define IDRIVE_PRE_CFG_I_PRE_EN_Msk                 (0x0100)
//
///* TDRIVE_SRC_CFG */
//#define TDRIVE1_0ns                                 (0U)
//#define TDRIVE1_50ns                                (1U)
//#define TDRIVE1_60ns                                (2U)
//#define TDRIVE1_70ns                                (3U)
//#define TDRIVE1_80ns                                (4U)
//#define TDRIVE1_90ns                                (5U)
//#define TDRIVE1_100ns                               (6U)
//#define TDRIVE1_110ns                               (7U)
//#define TDRIVE1_120ns                               (8U)
//#define TDRIVE1_130ns                               (9U)
//#define TDRIVE1_140ns                               (10U)
//#define TDRIVE1_150ns                               (11U)
//#define TDRIVE1_160ns                               (12U)
//#define TDRIVE1_170ns                               (13U)
//#define TDRIVE1_180ns                               (14U)
//#define TDRIVE1_190ns                               (15U)
//#define TDRIVE1_200ns                               (16U)
//#define TDRIVE1_210ns                               (17U)
//#define TDRIVE1_220ns                               (18U)
//#define TDRIVE1_230ns                               (19U)
//#define TDRIVE1_240ns                               (20U)
//#define TDRIVE1_250ns                               (21U)
//#define TDRIVE1_260ns                               (22U)
//#define TDRIVE1_270ns                               (23U)
//#define TDRIVE1_280ns                               (24U)
//#define TDRIVE1_290ns                               (25U)
//#define TDRIVE1_300ns                               (26U)
//#define TDRIVE1_310ns                               (27U)
//#define TDRIVE1_320ns                               (28U)
//#define TDRIVE1_330ns                               (29U)
//#define TDRIVE1_340ns                               (30U)
//#define TDRIVE1_350ns                               (31U)
//#define TDRIVE1_360ns                               (32U)
//#define TDRIVE1_370ns                               (33U)
//#define TDRIVE1_380ns                               (34U)
//#define TDRIVE1_390ns                               (35U)
//#define TDRIVE1_400ns                               (36U)
//#define TDRIVE1_410ns                               (37U)
//#define TDRIVE1_420ns                               (38U)
//#define TDRIVE1_430ns                               (39U)
//#define TDRIVE1_440ns                               (40U)
//#define TDRIVE1_450ns                               (41U)
//#define TDRIVE1_460ns                               (42U)
//#define TDRIVE1_470ns                               (43U)
//#define TDRIVE1_480ns                               (44U)
//#define TDRIVE1_490ns                               (45U)
//#define TDRIVE1_500ns                               (46U)
//#define TDRIVE1_510ns                               (47U)
//#define TDRIVE1_520ns                               (48U)
//#define TDRIVE1_530ns                               (49U)
//#define TDRIVE1_540ns                               (50U)
//#define TDRIVE1_550ns                               (51U)
//#define TDRIVE1_560ns                               (52U)
//#define TDRIVE1_570ns                               (53U)
//#define TDRIVE1_580ns                               (54U)
//#define TDRIVE1_590ns                               (55U)
//#define TDRIVE1_600ns                               (56U)
//#define TDRIVE1_610ns                               (57U)
//#define TDRIVE1_620ns                               (58U)
//#define TDRIVE1_630ns                               (59U)
//#define TDRIVE1_640ns                               (60U)
//#define TDRIVE1_650ns                               (61U)
//#define TDRIVE1_660ns                               (62U)
//#define TDRIVE1_670ns                               (63U)
//#define TDRIVE1_680ns                               (64U)
//#define TDRIVE1_690ns                               (65U)
//#define TDRIVE1_700ns                               (66U)
//#define TDRIVE1_710ns                               (67U)
//#define TDRIVE1_720ns                               (68U)
//#define TDRIVE1_730ns                               (69U)
//#define TDRIVE1_740ns                               (70U)
//#define TDRIVE1_750ns                               (71U)
//#define TDRIVE1_760ns                               (72U)
//#define TDRIVE1_770ns                               (73U)
//#define TDRIVE1_780ns                               (74U)
//#define TDRIVE1_790ns                               (75U)
//#define TDRIVE1_800ns                               (76U)
//#define TDRIVE1_810ns                               (77U)
//#define TDRIVE1_820ns                               (78U)
//#define TDRIVE1_830ns                               (79U)
//#define TDRIVE1_840ns                               (80U)
//#define TDRIVE1_850ns                               (81U)
//#define TDRIVE1_860ns                               (82U)
//#define TDRIVE1_870ns                               (83U)
//#define TDRIVE1_880ns                               (84U)
//#define TDRIVE1_890ns                               (85U)
//#define TDRIVE1_900ns                               (86U)
//#define TDRIVE1_910ns                               (87U)
//#define TDRIVE1_920ns                               (88U)
//#define TDRIVE1_930ns                               (89U)
//#define TDRIVE1_940ns                               (90U)
//#define TDRIVE1_950ns                               (91U)
//#define TDRIVE1_960ns                               (92U)
//#define TDRIVE1_970ns                               (93U)
//#define TDRIVE1_980ns                               (94U)
//#define TDRIVE1_990ns                               (95U)
//#define TDRIVE1_1000ns                              (96U)
//#define TDRIVE1_1010ns                              (97U)
//#define TDRIVE1_1020ns                              (98U)
//#define TDRIVE1_1030ns                              (99U)
//#define TDRIVE1_1040ns                              (100U)
//#define TDRIVE1_1050ns                              (101U)
//#define TDRIVE1_1060ns                              (102U)
//#define TDRIVE1_1070ns                              (103U)
//#define TDRIVE1_1080ns                              (104U)
//#define TDRIVE1_1090ns                              (105U)
//#define TDRIVE1_1100ns                              (106U)
//#define TDRIVE1_1110ns                              (107U)
//#define TDRIVE1_1120ns                              (108U)
//#define TDRIVE1_1130ns                              (109U)
//#define TDRIVE1_1140ns                              (110U)
//#define TDRIVE1_1150ns                              (111U)
//#define TDRIVE1_1160ns                              (112U)
//#define TDRIVE1_1170ns                              (113U)
//#define TDRIVE1_1180ns                              (114U)
//#define TDRIVE1_1190ns                              (115U)
//#define TDRIVE1_1200ns                              (116U)
//#define TDRIVE1_1210ns                              (117U)
//#define TDRIVE1_1220ns                              (118U)
//#define TDRIVE1_1230ns                              (119U)
//#define TDRIVE1_1240ns                              (120U)
//#define TDRIVE1_1250ns                              (121U)
//#define TDRIVE1_1260ns                              (122U)
//#define TDRIVE1_1270ns                              (123U)
//#define TDRIVE1_1280ns                              (124U)
//#define TDRIVE1_1290ns                              (125U)
//#define TDRIVE1_1300ns                              (126U)
//#define TDRIVE1_1310ns                              (127U)
//#define TDRIVE1_1320ns                              (128U)
//#define TDRIVE1_1330ns                              (129U)
//#define TDRIVE1_1340ns                              (130U)
//#define TDRIVE1_1350ns                              (131U)
//#define TDRIVE1_1360ns                              (132U)
//#define TDRIVE1_1370ns                              (133U)
//#define TDRIVE1_1380ns                              (134U)
//#define TDRIVE1_1390ns                              (135U)
//#define TDRIVE1_1400ns                              (136U)
//#define TDRIVE1_1410ns                              (137U)
//#define TDRIVE1_1420ns                              (138U)
//#define TDRIVE1_1430ns                              (139U)
//#define TDRIVE1_1440ns                              (140U)
//#define TDRIVE1_1450ns                              (141U)
//#define TDRIVE1_1460ns                              (142U)
//#define TDRIVE1_1470ns                              (143U)
//#define TDRIVE1_1480ns                              (144U)
//#define TDRIVE1_1490ns                              (145U)
//#define TDRIVE1_1500ns                              (146U)
//#define TDRIVE1_1510ns                              (147U)
//#define TDRIVE1_1520ns                              (148U)
//#define TDRIVE1_1530ns                              (149U)
//#define TDRIVE1_1540ns                              (150U)
//#define TDRIVE1_1550ns                              (151U)
//#define TDRIVE1_1560ns                              (152U)
//#define TDRIVE1_1570ns                              (153U)
//#define TDRIVE1_1580ns                              (154U)
//#define TDRIVE1_1590ns                              (155U)
//#define TDRIVE1_1600ns                              (156U)
//#define TDRIVE1_1610ns                              (157U)
//#define TDRIVE1_1620ns                              (158U)
//#define TDRIVE1_1630ns                              (159U)
//#define TDRIVE1_1640ns                              (160U)
//#define TDRIVE1_1650ns                              (161U)
//#define TDRIVE1_1660ns                              (162U)
//#define TDRIVE1_1670ns                              (163U)
//#define TDRIVE1_1680ns                              (164U)
//#define TDRIVE1_1690ns                              (165U)
//#define TDRIVE1_1700ns                              (166U)
//#define TDRIVE1_1710ns                              (167U)
//#define TDRIVE1_1720ns                              (168U)
//#define TDRIVE1_1730ns                              (169U)
//#define TDRIVE1_1740ns                              (170U)
//#define TDRIVE1_1750ns                              (171U)
//#define TDRIVE1_1760ns                              (172U)
//#define TDRIVE1_1770ns                              (173U)
//#define TDRIVE1_1780ns                              (174U)
//#define TDRIVE1_1790ns                              (175U)
//#define TDRIVE1_1800ns                              (176U)
//#define TDRIVE1_1810ns                              (177U)
//#define TDRIVE1_1820ns                              (178U)
//#define TDRIVE1_1830ns                              (179U)
//#define TDRIVE1_1840ns                              (180U)
//#define TDRIVE1_1850ns                              (181U)
//#define TDRIVE1_1860ns                              (182U)
//#define TDRIVE1_1870ns                              (183U)
//#define TDRIVE1_1880ns                              (184U)
//#define TDRIVE1_1890ns                              (185U)
//#define TDRIVE1_1900ns                              (186U)
//#define TDRIVE1_1910ns                              (187U)
//#define TDRIVE1_1920ns                              (188U)
//#define TDRIVE1_1930ns                              (189U)
//#define TDRIVE1_1940ns                              (190U)
//#define TDRIVE1_1950ns                              (191U)
//#define TDRIVE1_1960ns                              (192U)
//#define TDRIVE1_1970ns                              (193U)
//#define TDRIVE1_1980ns                              (194U)
//#define TDRIVE1_1990ns                              (195U)
//#define TDRIVE1_2000ns                              (196U)
//#define TDRIVE1_2010ns                              (197U)
//#define TDRIVE1_2020ns                              (198U)
//#define TDRIVE1_2030ns                              (199U)
//#define TDRIVE1_2040ns                              (200U)
//#define TDRIVE1_2050ns                              (201U)
//#define TDRIVE1_2060ns                              (202U)
//#define TDRIVE1_2070ns                              (203U)
//#define TDRIVE1_2080ns                              (204U)
//#define TDRIVE1_2090ns                              (205U)
//#define TDRIVE1_2100ns                              (206U)
//#define TDRIVE1_2110ns                              (207U)
//#define TDRIVE1_2120ns                              (208U)
//#define TDRIVE1_2130ns                              (209U)
//#define TDRIVE1_2140ns                              (210U)
//#define TDRIVE1_2150ns                              (211U)
//#define TDRIVE1_2160ns                              (212U)
//#define TDRIVE1_2170ns                              (213U)
//#define TDRIVE1_2180ns                              (214U)
//#define TDRIVE1_2190ns                              (215U)
//#define TDRIVE1_2200ns                              (216U)
//#define TDRIVE1_2210ns                              (217U)
//#define TDRIVE1_2220ns                              (218U)
//#define TDRIVE1_2230ns                              (219U)
//#define TDRIVE1_2240ns                              (220U)
//#define TDRIVE1_2250ns                              (221U)
//#define TDRIVE1_2260ns                              (222U)
//#define TDRIVE1_2270ns                              (223U)
//#define TDRIVE1_2280ns                              (224U)
//#define TDRIVE1_2290ns                              (225U)
//#define TDRIVE1_2300ns                              (226U)
//#define TDRIVE1_2310ns                              (227U)
//#define TDRIVE1_2320ns                              (228U)
//#define TDRIVE1_2330ns                              (229U)
//#define TDRIVE1_2340ns                              (230U)
//#define TDRIVE1_2350ns                              (231U)
//#define TDRIVE1_2360ns                              (232U)
//#define TDRIVE1_2370ns                              (233U)
//#define TDRIVE1_2380ns                              (234U)
//#define TDRIVE1_2390ns                              (235U)
//#define TDRIVE1_2400ns                              (236U)
//#define TDRIVE1_2410ns                              (237U)
//#define TDRIVE1_2420ns                              (238U)
//#define TDRIVE1_2430ns                              (239U)
//#define TDRIVE1_2440ns                              (240U)
//#define TDRIVE1_2450ns                              (241U)
//#define TDRIVE1_2460ns                              (242U)
//#define TDRIVE1_2470ns                              (243U)
//#define TDRIVE1_2480ns                              (244U)
//#define TDRIVE1_2490ns                              (245U)
//#define TDRIVE1_2500ns                              (246U)
//#define TDRIVE1_2510ns                              (247U)
//#define TDRIVE1_2520ns                              (248U)
//#define TDRIVE1_2530ns                              (249U)
//#define TDRIVE1_2540ns                              (250U)
//#define TDRIVE1_2550ns                              (251U)
//#define TDRIVE1_2560ns                              (252U)
//#define TDRIVE1_2570ns                              (253U)
//#define TDRIVE1_2580ns                              (254U)
//#define TDRIVE1_2590ns                              (255U)
//#define TDRIVE_SRC_CFG_TDRIVE1_Pos                  (0U)
//#define TDRIVE_SRC_CFG_TDRIVE1_Msk                  (0x00FF)
//#define TDRIVE2_0ns                                 (0U)
//#define TDRIVE2_10ns                                (1U)
//#define TDRIVE2_20ns                                (2U)
//#define TDRIVE2_30ns                                (3U)
//#define TDRIVE2_40ns                                (4U)
//#define TDRIVE2_50ns                                (5U)
//#define TDRIVE2_60ns                                (6U)
//#define TDRIVE2_70ns                                (7U)
//#define TDRIVE2_80ns                                (8U)
//#define TDRIVE2_90ns                                (9U)
//#define TDRIVE2_100ns                               (10U)
//#define TDRIVE2_110ns                               (11U)
//#define TDRIVE2_120ns                               (12U)
//#define TDRIVE2_130ns                               (13U)
//#define TDRIVE2_140ns                               (14U)
//#define TDRIVE2_150ns                               (15U)
//#define TDRIVE2_160ns                               (16U)
//#define TDRIVE2_170ns                               (17U)
//#define TDRIVE2_180ns                               (18U)
//#define TDRIVE2_190ns                               (19U)
//#define TDRIVE2_200ns                               (20U)
//#define TDRIVE2_210ns                               (21U)
//#define TDRIVE2_220ns                               (22U)
//#define TDRIVE2_230ns                               (23U)
//#define TDRIVE2_240ns                               (24U)
//#define TDRIVE2_250ns                               (25U)
//#define TDRIVE2_260ns                               (26U)
//#define TDRIVE2_270ns                               (27U)
//#define TDRIVE2_280ns                               (28U)
//#define TDRIVE2_290ns                               (29U)
//#define TDRIVE2_300ns                               (30U)
//#define TDRIVE2_310ns                               (31U)
//#define TDRIVE2_320ns                               (32U)
//#define TDRIVE2_330ns                               (33U)
//#define TDRIVE2_340ns                               (34U)
//#define TDRIVE2_350ns                               (35U)
//#define TDRIVE2_360ns                               (36U)
//#define TDRIVE2_370ns                               (37U)
//#define TDRIVE2_380ns                               (38U)
//#define TDRIVE2_390ns                               (39U)
//#define TDRIVE2_400ns                               (40U)
//#define TDRIVE2_410ns                               (41U)
//#define TDRIVE2_420ns                               (42U)
//#define TDRIVE2_430ns                               (43U)
//#define TDRIVE2_440ns                               (44U)
//#define TDRIVE2_450ns                               (45U)
//#define TDRIVE2_460ns                               (46U)
//#define TDRIVE2_470ns                               (47U)
//#define TDRIVE2_480ns                               (48U)
//#define TDRIVE2_490ns                               (49U)
//#define TDRIVE2_500ns                               (50U)
//#define TDRIVE2_510ns                               (51U)
//#define TDRIVE2_520ns                               (52U)
//#define TDRIVE2_530ns                               (53U)
//#define TDRIVE2_540ns                               (54U)
//#define TDRIVE2_550ns                               (55U)
//#define TDRIVE2_560ns                               (56U)
//#define TDRIVE2_570ns                               (57U)
//#define TDRIVE2_580ns                               (58U)
//#define TDRIVE2_590ns                               (59U)
//#define TDRIVE2_600ns                               (60U)
//#define TDRIVE2_610ns                               (61U)
//#define TDRIVE2_620ns                               (62U)
//#define TDRIVE2_630ns                               (63U)
//#define TDRIVE2_640ns                               (64U)
//#define TDRIVE2_650ns                               (65U)
//#define TDRIVE2_660ns                               (66U)
//#define TDRIVE2_670ns                               (67U)
//#define TDRIVE2_680ns                               (68U)
//#define TDRIVE2_690ns                               (69U)
//#define TDRIVE2_700ns                               (70U)
//#define TDRIVE2_710ns                               (71U)
//#define TDRIVE2_720ns                               (72U)
//#define TDRIVE2_730ns                               (73U)
//#define TDRIVE2_740ns                               (74U)
//#define TDRIVE2_750ns                               (75U)
//#define TDRIVE2_760ns                               (76U)
//#define TDRIVE2_770ns                               (77U)
//#define TDRIVE2_780ns                               (78U)
//#define TDRIVE2_790ns                               (79U)
//#define TDRIVE2_800ns                               (80U)
//#define TDRIVE2_810ns                               (81U)
//#define TDRIVE2_820ns                               (82U)
//#define TDRIVE2_830ns                               (83U)
//#define TDRIVE2_840ns                               (84U)
//#define TDRIVE2_850ns                               (85U)
//#define TDRIVE2_860ns                               (86U)
//#define TDRIVE2_870ns                               (87U)
//#define TDRIVE2_880ns                               (88U)
//#define TDRIVE2_890ns                               (89U)
//#define TDRIVE2_900ns                               (90U)
//#define TDRIVE2_910ns                               (91U)
//#define TDRIVE2_920ns                               (92U)
//#define TDRIVE2_930ns                               (93U)
//#define TDRIVE2_940ns                               (94U)
//#define TDRIVE2_950ns                               (95U)
//#define TDRIVE2_960ns                               (96U)
//#define TDRIVE2_970ns                               (97U)
//#define TDRIVE2_980ns                               (98U)
//#define TDRIVE2_990ns                               (99U)
//#define TDRIVE2_1000ns                              (100U)
//#define TDRIVE2_1010ns                              (101U)
//#define TDRIVE2_1020ns                              (102U)
//#define TDRIVE2_1030ns                              (103U)
//#define TDRIVE2_1040ns                              (104U)
//#define TDRIVE2_1050ns                              (105U)
//#define TDRIVE2_1060ns                              (106U)
//#define TDRIVE2_1070ns                              (107U)
//#define TDRIVE2_1080ns                              (108U)
//#define TDRIVE2_1090ns                              (109U)
//#define TDRIVE2_1100ns                              (110U)
//#define TDRIVE2_1110ns                              (111U)
//#define TDRIVE2_1120ns                              (112U)
//#define TDRIVE2_1130ns                              (113U)
//#define TDRIVE2_1140ns                              (114U)
//#define TDRIVE2_1150ns                              (115U)
//#define TDRIVE2_1160ns                              (116U)
//#define TDRIVE2_1170ns                              (117U)
//#define TDRIVE2_1180ns                              (118U)
//#define TDRIVE2_1190ns                              (119U)
//#define TDRIVE2_1200ns                              (120U)
//#define TDRIVE2_1210ns                              (121U)
//#define TDRIVE2_1220ns                              (122U)
//#define TDRIVE2_1230ns                              (123U)
//#define TDRIVE2_1240ns                              (124U)
//#define TDRIVE2_1250ns                              (125U)
//#define TDRIVE2_1260ns                              (126U)
//#define TDRIVE2_1270ns                              (127U)
//#define TDRIVE2_1280ns                              (128U)
//#define TDRIVE2_1290ns                              (129U)
//#define TDRIVE2_1300ns                              (130U)
//#define TDRIVE2_1310ns                              (131U)
//#define TDRIVE2_1320ns                              (132U)
//#define TDRIVE2_1330ns                              (133U)
//#define TDRIVE2_1340ns                              (134U)
//#define TDRIVE2_1350ns                              (135U)
//#define TDRIVE2_1360ns                              (136U)
//#define TDRIVE2_1370ns                              (137U)
//#define TDRIVE2_1380ns                              (138U)
//#define TDRIVE2_1390ns                              (139U)
//#define TDRIVE2_1400ns                              (140U)
//#define TDRIVE2_1410ns                              (141U)
//#define TDRIVE2_1420ns                              (142U)
//#define TDRIVE2_1430ns                              (143U)
//#define TDRIVE2_1440ns                              (144U)
//#define TDRIVE2_1450ns                              (145U)
//#define TDRIVE2_1460ns                              (146U)
//#define TDRIVE2_1470ns                              (147U)
//#define TDRIVE2_1480ns                              (148U)
//#define TDRIVE2_1490ns                              (149U)
//#define TDRIVE2_1500ns                              (150U)
//#define TDRIVE2_1510ns                              (151U)
//#define TDRIVE2_1520ns                              (152U)
//#define TDRIVE2_1530ns                              (153U)
//#define TDRIVE2_1540ns                              (154U)
//#define TDRIVE2_1550ns                              (155U)
//#define TDRIVE2_1560ns                              (156U)
//#define TDRIVE2_1570ns                              (157U)
//#define TDRIVE2_1580ns                              (158U)
//#define TDRIVE2_1590ns                              (159U)
//#define TDRIVE2_1600ns                              (160U)
//#define TDRIVE2_1610ns                              (161U)
//#define TDRIVE2_1620ns                              (162U)
//#define TDRIVE2_1630ns                              (163U)
//#define TDRIVE2_1640ns                              (164U)
//#define TDRIVE2_1650ns                              (165U)
//#define TDRIVE2_1660ns                              (166U)
//#define TDRIVE2_1670ns                              (167U)
//#define TDRIVE2_1680ns                              (168U)
//#define TDRIVE2_1690ns                              (169U)
//#define TDRIVE2_1700ns                              (170U)
//#define TDRIVE2_1710ns                              (171U)
//#define TDRIVE2_1720ns                              (172U)
//#define TDRIVE2_1730ns                              (173U)
//#define TDRIVE2_1740ns                              (174U)
//#define TDRIVE2_1750ns                              (175U)
//#define TDRIVE2_1760ns                              (176U)
//#define TDRIVE2_1770ns                              (177U)
//#define TDRIVE2_1780ns                              (178U)
//#define TDRIVE2_1790ns                              (179U)
//#define TDRIVE2_1800ns                              (180U)
//#define TDRIVE2_1810ns                              (181U)
//#define TDRIVE2_1820ns                              (182U)
//#define TDRIVE2_1830ns                              (183U)
//#define TDRIVE2_1840ns                              (184U)
//#define TDRIVE2_1850ns                              (185U)
//#define TDRIVE2_1860ns                              (186U)
//#define TDRIVE2_1870ns                              (187U)
//#define TDRIVE2_1880ns                              (188U)
//#define TDRIVE2_1890ns                              (189U)
//#define TDRIVE2_1900ns                              (190U)
//#define TDRIVE2_1910ns                              (191U)
//#define TDRIVE2_1920ns                              (192U)
//#define TDRIVE2_1930ns                              (193U)
//#define TDRIVE2_1940ns                              (194U)
//#define TDRIVE2_1950ns                              (195U)
//#define TDRIVE2_1960ns                              (196U)
//#define TDRIVE2_1970ns                              (197U)
//#define TDRIVE2_1980ns                              (198U)
//#define TDRIVE2_1990ns                              (199U)
//#define TDRIVE2_2000ns                              (200U)
//#define TDRIVE2_2010ns                              (201U)
//#define TDRIVE2_2020ns                              (202U)
//#define TDRIVE2_2030ns                              (203U)
//#define TDRIVE2_2040ns                              (204U)
//#define TDRIVE2_2050ns                              (205U)
//#define TDRIVE2_2060ns                              (206U)
//#define TDRIVE2_2070ns                              (207U)
//#define TDRIVE2_2080ns                              (208U)
//#define TDRIVE2_2090ns                              (209U)
//#define TDRIVE2_2100ns                              (210U)
//#define TDRIVE2_2110ns                              (211U)
//#define TDRIVE2_2120ns                              (212U)
//#define TDRIVE2_2130ns                              (213U)
//#define TDRIVE2_2140ns                              (214U)
//#define TDRIVE2_2150ns                              (215U)
//#define TDRIVE2_2160ns                              (216U)
//#define TDRIVE2_2170ns                              (217U)
//#define TDRIVE2_2180ns                              (218U)
//#define TDRIVE2_2190ns                              (219U)
//#define TDRIVE2_2200ns                              (220U)
//#define TDRIVE2_2210ns                              (221U)
//#define TDRIVE2_2220ns                              (222U)
//#define TDRIVE2_2230ns                              (223U)
//#define TDRIVE2_2240ns                              (224U)
//#define TDRIVE2_2250ns                              (225U)
//#define TDRIVE2_2260ns                              (226U)
//#define TDRIVE2_2270ns                              (227U)
//#define TDRIVE2_2280ns                              (228U)
//#define TDRIVE2_2290ns                              (229U)
//#define TDRIVE2_2300ns                              (230U)
//#define TDRIVE2_2310ns                              (231U)
//#define TDRIVE2_2320ns                              (232U)
//#define TDRIVE2_2330ns                              (233U)
//#define TDRIVE2_2340ns                              (234U)
//#define TDRIVE2_2350ns                              (235U)
//#define TDRIVE2_2360ns                              (236U)
//#define TDRIVE2_2370ns                              (237U)
//#define TDRIVE2_2380ns                              (238U)
//#define TDRIVE2_2390ns                              (239U)
//#define TDRIVE2_2400ns                              (240U)
//#define TDRIVE2_2410ns                              (241U)
//#define TDRIVE2_2420ns                              (242U)
//#define TDRIVE2_2430ns                              (243U)
//#define TDRIVE2_2440ns                              (244U)
//#define TDRIVE2_2450ns                              (245U)
//#define TDRIVE2_2460ns                              (246U)
//#define TDRIVE2_2470ns                              (247U)
//#define TDRIVE2_2480ns                              (248U)
//#define TDRIVE2_2490ns                              (249U)
//#define TDRIVE2_2500ns                              (250U)
//#define TDRIVE2_2510ns                              (251U)
//#define TDRIVE2_2520ns                              (252U)
//#define TDRIVE2_2530ns                              (253U)
//#define TDRIVE2_2540ns                              (254U)
//#define TDRIVE2_2550ns                              (255U)
//#define TDRIVE_SRC_CFG_TDRIVE2_Pos                  (8U)
//#define TDRIVE_SRC_CFG_TDRIVE2_Msk                  (0xFF00)
//
///* TDRIVE_SINK_CFG */
//#define TDRIVE3_0ns                                 (0U)
//#define TDRIVE3_50ns                                (1U)
//#define TDRIVE3_60ns                                (2U)
//#define TDRIVE3_70ns                                (3U)
//#define TDRIVE3_80ns                                (4U)
//#define TDRIVE3_90ns                                (5U)
//#define TDRIVE3_100ns                               (6U)
//#define TDRIVE3_110ns                               (7U)
//#define TDRIVE3_120ns                               (8U)
//#define TDRIVE3_130ns                               (9U)
//#define TDRIVE3_140ns                               (10U)
//#define TDRIVE3_150ns                               (11U)
//#define TDRIVE3_160ns                               (12U)
//#define TDRIVE3_170ns                               (13U)
//#define TDRIVE3_180ns                               (14U)
//#define TDRIVE3_190ns                               (15U)
//#define TDRIVE3_200ns                               (16U)
//#define TDRIVE3_210ns                               (17U)
//#define TDRIVE3_220ns                               (18U)
//#define TDRIVE3_230ns                               (19U)
//#define TDRIVE3_240ns                               (20U)
//#define TDRIVE3_250ns                               (21U)
//#define TDRIVE3_260ns                               (22U)
//#define TDRIVE3_270ns                               (23U)
//#define TDRIVE3_280ns                               (24U)
//#define TDRIVE3_290ns                               (25U)
//#define TDRIVE3_300ns                               (26U)
//#define TDRIVE3_310ns                               (27U)
//#define TDRIVE3_320ns                               (28U)
//#define TDRIVE3_330ns                               (29U)
//#define TDRIVE3_340ns                               (30U)
//#define TDRIVE3_350ns                               (31U)
//#define TDRIVE3_360ns                               (32U)
//#define TDRIVE3_370ns                               (33U)
//#define TDRIVE3_380ns                               (34U)
//#define TDRIVE3_390ns                               (35U)
//#define TDRIVE3_400ns                               (36U)
//#define TDRIVE3_410ns                               (37U)
//#define TDRIVE3_420ns                               (38U)
//#define TDRIVE3_430ns                               (39U)
//#define TDRIVE3_440ns                               (40U)
//#define TDRIVE3_450ns                               (41U)
//#define TDRIVE3_460ns                               (42U)
//#define TDRIVE3_470ns                               (43U)
//#define TDRIVE3_480ns                               (44U)
//#define TDRIVE3_490ns                               (45U)
//#define TDRIVE3_500ns                               (46U)
//#define TDRIVE3_510ns                               (47U)
//#define TDRIVE3_520ns                               (48U)
//#define TDRIVE3_530ns                               (49U)
//#define TDRIVE3_540ns                               (50U)
//#define TDRIVE3_550ns                               (51U)
//#define TDRIVE3_560ns                               (52U)
//#define TDRIVE3_570ns                               (53U)
//#define TDRIVE3_580ns                               (54U)
//#define TDRIVE3_590ns                               (55U)
//#define TDRIVE3_600ns                               (56U)
//#define TDRIVE3_610ns                               (57U)
//#define TDRIVE3_620ns                               (58U)
//#define TDRIVE3_630ns                               (59U)
//#define TDRIVE3_640ns                               (60U)
//#define TDRIVE3_650ns                               (61U)
//#define TDRIVE3_660ns                               (62U)
//#define TDRIVE3_670ns                               (63U)
//#define TDRIVE3_680ns                               (64U)
//#define TDRIVE3_690ns                               (65U)
//#define TDRIVE3_700ns                               (66U)
//#define TDRIVE3_710ns                               (67U)
//#define TDRIVE3_720ns                               (68U)
//#define TDRIVE3_730ns                               (69U)
//#define TDRIVE3_740ns                               (70U)
//#define TDRIVE3_750ns                               (71U)
//#define TDRIVE3_760ns                               (72U)
//#define TDRIVE3_770ns                               (73U)
//#define TDRIVE3_780ns                               (74U)
//#define TDRIVE3_790ns                               (75U)
//#define TDRIVE3_800ns                               (76U)
//#define TDRIVE3_810ns                               (77U)
//#define TDRIVE3_820ns                               (78U)
//#define TDRIVE3_830ns                               (79U)
//#define TDRIVE3_840ns                               (80U)
//#define TDRIVE3_850ns                               (81U)
//#define TDRIVE3_860ns                               (82U)
//#define TDRIVE3_870ns                               (83U)
//#define TDRIVE3_880ns                               (84U)
//#define TDRIVE3_890ns                               (85U)
//#define TDRIVE3_900ns                               (86U)
//#define TDRIVE3_910ns                               (87U)
//#define TDRIVE3_920ns                               (88U)
//#define TDRIVE3_930ns                               (89U)
//#define TDRIVE3_940ns                               (90U)
//#define TDRIVE3_950ns                               (91U)
//#define TDRIVE3_960ns                               (92U)
//#define TDRIVE3_970ns                               (93U)
//#define TDRIVE3_980ns                               (94U)
//#define TDRIVE3_990ns                               (95U)
//#define TDRIVE3_1000ns                              (96U)
//#define TDRIVE3_1010ns                              (97U)
//#define TDRIVE3_1020ns                              (98U)
//#define TDRIVE3_1030ns                              (99U)
//#define TDRIVE3_1040ns                              (100U)
//#define TDRIVE3_1050ns                              (101U)
//#define TDRIVE3_1060ns                              (102U)
//#define TDRIVE3_1070ns                              (103U)
//#define TDRIVE3_1080ns                              (104U)
//#define TDRIVE3_1090ns                              (105U)
//#define TDRIVE3_1100ns                              (106U)
//#define TDRIVE3_1110ns                              (107U)
//#define TDRIVE3_1120ns                              (108U)
//#define TDRIVE3_1130ns                              (109U)
//#define TDRIVE3_1140ns                              (110U)
//#define TDRIVE3_1150ns                              (111U)
//#define TDRIVE3_1160ns                              (112U)
//#define TDRIVE3_1170ns                              (113U)
//#define TDRIVE3_1180ns                              (114U)
//#define TDRIVE3_1190ns                              (115U)
//#define TDRIVE3_1200ns                              (116U)
//#define TDRIVE3_1210ns                              (117U)
//#define TDRIVE3_1220ns                              (118U)
//#define TDRIVE3_1230ns                              (119U)
//#define TDRIVE3_1240ns                              (120U)
//#define TDRIVE3_1250ns                              (121U)
//#define TDRIVE3_1260ns                              (122U)
//#define TDRIVE3_1270ns                              (123U)
//#define TDRIVE3_1280ns                              (124U)
//#define TDRIVE3_1290ns                              (125U)
//#define TDRIVE3_1300ns                              (126U)
//#define TDRIVE3_1310ns                              (127U)
//#define TDRIVE3_1320ns                              (128U)
//#define TDRIVE3_1330ns                              (129U)
//#define TDRIVE3_1340ns                              (130U)
//#define TDRIVE3_1350ns                              (131U)
//#define TDRIVE3_1360ns                              (132U)
//#define TDRIVE3_1370ns                              (133U)
//#define TDRIVE3_1380ns                              (134U)
//#define TDRIVE3_1390ns                              (135U)
//#define TDRIVE3_1400ns                              (136U)
//#define TDRIVE3_1410ns                              (137U)
//#define TDRIVE3_1420ns                              (138U)
//#define TDRIVE3_1430ns                              (139U)
//#define TDRIVE3_1440ns                              (140U)
//#define TDRIVE3_1450ns                              (141U)
//#define TDRIVE3_1460ns                              (142U)
//#define TDRIVE3_1470ns                              (143U)
//#define TDRIVE3_1480ns                              (144U)
//#define TDRIVE3_1490ns                              (145U)
//#define TDRIVE3_1500ns                              (146U)
//#define TDRIVE3_1510ns                              (147U)
//#define TDRIVE3_1520ns                              (148U)
//#define TDRIVE3_1530ns                              (149U)
//#define TDRIVE3_1540ns                              (150U)
//#define TDRIVE3_1550ns                              (151U)
//#define TDRIVE3_1560ns                              (152U)
//#define TDRIVE3_1570ns                              (153U)
//#define TDRIVE3_1580ns                              (154U)
//#define TDRIVE3_1590ns                              (155U)
//#define TDRIVE3_1600ns                              (156U)
//#define TDRIVE3_1610ns                              (157U)
//#define TDRIVE3_1620ns                              (158U)
//#define TDRIVE3_1630ns                              (159U)
//#define TDRIVE3_1640ns                              (160U)
//#define TDRIVE3_1650ns                              (161U)
//#define TDRIVE3_1660ns                              (162U)
//#define TDRIVE3_1670ns                              (163U)
//#define TDRIVE3_1680ns                              (164U)
//#define TDRIVE3_1690ns                              (165U)
//#define TDRIVE3_1700ns                              (166U)
//#define TDRIVE3_1710ns                              (167U)
//#define TDRIVE3_1720ns                              (168U)
//#define TDRIVE3_1730ns                              (169U)
//#define TDRIVE3_1740ns                              (170U)
//#define TDRIVE3_1750ns                              (171U)
//#define TDRIVE3_1760ns                              (172U)
//#define TDRIVE3_1770ns                              (173U)
//#define TDRIVE3_1780ns                              (174U)
//#define TDRIVE3_1790ns                              (175U)
//#define TDRIVE3_1800ns                              (176U)
//#define TDRIVE3_1810ns                              (177U)
//#define TDRIVE3_1820ns                              (178U)
//#define TDRIVE3_1830ns                              (179U)
//#define TDRIVE3_1840ns                              (180U)
//#define TDRIVE3_1850ns                              (181U)
//#define TDRIVE3_1860ns                              (182U)
//#define TDRIVE3_1870ns                              (183U)
//#define TDRIVE3_1880ns                              (184U)
//#define TDRIVE3_1890ns                              (185U)
//#define TDRIVE3_1900ns                              (186U)
//#define TDRIVE3_1910ns                              (187U)
//#define TDRIVE3_1920ns                              (188U)
//#define TDRIVE3_1930ns                              (189U)
//#define TDRIVE3_1940ns                              (190U)
//#define TDRIVE3_1950ns                              (191U)
//#define TDRIVE3_1960ns                              (192U)
//#define TDRIVE3_1970ns                              (193U)
//#define TDRIVE3_1980ns                              (194U)
//#define TDRIVE3_1990ns                              (195U)
//#define TDRIVE3_2000ns                              (196U)
//#define TDRIVE3_2010ns                              (197U)
//#define TDRIVE3_2020ns                              (198U)
//#define TDRIVE3_2030ns                              (199U)
//#define TDRIVE3_2040ns                              (200U)
//#define TDRIVE3_2050ns                              (201U)
//#define TDRIVE3_2060ns                              (202U)
//#define TDRIVE3_2070ns                              (203U)
//#define TDRIVE3_2080ns                              (204U)
//#define TDRIVE3_2090ns                              (205U)
//#define TDRIVE3_2100ns                              (206U)
//#define TDRIVE3_2110ns                              (207U)
//#define TDRIVE3_2120ns                              (208U)
//#define TDRIVE3_2130ns                              (209U)
//#define TDRIVE3_2140ns                              (210U)
//#define TDRIVE3_2150ns                              (211U)
//#define TDRIVE3_2160ns                              (212U)
//#define TDRIVE3_2170ns                              (213U)
//#define TDRIVE3_2180ns                              (214U)
//#define TDRIVE3_2190ns                              (215U)
//#define TDRIVE3_2200ns                              (216U)
//#define TDRIVE3_2210ns                              (217U)
//#define TDRIVE3_2220ns                              (218U)
//#define TDRIVE3_2230ns                              (219U)
//#define TDRIVE3_2240ns                              (220U)
//#define TDRIVE3_2250ns                              (221U)
//#define TDRIVE3_2260ns                              (222U)
//#define TDRIVE3_2270ns                              (223U)
//#define TDRIVE3_2280ns                              (224U)
//#define TDRIVE3_2290ns                              (225U)
//#define TDRIVE3_2300ns                              (226U)
//#define TDRIVE3_2310ns                              (227U)
//#define TDRIVE3_2320ns                              (228U)
//#define TDRIVE3_2330ns                              (229U)
//#define TDRIVE3_2340ns                              (230U)
//#define TDRIVE3_2350ns                              (231U)
//#define TDRIVE3_2360ns                              (232U)
//#define TDRIVE3_2370ns                              (233U)
//#define TDRIVE3_2380ns                              (234U)
//#define TDRIVE3_2390ns                              (235U)
//#define TDRIVE3_2400ns                              (236U)
//#define TDRIVE3_2410ns                              (237U)
//#define TDRIVE3_2420ns                              (238U)
//#define TDRIVE3_2430ns                              (239U)
//#define TDRIVE3_2440ns                              (240U)
//#define TDRIVE3_2450ns                              (241U)
//#define TDRIVE3_2460ns                              (242U)
//#define TDRIVE3_2470ns                              (243U)
//#define TDRIVE3_2480ns                              (244U)
//#define TDRIVE3_2490ns                              (245U)
//#define TDRIVE3_2500ns                              (246U)
//#define TDRIVE3_2510ns                              (247U)
//#define TDRIVE3_2520ns                              (248U)
//#define TDRIVE3_2530ns                              (249U)
//#define TDRIVE3_2540ns                              (250U)
//#define TDRIVE3_2550ns                              (251U)
//#define TDRIVE3_2560ns                              (252U)
//#define TDRIVE3_2570ns                              (253U)
//#define TDRIVE3_2580ns                              (254U)
//#define TDRIVE3_2590ns                              (255U)
//#define TDRIVE_SINK_CFG_TDRIVE3_Pos                 (0U)
//#define TDRIVE_SINK_CFG_TDRIVE3_Msk                 (0x00FF)
//#define TDRIVE4_0ns                                 (0U)
//#define TDRIVE4_10ns                                (1U)
//#define TDRIVE4_20ns                                (2U)
//#define TDRIVE4_30ns                                (3U)
//#define TDRIVE4_40ns                                (4U)
//#define TDRIVE4_50ns                                (5U)
//#define TDRIVE4_60ns                                (6U)
//#define TDRIVE4_70ns                                (7U)
//#define TDRIVE4_80ns                                (8U)
//#define TDRIVE4_90ns                                (9U)
//#define TDRIVE4_100ns                               (10U)
//#define TDRIVE4_110ns                               (11U)
//#define TDRIVE4_120ns                               (12U)
//#define TDRIVE4_130ns                               (13U)
//#define TDRIVE4_140ns                               (14U)
//#define TDRIVE4_150ns                               (15U)
//#define TDRIVE4_160ns                               (16U)
//#define TDRIVE4_170ns                               (17U)
//#define TDRIVE4_180ns                               (18U)
//#define TDRIVE4_190ns                               (19U)
//#define TDRIVE4_200ns                               (20U)
//#define TDRIVE4_210ns                               (21U)
//#define TDRIVE4_220ns                               (22U)
//#define TDRIVE4_230ns                               (23U)
//#define TDRIVE4_240ns                               (24U)
//#define TDRIVE4_250ns                               (25U)
//#define TDRIVE4_260ns                               (26U)
//#define TDRIVE4_270ns                               (27U)
//#define TDRIVE4_280ns                               (28U)
//#define TDRIVE4_290ns                               (29U)
//#define TDRIVE4_300ns                               (30U)
//#define TDRIVE4_310ns                               (31U)
//#define TDRIVE4_320ns                               (32U)
//#define TDRIVE4_330ns                               (33U)
//#define TDRIVE4_340ns                               (34U)
//#define TDRIVE4_350ns                               (35U)
//#define TDRIVE4_360ns                               (36U)
//#define TDRIVE4_370ns                               (37U)
//#define TDRIVE4_380ns                               (38U)
//#define TDRIVE4_390ns                               (39U)
//#define TDRIVE4_400ns                               (40U)
//#define TDRIVE4_410ns                               (41U)
//#define TDRIVE4_420ns                               (42U)
//#define TDRIVE4_430ns                               (43U)
//#define TDRIVE4_440ns                               (44U)
//#define TDRIVE4_450ns                               (45U)
//#define TDRIVE4_460ns                               (46U)
//#define TDRIVE4_470ns                               (47U)
//#define TDRIVE4_480ns                               (48U)
//#define TDRIVE4_490ns                               (49U)
//#define TDRIVE4_500ns                               (50U)
//#define TDRIVE4_510ns                               (51U)
//#define TDRIVE4_520ns                               (52U)
//#define TDRIVE4_530ns                               (53U)
//#define TDRIVE4_540ns                               (54U)
//#define TDRIVE4_550ns                               (55U)
//#define TDRIVE4_560ns                               (56U)
//#define TDRIVE4_570ns                               (57U)
//#define TDRIVE4_580ns                               (58U)
//#define TDRIVE4_590ns                               (59U)
//#define TDRIVE4_600ns                               (60U)
//#define TDRIVE4_610ns                               (61U)
//#define TDRIVE4_620ns                               (62U)
//#define TDRIVE4_630ns                               (63U)
//#define TDRIVE4_640ns                               (64U)
//#define TDRIVE4_650ns                               (65U)
//#define TDRIVE4_660ns                               (66U)
//#define TDRIVE4_670ns                               (67U)
//#define TDRIVE4_680ns                               (68U)
//#define TDRIVE4_690ns                               (69U)
//#define TDRIVE4_700ns                               (70U)
//#define TDRIVE4_710ns                               (71U)
//#define TDRIVE4_720ns                               (72U)
//#define TDRIVE4_730ns                               (73U)
//#define TDRIVE4_740ns                               (74U)
//#define TDRIVE4_750ns                               (75U)
//#define TDRIVE4_760ns                               (76U)
//#define TDRIVE4_770ns                               (77U)
//#define TDRIVE4_780ns                               (78U)
//#define TDRIVE4_790ns                               (79U)
//#define TDRIVE4_800ns                               (80U)
//#define TDRIVE4_810ns                               (81U)
//#define TDRIVE4_820ns                               (82U)
//#define TDRIVE4_830ns                               (83U)
//#define TDRIVE4_840ns                               (84U)
//#define TDRIVE4_850ns                               (85U)
//#define TDRIVE4_860ns                               (86U)
//#define TDRIVE4_870ns                               (87U)
//#define TDRIVE4_880ns                               (88U)
//#define TDRIVE4_890ns                               (89U)
//#define TDRIVE4_900ns                               (90U)
//#define TDRIVE4_910ns                               (91U)
//#define TDRIVE4_920ns                               (92U)
//#define TDRIVE4_930ns                               (93U)
//#define TDRIVE4_940ns                               (94U)
//#define TDRIVE4_950ns                               (95U)
//#define TDRIVE4_960ns                               (96U)
//#define TDRIVE4_970ns                               (97U)
//#define TDRIVE4_980ns                               (98U)
//#define TDRIVE4_990ns                               (99U)
//#define TDRIVE4_1000ns                              (100U)
//#define TDRIVE4_1010ns                              (101U)
//#define TDRIVE4_1020ns                              (102U)
//#define TDRIVE4_1030ns                              (103U)
//#define TDRIVE4_1040ns                              (104U)
//#define TDRIVE4_1050ns                              (105U)
//#define TDRIVE4_1060ns                              (106U)
//#define TDRIVE4_1070ns                              (107U)
//#define TDRIVE4_1080ns                              (108U)
//#define TDRIVE4_1090ns                              (109U)
//#define TDRIVE4_1100ns                              (110U)
//#define TDRIVE4_1110ns                              (111U)
//#define TDRIVE4_1120ns                              (112U)
//#define TDRIVE4_1130ns                              (113U)
//#define TDRIVE4_1140ns                              (114U)
//#define TDRIVE4_1150ns                              (115U)
//#define TDRIVE4_1160ns                              (116U)
//#define TDRIVE4_1170ns                              (117U)
//#define TDRIVE4_1180ns                              (118U)
//#define TDRIVE4_1190ns                              (119U)
//#define TDRIVE4_1200ns                              (120U)
//#define TDRIVE4_1210ns                              (121U)
//#define TDRIVE4_1220ns                              (122U)
//#define TDRIVE4_1230ns                              (123U)
//#define TDRIVE4_1240ns                              (124U)
//#define TDRIVE4_1250ns                              (125U)
//#define TDRIVE4_1260ns                              (126U)
//#define TDRIVE4_1270ns                              (127U)
//#define TDRIVE4_1280ns                              (128U)
//#define TDRIVE4_1290ns                              (129U)
//#define TDRIVE4_1300ns                              (130U)
//#define TDRIVE4_1310ns                              (131U)
//#define TDRIVE4_1320ns                              (132U)
//#define TDRIVE4_1330ns                              (133U)
//#define TDRIVE4_1340ns                              (134U)
//#define TDRIVE4_1350ns                              (135U)
//#define TDRIVE4_1360ns                              (136U)
//#define TDRIVE4_1370ns                              (137U)
//#define TDRIVE4_1380ns                              (138U)
//#define TDRIVE4_1390ns                              (139U)
//#define TDRIVE4_1400ns                              (140U)
//#define TDRIVE4_1410ns                              (141U)
//#define TDRIVE4_1420ns                              (142U)
//#define TDRIVE4_1430ns                              (143U)
//#define TDRIVE4_1440ns                              (144U)
//#define TDRIVE4_1450ns                              (145U)
//#define TDRIVE4_1460ns                              (146U)
//#define TDRIVE4_1470ns                              (147U)
//#define TDRIVE4_1480ns                              (148U)
//#define TDRIVE4_1490ns                              (149U)
//#define TDRIVE4_1500ns                              (150U)
//#define TDRIVE4_1510ns                              (151U)
//#define TDRIVE4_1520ns                              (152U)
//#define TDRIVE4_1530ns                              (153U)
//#define TDRIVE4_1540ns                              (154U)
//#define TDRIVE4_1550ns                              (155U)
//#define TDRIVE4_1560ns                              (156U)
//#define TDRIVE4_1570ns                              (157U)
//#define TDRIVE4_1580ns                              (158U)
//#define TDRIVE4_1590ns                              (159U)
//#define TDRIVE4_1600ns                              (160U)
//#define TDRIVE4_1610ns                              (161U)
//#define TDRIVE4_1620ns                              (162U)
//#define TDRIVE4_1630ns                              (163U)
//#define TDRIVE4_1640ns                              (164U)
//#define TDRIVE4_1650ns                              (165U)
//#define TDRIVE4_1660ns                              (166U)
//#define TDRIVE4_1670ns                              (167U)
//#define TDRIVE4_1680ns                              (168U)
//#define TDRIVE4_1690ns                              (169U)
//#define TDRIVE4_1700ns                              (170U)
//#define TDRIVE4_1710ns                              (171U)
//#define TDRIVE4_1720ns                              (172U)
//#define TDRIVE4_1730ns                              (173U)
//#define TDRIVE4_1740ns                              (174U)
//#define TDRIVE4_1750ns                              (175U)
//#define TDRIVE4_1760ns                              (176U)
//#define TDRIVE4_1770ns                              (177U)
//#define TDRIVE4_1780ns                              (178U)
//#define TDRIVE4_1790ns                              (179U)
//#define TDRIVE4_1800ns                              (180U)
//#define TDRIVE4_1810ns                              (181U)
//#define TDRIVE4_1820ns                              (182U)
//#define TDRIVE4_1830ns                              (183U)
//#define TDRIVE4_1840ns                              (184U)
//#define TDRIVE4_1850ns                              (185U)
//#define TDRIVE4_1860ns                              (186U)
//#define TDRIVE4_1870ns                              (187U)
//#define TDRIVE4_1880ns                              (188U)
//#define TDRIVE4_1890ns                              (189U)
//#define TDRIVE4_1900ns                              (190U)
//#define TDRIVE4_1910ns                              (191U)
//#define TDRIVE4_1920ns                              (192U)
//#define TDRIVE4_1930ns                              (193U)
//#define TDRIVE4_1940ns                              (194U)
//#define TDRIVE4_1950ns                              (195U)
//#define TDRIVE4_1960ns                              (196U)
//#define TDRIVE4_1970ns                              (197U)
//#define TDRIVE4_1980ns                              (198U)
//#define TDRIVE4_1990ns                              (199U)
//#define TDRIVE4_2000ns                              (200U)
//#define TDRIVE4_2010ns                              (201U)
//#define TDRIVE4_2020ns                              (202U)
//#define TDRIVE4_2030ns                              (203U)
//#define TDRIVE4_2040ns                              (204U)
//#define TDRIVE4_2050ns                              (205U)
//#define TDRIVE4_2060ns                              (206U)
//#define TDRIVE4_2070ns                              (207U)
//#define TDRIVE4_2080ns                              (208U)
//#define TDRIVE4_2090ns                              (209U)
//#define TDRIVE4_2100ns                              (210U)
//#define TDRIVE4_2110ns                              (211U)
//#define TDRIVE4_2120ns                              (212U)
//#define TDRIVE4_2130ns                              (213U)
//#define TDRIVE4_2140ns                              (214U)
//#define TDRIVE4_2150ns                              (215U)
//#define TDRIVE4_2160ns                              (216U)
//#define TDRIVE4_2170ns                              (217U)
//#define TDRIVE4_2180ns                              (218U)
//#define TDRIVE4_2190ns                              (219U)
//#define TDRIVE4_2200ns                              (220U)
//#define TDRIVE4_2210ns                              (221U)
//#define TDRIVE4_2220ns                              (222U)
//#define TDRIVE4_2230ns                              (223U)
//#define TDRIVE4_2240ns                              (224U)
//#define TDRIVE4_2250ns                              (225U)
//#define TDRIVE4_2260ns                              (226U)
//#define TDRIVE4_2270ns                              (227U)
//#define TDRIVE4_2280ns                              (228U)
//#define TDRIVE4_2290ns                              (229U)
//#define TDRIVE4_2300ns                              (230U)
//#define TDRIVE4_2310ns                              (231U)
//#define TDRIVE4_2320ns                              (232U)
//#define TDRIVE4_2330ns                              (233U)
//#define TDRIVE4_2340ns                              (234U)
//#define TDRIVE4_2350ns                              (235U)
//#define TDRIVE4_2360ns                              (236U)
//#define TDRIVE4_2370ns                              (237U)
//#define TDRIVE4_2380ns                              (238U)
//#define TDRIVE4_2390ns                              (239U)
//#define TDRIVE4_2400ns                              (240U)
//#define TDRIVE4_2410ns                              (241U)
//#define TDRIVE4_2420ns                              (242U)
//#define TDRIVE4_2430ns                              (243U)
//#define TDRIVE4_2440ns                              (244U)
//#define TDRIVE4_2450ns                              (245U)
//#define TDRIVE4_2460ns                              (246U)
//#define TDRIVE4_2470ns                              (247U)
//#define TDRIVE4_2480ns                              (248U)
//#define TDRIVE4_2490ns                              (249U)
//#define TDRIVE4_2500ns                              (250U)
//#define TDRIVE4_2510ns                              (251U)
//#define TDRIVE4_2520ns                              (252U)
//#define TDRIVE4_2530ns                              (253U)
//#define TDRIVE4_2540ns                              (254U)
//#define TDRIVE4_2550ns                              (255U)
//#define TDRIVE_SINK_CFG_TDRIVE4_Pos                 (8U)
//#define TDRIVE_SINK_CFG_TDRIVE4_Msk                 (0xFF00)
//
///* DT_CFG */
//#define DT_120ns                                    (0U)
//#define DT_200ns                                    (1U)
//#define DT_280ns                                    (2U)
//#define DT_360ns                                    (3U)
//#define DT_440ns                                    (4U)
//#define DT_520ns                                    (5U)
//#define DT_600ns                                    (6U)
//#define DT_680ns                                    (7U)
//#define DT_760ns                                    (8U)
//#define DT_840ns                                    (9U)
//#define DT_920ns                                    (10U)
//#define DT_1000ns                                   (11U)
//#define DT_1080ns                                   (12U)
//#define DT_1160ns                                   (13U)
//#define DT_1240ns                                   (14U)
//#define DT_1320ns                                   (15U)
//#define DT_1400ns                                   (16U)
//#define DT_1480ns                                   (17U)
//#define DT_1560ns                                   (18U)
//#define DT_1640ns                                   (19U)
//#define DT_1720ns                                   (20U)
//#define DT_1800ns                                   (21U)
//#define DT_1880ns                                   (22U)
//#define DT_1960ns                                   (23U)
//#define DT_2040ns                                   (24U)
//#define DT_2120ns                                   (25U)
//#define DT_2200ns                                   (26U)
//#define DT_2280ns                                   (27U)
//#define DT_2360ns                                   (28U)
//#define DT_2440ns                                   (29U)
//#define DT_2520ns                                   (30U)
//#define DT_2600ns                                   (31U)
//#define DT_2680ns                                   (32U)
//#define DT_2760ns                                   (33U)
//#define DT_2840ns                                   (34U)
//#define DT_2920ns                                   (35U)
//#define DT_3000ns                                   (36U)
//#define DT_3080ns                                   (37U)
//#define DT_3160ns                                   (38U)
//#define DT_3240ns                                   (39U)
//#define DT_3320ns                                   (40U)
//#define DT_3400ns                                   (41U)
//#define DT_3480ns                                   (42U)
//#define DT_3560ns                                   (43U)
//#define DT_3640ns                                   (44U)
//#define DT_3720ns                                   (45U)
//#define DT_3800ns                                   (46U)
//#define DT_3880ns                                   (47U)
//#define DT_3960ns                                   (48U)
//#define DT_4040ns                                   (49U)
//#define DT_4120ns                                   (50U)
//#define DT_4200ns                                   (51U)
//#define DT_4280ns                                   (52U)
//#define DT_4360ns                                   (53U)
//#define DT_4440ns                                   (54U)
//#define DT_4520ns                                   (55U)
//#define DT_4600ns                                   (56U)
//#define DT_4680ns                                   (57U)
//#define DT_4760ns                                   (58U)
//#define DT_4840ns                                   (59U)
//#define DT_4920ns                                   (60U)
//#define DT_5000ns                                   (61U)
//#define DT_5080ns                                   (62U)
//#define DT_5160ns                                   (63U)
//#define DT_5240ns                                   (64U)
//#define DT_5320ns                                   (65U)
//#define DT_5400ns                                   (66U)
//#define DT_5480ns                                   (67U)
//#define DT_5560ns                                   (68U)
//#define DT_5640ns                                   (69U)
//#define DT_5720ns                                   (70U)
//#define DT_5800ns                                   (71U)
//#define DT_5880ns                                   (72U)
//#define DT_5960ns                                   (73U)
//#define DT_6040ns                                   (74U)
//#define DT_6120ns                                   (75U)
//#define DT_6200ns                                   (76U)
//#define DT_6280ns                                   (77U)
//#define DT_6360ns                                   (78U)
//#define DT_6440ns                                   (79U)
//#define DT_6520ns                                   (80U)
//#define DT_6600ns                                   (81U)
//#define DT_6680ns                                   (82U)
//#define DT_6760ns                                   (83U)
//#define DT_6840ns                                   (84U)
//#define DT_6920ns                                   (85U)
//#define DT_7000ns                                   (86U)
//#define DT_7080ns                                   (87U)
//#define DT_7160ns                                   (88U)
//#define DT_7240ns                                   (89U)
//#define DT_7320ns                                   (90U)
//#define DT_7400ns                                   (91U)
//#define DT_7480ns                                   (92U)
//#define DT_7560ns                                   (93U)
//#define DT_7640ns                                   (94U)
//#define DT_7720ns                                   (95U)
//#define DT_7800ns                                   (96U)
//#define DT_7880ns                                   (97U)
//#define DT_7960ns                                   (98U)
//#define DT_8040ns                                   (99U)
//#define DT_8120ns                                   (100U)
//#define DT_8200ns                                   (101U)
//#define DT_8280ns                                   (102U)
//#define DT_8360ns                                   (103U)
//#define DT_8440ns                                   (104U)
//#define DT_8520ns                                   (105U)
//#define DT_8600ns                                   (106U)
//#define DT_8680ns                                   (107U)
//#define DT_8760ns                                   (108U)
//#define DT_8840ns                                   (109U)
//#define DT_8920ns                                   (110U)
//#define DT_9000ns                                   (111U)
//#define DT_9080ns                                   (112U)
//#define DT_9160ns                                   (113U)
//#define DT_9240ns                                   (114U)
//#define DT_9320ns                                   (115U)
//#define DT_9400ns                                   (116U)
//#define DT_9480ns                                   (117U)
//#define DT_9560ns                                   (118U)
//#define DT_9640ns                                   (119U)
//#define DT_9720ns                                   (120U)
//#define DT_9800ns                                   (121U)
//#define DT_9880ns                                   (122U)
//#define DT_9960ns                                   (123U)
//#define DT_10040ns                                  (124U)
//#define DT_10120ns                                  (125U)
//#define DT_10200ns                                  (126U)
//#define DT_10280ns                                  (127U)
//#define DT_10360ns                                  (128U)
//#define DT_10440ns                                  (129U)
//#define DT_10520ns                                  (130U)
//#define DT_10600ns                                  (131U)
//#define DT_10680ns                                  (132U)
//#define DT_10760ns                                  (133U)
//#define DT_10840ns                                  (134U)
//#define DT_10920ns                                  (135U)
//#define DT_11000ns                                  (136U)
//#define DT_11080ns                                  (137U)
//#define DT_11160ns                                  (138U)
//#define DT_11240ns                                  (139U)
//#define DT_11320ns                                  (140U)
//#define DT_11400ns                                  (141U)
//#define DT_11480ns                                  (142U)
//#define DT_11560ns                                  (143U)
//#define DT_11640ns                                  (144U)
//#define DT_11720ns                                  (145U)
//#define DT_11800ns                                  (146U)
//#define DT_11880ns                                  (147U)
//#define DT_11960ns                                  (148U)
//#define DT_12040ns                                  (149U)
//#define DT_CFG_DT_RISE_Pos                          (0U)
//#define DT_CFG_DT_RISE_Msk                          (0x00FF)
//#define DT_CFG_DT_FALL_Pos                          (8U)
//#define DT_CFG_DT_FALL_Msk                          (0xFF00)
//
///* CP_CFG */
//#define CP_CLK_781_25kHz                            (0U)
//#define CP_CLK_390_625kHz                           (1U)
//#define CP_CLK_195_3125kHz                          (2U)
//#define CP_CLK_1562_5kHz                            (3U)
//#define CP_CFG_CP_CLK_CFG_Pos                       (0U)
//#define CP_CFG_CP_CLK_CFG_Msk                       (0x0003)
//#define CP_CLK_SS_EN                                (0U)
//#define CP_CLK_SS_DIS                               (1U)
//#define CP_CFG_CP_CLK_SS_DIS_Pos                    (2U)
//#define CP_CFG_CP_CLK_SS_DIS_Msk                    (0x0004)
//
///* CSAMP_CFG */
//#define CS_GAIN_4V                                  (0U)
//#define CS_GAIN_8V                                  (1U)
//#define CS_GAIN_12V                                 (2U)
//#define CS_GAIN_16V                                 (3U)
//#define CS_GAIN_20V                                 (4U)
//#define CS_GAIN_24V                                 (5U)
//#define CS_GAIN_32V                                 (6U)
//#define CS_GAIN_64V                                 (7U)
//#define CSAMP_CFG_CS_GAIN_Pos                       (0U)
//#define CSAMP_CFG_CS_GAIN_Msk                       (0x0007)
//#define CS_GAIN_PROG_DIG                            (0U)
//#define CS_GAIN_PROG_ANA                            (1U)
//#define CSAMP_CFG_CS_GAIN_ANA_Pos                   (3U)
//#define CSAMP_CFG_CS_GAIN_ANA_Msk                   (0x0008)
//#define CS_A_DIS_B_DIS_C_DIS                        (0U)
//#define CS_A_EN_B_DIS_C_DIS                         (1U)
//#define CS_A_DIS_B_EN_C_DIS                         (2U)
//#define CS_A_EN_B_EN_C_DIS                          (3U)
//#define CS_A_DIS_B_DIS_C_EN                         (4U)
//#define CS_A_EN_B_DIS_C_EN                          (5U)
//#define CS_A_DIS_B_EN_C_EN                          (6U)
//#define CS_A_EN_B_EN_C_EN                           (7U)
//#define CSAMP_CFG_CS_EN_Pos                         (4U)
//#define CSAMP_CFG_CS_EN_Msk                         (0x0070)
//#define CS_BLANK_0ns                                (0U)
//#define CS_BLANK_50ns                               (1U)
//#define CS_BLANK_100ns                              (2U)
//#define CS_BLANK_200ns                              (3U)
//#define CS_BLANK_300ns                              (4U)
//#define CS_BLANK_400ns                              (5U)
//#define CS_BLANK_500ns                              (6U)
//#define CS_BLANK_600ns                              (7U)
//#define CS_BLANK_700ns                              (8U)
//#define CS_BLANK_800ns                              (9U)
//#define CS_BLANK_900ns                              (10U)
//#define CS_BLANK_1us                                (11U)
//#define CS_BLANK_2us                                (12U)
//#define CS_BLANK_4us                                (13U)
//#define CS_BLANK_6us                                (14U)
//#define CS_BLANK_8us                                (15U)
//#define CSAMP_CFG_CS_BLANK_Pos                      (7U)
//#define CSAMP_CFG_CS_BLANK_Msk                      (0x0780)
//#define CS_CALIB_DIS                                (0U)
//#define CS_CALIB_EN                                 (1U)
//#define CSAMP_CFG_CS_EN_DCCAL_Pos                   (11U)
//#define CSAMP_CFG_CS_EN_DCCAL_Msk                   (0x0800)
//#define CS_DEGLITCH_0us                             (0U)
//#define CS_DEGLITCH_2us                             (1U)
//#define CS_DEGLITCH_4us                             (2U)
//#define CS_DEGLITCH_8us                             (3U)
//#define CSAMP_CFG_CS_OCP_DEGLITCH_Pos               (12U)
//#define CSAMP_CFG_CS_OCP_DEGLITCH_Msk               (0x3000)
//#define OCP_FLT_TRIG_8                              (0U)
//#define OCP_FLT_TRIG_16                             (1U)
//#define OCP_FLT_TRIG_ALL                            (2U)
//#define OCP_FLT_TRIG_NONE                           (3U)
//#define CSAMP_CFG_CS_OCPFLT_CFG_Pos                 (14U)
//#define CSAMP_CFG_CS_OCPFLT_CFG_Msk                 (0xC000)
//
///* CSAMP_CFG2 */
//#define OCP_POS_THR_300mV                           (0U)
//#define OCP_POS_THR_250mV                           (1U)
//#define OCP_POS_THR_225mV                           (2U)
//#define OCP_POS_THR_200mV                           (3U)
//#define OCP_POS_THR_175mV                           (4U)
//#define OCP_POS_THR_150mV                           (5U)
//#define OCP_POS_THR_125mV                           (6U)
//#define OCP_POS_THR_100mV                           (7U)
//#define OCP_POS_THR_90mV                            (8U)
//#define OCP_POS_THR_80mV                            (9U)
//#define OCP_POS_THR_70mV                            (10U)
//#define OCP_POS_THR_60mV                            (11U)
//#define OCP_POS_THR_50mV                            (12U)
//#define OCP_POS_THR_40mV                            (13U)
//#define OCP_POS_THR_30mV                            (14U)
//#define OCP_POS_THR_20mV                            (15U)
//#define CSAMP_CFG2_CS_OCP_PTHR_Pos                  (0U)
//#define CSAMP_CFG2_CS_OCP_PTHR_Msk                  (0x000F)
//#define OCP_NEG_THR_300mV                           (0U)
//#define OCP_NEG_THR_250mV                           (1U)
//#define OCP_NEG_THR_225mV                           (2U)
//#define OCP_NEG_THR_200mV                           (3U)
//#define OCP_NEG_THR_175mV                           (4U)
//#define OCP_NEG_THR_150mV                           (5U)
//#define OCP_NEG_THR_125mV                           (6U)
//#define OCP_NEG_THR_100mV                           (7U)
//#define OCP_NEG_THR_90mV                            (8U)
//#define OCP_NEG_THR_80mV                            (9U)
//#define OCP_NEG_THR_70mV                            (10U)
//#define OCP_NEG_THR_60mV                            (11U)
//#define OCP_NEG_THR_50mV                            (12U)
//#define OCP_NEG_THR_40mV                            (13U)
//#define OCP_NEG_THR_30mV                            (14U)
//#define OCP_NEG_THR_20mV                            (15U)
//#define CSAMP_CFG2_CS_OCP_NTHR_Pos                  (4U)
//#define CSAMP_CFG2_CS_OCP_NTHR_Msk                  (0x00F0)
//#define OCP_FLT_LATCH_DIS                           (0U)
//#define OCP_FLT_LATCH_EN                            (1U)
//#define CSAMP_CFG2_CS_OCP_LATCH_Pos                 (8U)
//#define CSAMP_CFG2_CS_OCP_LATCH_Msk                 (0x0100)
//#define CS_SENSE_SHUNT_RES                          (0U)
//#define CS_SENSE_RDSON                              (1U)
//#define CSAMP_CFG2_CS_MODE_Pos                      (9U)
//#define CSAMP_CFG2_CS_MODE_Msk                      (0x0200)
//#define OCP_FLT_BRAKE_DIS                           (0U)
//#define OCP_FLT_BRAKE_EN                            (1U)
//#define CSAMP_CFG2_CS_OCP_BRAKE_Pos                 (10U)
//#define CSAMP_CFG2_CS_OCP_BRAKE_Msk                 (0x0400)
//#define OCP_PWM_TRUNC_EN                            (0U)
//#define OCP_PWM_TRUNC_DIS                           (1U)
//#define CSAMP_CFG2_CS_TRUNC_DIS_Pos                 (11U)
//#define CSAMP_CFG2_CS_TRUNC_DIS_Msk                 (0x0800)
//#define CS_VREF_INT                                 (0U)
//#define CS_VREF_EXT                                 (1U)
//#define CSAMP_CFG2_VREF_INSEL_Pos                   (12U)
//#define CSAMP_CFG2_VREF_INSEL_Msk                   (0x1000)
//#define OCP_NEG_EN                                  (0U)
//#define OCP_NEG_DIS                                 (1U)
//#define CSAMP_CFG2_CS_NEG_OCP_DIS_Pos               (13U)
//#define CSAMP_CFG2_CS_NEG_OCP_DIS_Msk               (0x2000)
//#define CS_AUTOZERO_EN                              (0U)
//#define CS_AUTOZERO_DIS                             (1U)
//#define CSAMP_CFG2_CS_AZ_CFG_Pos                    (14U)
//#define CSAMP_CFG2_CS_AZ_CFG_Msk                    (0xC000)
//
///* OTP_PROG */
//#define OTP_PROG_DIS                                (0U)
//#define OTP_PROG_EN                                 (1U)
//#define OTP_PROG_OTP_PROG_Pos                       (0U)
//#define OTP_PROG_OTP_PROG_Msk                       (0x0001)
//#define OTP_PROG_USER_ID_Pos                        (1U)
//#define OTP_PROG_USER_ID_Msk                        (0x001E)
//
//
//#endif //(EDL7141_CHIP_VERSION == 21)
//#endif // (EVAL_6EDL71x1)
/**
 * @}
 */

/**
 * @}
 */

#endif //PMSM_FOC_GATEDRV_CONFIG_H

/* --- End of File ------------------------------------------------ */
