aag 2637 179 240 1 2218
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 959
364 971
366 983
368 995
370 1007
372 1019
374 1031
376 1043
378 1059
380 1071
382 1083
384 1095
386 1107
388 1119
390 1131
392 1143
394 1155
396 1167
398 1179
400 1191
402 1203
404 1215
406 1227
408 1239
410 1251
412 1263
414 1275
416 1287
418 1299
420 1311
422 1323
424 1335
426 1347
428 1359
430 1371
432 1383
434 1395
436 1407
438 1419
440 1431
442 1443
444 1455
446 1467
448 1479
450 1491
452 1503
454 1515
456 1527
458 1555
460 1567
462 1575
464 1583
466 1591
468 1599
470 1607
472 1619
474 1631
476 1643
478 1655
480 1667
482 1679
484 1691
486 1703
488 1715
490 1727
492 1739
494 1751
496 1763
498 1775
500 1787
502 1799
504 1811
506 1937
508 1956
510 1974
512 1991
514 2003
516 2015
518 2027
520 2039
522 2051
524 2063
526 2075
528 2087
530 2099
532 2111
534 2123
536 2135
538 2147
540 2159
542 2171
544 2183
546 2195
548 2207
550 2219
552 2231
554 2243
556 2255
558 2267
560 2301
562 2319
564 2337
566 2355
568 2373
570 2391
572 2409
574 2427
576 2447
578 2485
580 2517
582 2535
584 2553
586 2571
588 2589
590 2607
592 2625
594 2643
596 2953
598 2981
600 2987
602 2993
604 2999
606 3005
608 3011
610 3017
612 3023
614 3029
616 3041
618 3053
620 3065
622 3077
624 3089
626 3101
628 3113
630 3125
632 4519
634 4568
636 4606
638 4644
640 4651
642 4657
644 4663
646 4669
648 4675
650 4681
652 4687
654 4693
656 4699
658 4705
660 4711
662 4717
664 4723
666 4729
668 4735
670 4741
672 4747
674 4753
676 4759
678 4765
680 4771
682 4777
684 4783
686 4789
688 4795
690 4801
692 4807
694 4813
696 4819
698 4825
700 4831
702 4837
704 4843
706 4849
708 4855
710 4861
712 4867
714 4873
716 4879
718 4885
720 4891
722 4897
724 4903
726 4909
728 4915
730 4921
732 4927
734 4933
736 4939
738 4940
740 4948
742 4958
744 4979
746 4985
748 4991
750 4997
752 5003
754 5009
756 5015
758 5021
760 5027
762 5033
764 5039
766 5045
768 5051
770 5057
772 5063
774 5069
776 5089
778 5095
780 5101
782 5107
784 5113
786 5119
788 5125
790 5131
792 5137
794 5143
796 5149
798 5155
800 5161
802 5167
804 5173
806 5179
808 5185
810 5191
812 5197
814 5203
816 5209
818 5215
820 5221
822 5227
824 5233
826 5239
828 5245
830 5251
832 5257
834 5263
836 5269
838 5275
909
840 743 360
842 742 360
844 841 360
846 741 360
848 740 360
850 847 360
852 739 360
854 738 360
856 853 360
858 857 851
860 858 845
862 861 844
864 862 859
866 856 848
868 867 859
870 859 845
872 858 842
874 873 871
876 868 856
878 876 874
880 879 865
882 339 337
884 882 341
886 885 340
888 886 883
890 338 336
892 891 883
894 883 341
896 882 340
898 897 895
900 336 335
902 900 892
904 902 898
906 905 889
908 906 880
910 337 335
912 910 339
914 912 341
916 247 245
918 916 249
920 918 250
922 920 253
924 922 255
926 924 257
928 926 259
930 928 914
932 4 3
934 932 7
936 934 9
938 936 11
940 938 13
942 940 15
944 942 17
946 944 930
948 363 360
950 362 360
952 949 360
954 946 18
956 950 947
958 957 955
960 365 360
962 364 360
964 961 360
966 946 20
968 962 947
970 969 967
972 367 360
974 366 360
976 973 360
978 946 22
980 974 947
982 981 979
984 369 360
986 368 360
988 985 360
990 946 24
992 986 947
994 993 991
996 371 360
998 370 360
1000 997 360
1002 946 26
1004 998 947
1006 1005 1003
1008 373 360
1010 372 360
1012 1009 360
1014 946 28
1016 1010 947
1018 1017 1015
1020 375 360
1022 374 360
1024 1021 360
1026 946 30
1028 1022 947
1030 1029 1027
1032 377 360
1034 376 360
1036 1033 360
1038 946 32
1040 1034 947
1042 1041 1039
1044 910 338
1046 1044 341
1048 379 360
1050 378 360
1052 1049 360
1054 1046 178
1056 1050 1047
1058 1057 1055
1060 381 360
1062 380 360
1064 1061 360
1066 1046 180
1068 1062 1047
1070 1069 1067
1072 383 360
1074 382 360
1076 1073 360
1078 1046 182
1080 1074 1047
1082 1081 1079
1084 385 360
1086 384 360
1088 1085 360
1090 1046 184
1092 1086 1047
1094 1093 1091
1096 387 360
1098 386 360
1100 1097 360
1102 1046 186
1104 1098 1047
1106 1105 1103
1108 389 360
1110 388 360
1112 1109 360
1114 1046 188
1116 1110 1047
1118 1117 1115
1120 391 360
1122 390 360
1124 1121 360
1126 1046 190
1128 1122 1047
1130 1129 1127
1132 393 360
1134 392 360
1136 1133 360
1138 1046 192
1140 1134 1047
1142 1141 1139
1144 395 360
1146 394 360
1148 1145 360
1150 1046 34
1152 1146 1047
1154 1153 1151
1156 397 360
1158 396 360
1160 1157 360
1162 1046 36
1164 1158 1047
1166 1165 1163
1168 399 360
1170 398 360
1172 1169 360
1174 1046 38
1176 1170 1047
1178 1177 1175
1180 401 360
1182 400 360
1184 1181 360
1186 1046 40
1188 1182 1047
1190 1189 1187
1192 403 360
1194 402 360
1196 1193 360
1198 1046 42
1200 1194 1047
1202 1201 1199
1204 405 360
1206 404 360
1208 1205 360
1210 1046 44
1212 1206 1047
1214 1213 1211
1216 407 360
1218 406 360
1220 1217 360
1222 1046 46
1224 1218 1047
1226 1225 1223
1228 409 360
1230 408 360
1232 1229 360
1234 1046 48
1236 1230 1047
1238 1237 1235
1240 411 360
1242 410 360
1244 1241 360
1246 1046 50
1248 1242 1047
1250 1249 1247
1252 413 360
1254 412 360
1256 1253 360
1258 1046 52
1260 1254 1047
1262 1261 1259
1264 415 360
1266 414 360
1268 1265 360
1270 1046 54
1272 1266 1047
1274 1273 1271
1276 417 360
1278 416 360
1280 1277 360
1282 1046 56
1284 1278 1047
1286 1285 1283
1288 419 360
1290 418 360
1292 1289 360
1294 1046 58
1296 1290 1047
1298 1297 1295
1300 421 360
1302 420 360
1304 1301 360
1306 1046 60
1308 1302 1047
1310 1309 1307
1312 423 360
1314 422 360
1316 1313 360
1318 1046 62
1320 1314 1047
1322 1321 1319
1324 425 360
1326 424 360
1328 1325 360
1330 1046 64
1332 1326 1047
1334 1333 1331
1336 427 360
1338 426 360
1340 1337 360
1342 1046 66
1344 1338 1047
1346 1345 1343
1348 429 360
1350 428 360
1352 1349 360
1354 1046 68
1356 1350 1047
1358 1357 1355
1360 431 360
1362 430 360
1364 1361 360
1366 1046 70
1368 1362 1047
1370 1369 1367
1372 433 360
1374 432 360
1376 1373 360
1378 1046 72
1380 1374 1047
1382 1381 1379
1384 435 360
1386 434 360
1388 1385 360
1390 1046 74
1392 1386 1047
1394 1393 1391
1396 437 360
1398 436 360
1400 1397 360
1402 1046 76
1404 1398 1047
1406 1405 1403
1408 439 360
1410 438 360
1412 1409 360
1414 1046 78
1416 1410 1047
1418 1417 1415
1420 441 360
1422 440 360
1424 1421 360
1426 1046 80
1428 1422 1047
1430 1429 1427
1432 443 360
1434 442 360
1436 1433 360
1438 1046 82
1440 1434 1047
1442 1441 1439
1444 445 360
1446 444 360
1448 1445 360
1450 1046 84
1452 1446 1047
1454 1453 1451
1456 447 360
1458 446 360
1460 1457 360
1462 1046 86
1464 1458 1047
1466 1465 1463
1468 449 360
1470 448 360
1472 1469 360
1474 1046 88
1476 1470 1047
1478 1477 1475
1480 451 360
1482 450 360
1484 1481 360
1486 1046 90
1488 1482 1047
1490 1489 1487
1492 453 360
1494 452 360
1496 1493 360
1498 1046 92
1500 1494 1047
1502 1501 1499
1504 455 360
1506 454 360
1508 1505 360
1510 1046 94
1512 1506 1047
1514 1513 1511
1516 457 360
1518 456 360
1520 1517 360
1522 1046 96
1524 1518 1047
1526 1525 1523
1528 5 2
1530 1528 7
1532 1530 9
1534 1532 11
1536 1534 13
1538 1536 15
1540 1538 17
1542 1540 930
1544 459 360
1546 458 360
1548 1545 360
1550 1542 18
1552 1546 1543
1554 1553 1551
1556 461 360
1558 460 360
1560 1557 360
1562 1542 20
1564 1558 1543
1566 1565 1563
1568 462 360
1570 1542 22
1572 1568 1543
1574 1573 1571
1576 464 360
1578 1542 24
1580 1576 1543
1582 1581 1579
1584 466 360
1586 1542 26
1588 1584 1543
1590 1589 1587
1592 468 360
1594 1542 28
1596 1592 1543
1598 1597 1595
1600 470 360
1602 1542 30
1604 1600 1543
1606 1605 1603
1608 473 360
1610 472 360
1612 1609 360
1614 1542 32
1616 1610 1543
1618 1617 1615
1620 475 360
1622 474 360
1624 1621 360
1626 1046 282
1628 1622 1047
1630 1629 1627
1632 477 360
1634 476 360
1636 1633 360
1638 1046 284
1640 1634 1047
1642 1641 1639
1644 479 360
1646 478 360
1648 1645 360
1650 1046 286
1652 1646 1047
1654 1653 1651
1656 481 360
1658 480 360
1660 1657 360
1662 1046 288
1664 1658 1047
1666 1665 1663
1668 483 360
1670 482 360
1672 1669 360
1674 1046 290
1676 1670 1047
1678 1677 1675
1680 485 360
1682 484 360
1684 1681 360
1686 1046 292
1688 1682 1047
1690 1689 1687
1692 487 360
1694 486 360
1696 1693 360
1698 1046 294
1700 1694 1047
1702 1701 1699
1704 489 360
1706 488 360
1708 1705 360
1710 1046 296
1712 1706 1047
1714 1713 1711
1716 491 360
1718 490 360
1720 1717 360
1722 1046 194
1724 1718 1047
1726 1725 1723
1728 493 360
1730 492 360
1732 1729 360
1734 1046 196
1736 1730 1047
1738 1737 1735
1740 495 360
1742 494 360
1744 1741 360
1746 1046 198
1748 1742 1047
1750 1749 1747
1752 497 360
1754 496 360
1756 1753 360
1758 1046 200
1760 1754 1047
1762 1761 1759
1764 499 360
1766 498 360
1768 1765 360
1770 1046 202
1772 1766 1047
1774 1773 1771
1776 501 360
1778 500 360
1780 1777 360
1782 1046 204
1784 1778 1047
1786 1785 1783
1788 503 360
1790 502 360
1792 1789 360
1794 1046 206
1796 1790 1047
1798 1797 1795
1800 505 360
1802 504 360
1804 1801 360
1806 1046 208
1808 1802 1047
1810 1809 1807
1812 337 334
1814 1812 339
1816 1814 340
1818 507 360
1820 506 360
1822 1819 360
1824 509 360
1826 508 360
1828 1825 360
1830 511 360
1832 510 360
1834 1831 360
1836 1827 1821
1838 1836 1833
1840 1838 1816
1842 1560 1547
1844 1842 1569
1846 1844 1577
1848 1846 1585
1850 1848 1593
1852 1850 1601
1854 1852 1611
1856 1854 1840
1858 1852 1612
1860 1858 1840
1862 1560 1548
1864 1862 1569
1866 1864 1577
1868 1866 1585
1870 1868 1593
1872 1870 1601
1874 1872 1611
1876 1874 1840
1878 999 987
1880 1878 1011
1882 1880 1024
1884 1882 1035
1886 1884 1876
1888 1827 1822
1890 1888 1833
1892 1890 1816
1894 1892 332
1896 1828 1821
1898 1896 1833
1900 1898 1816
1902 1900 342
1904 1828 1822
1906 1904 1833
1908 1906 1816
1910 1908 260
1912 1836 1834
1914 1912 1816
1916 1914 260
1918 1917 1820
1920 1918 1911
1922 1920 1903
1924 1922 1895
1926 1924 1877
1928 1926 1887
1930 1929 1887
1932 1931 1861
1934 1932 1857
1936 1935 1857
1938 1917 1826
1940 1938 1911
1942 1940 1903
1944 1942 1895
1946 1944 1877
1948 1946 1887
1950 1949 1887
1952 1951 1861
1954 1953 1861
1956 1955 1857
1958 1917 1832
1960 1958 1911
1962 1960 1903
1964 1962 1895
1966 1964 1877
1968 1967 1877
1970 1969 1887
1972 1970 1861
1974 1972 1857
1976 900 339
1978 1976 341
1980 513 360
1982 512 360
1984 1981 360
1986 1978 298
1988 1982 1979
1990 1989 1987
1992 515 360
1994 514 360
1996 1993 360
1998 1978 300
2000 1994 1979
2002 2001 1999
2004 517 360
2006 516 360
2008 2005 360
2010 1978 302
2012 2006 1979
2014 2013 2011
2016 519 360
2018 518 360
2020 2017 360
2022 1978 304
2024 2018 1979
2026 2025 2023
2028 521 360
2030 520 360
2032 2029 360
2034 1978 306
2036 2030 1979
2038 2037 2035
2040 523 360
2042 522 360
2044 2041 360
2046 1978 308
2048 2042 1979
2050 2049 2047
2052 525 360
2054 524 360
2056 2053 360
2058 1978 310
2060 2054 1979
2062 2061 2059
2064 527 360
2066 526 360
2068 2065 360
2070 1978 312
2072 2066 1979
2074 2073 2071
2076 529 360
2078 528 360
2080 2077 360
2082 1978 314
2084 2078 1979
2086 2085 2083
2088 531 360
2090 530 360
2092 2089 360
2094 1978 316
2096 2090 1979
2098 2097 2095
2100 533 360
2102 532 360
2104 2101 360
2106 1978 318
2108 2102 1979
2110 2109 2107
2112 535 360
2114 534 360
2116 2113 360
2118 1978 320
2120 2114 1979
2122 2121 2119
2124 537 360
2126 536 360
2128 2125 360
2130 1978 322
2132 2126 1979
2134 2133 2131
2136 539 360
2138 538 360
2140 2137 360
2142 1978 324
2144 2138 1979
2146 2145 2143
2148 541 360
2150 540 360
2152 2149 360
2154 1978 326
2156 2150 1979
2158 2157 2155
2160 543 360
2162 542 360
2164 2161 360
2166 1978 328
2168 2162 1979
2170 2169 2167
2172 545 360
2174 544 360
2176 2173 360
2178 1046 228
2180 2174 1047
2182 2181 2179
2184 547 360
2186 546 360
2188 2185 360
2190 1046 230
2192 2186 1047
2194 2193 2191
2196 549 360
2198 548 360
2200 2197 360
2202 1046 232
2204 2198 1047
2206 2205 2203
2208 551 360
2210 550 360
2212 2209 360
2214 1046 234
2216 2210 1047
2218 2217 2215
2220 553 360
2222 552 360
2224 2221 360
2226 1046 236
2228 2222 1047
2230 2229 2227
2232 555 360
2234 554 360
2236 2233 360
2238 1046 238
2240 2234 1047
2242 2241 2239
2244 557 360
2246 556 360
2248 2245 360
2250 1046 240
2252 2246 1047
2254 2253 2251
2256 559 360
2258 558 360
2260 2257 360
2262 1046 242
2264 2258 1047
2266 2265 2263
2268 4 2
2270 2268 7
2272 2270 9
2274 2272 11
2276 2274 13
2278 2276 15
2280 2278 17
2282 2280 930
2284 809 360
2286 808 360
2288 2285 360
2290 561 360
2292 560 360
2294 2291 360
2296 2286 2282
2298 2292 2283
2300 2299 2297
2302 811 360
2304 810 360
2306 2303 360
2308 563 360
2310 562 360
2312 2309 360
2314 2304 2282
2316 2310 2283
2318 2317 2315
2320 813 360
2322 812 360
2324 2321 360
2326 565 360
2328 564 360
2330 2327 360
2332 2322 2282
2334 2328 2283
2336 2335 2333
2338 815 360
2340 814 360
2342 2339 360
2344 567 360
2346 566 360
2348 2345 360
2350 2340 2282
2352 2346 2283
2354 2353 2351
2356 817 360
2358 816 360
2360 2357 360
2362 569 360
2364 568 360
2366 2363 360
2368 2358 2282
2370 2364 2283
2372 2371 2369
2374 819 360
2376 818 360
2378 2375 360
2380 571 360
2382 570 360
2384 2381 360
2386 2376 2282
2388 2382 2283
2390 2389 2387
2392 821 360
2394 820 360
2396 2393 360
2398 573 360
2400 572 360
2402 2399 360
2404 2394 2282
2406 2400 2283
2408 2407 2405
2410 823 360
2412 822 360
2414 2411 360
2416 575 360
2418 574 360
2420 2417 360
2422 2412 2282
2424 2418 2283
2426 2425 2423
2428 932 6
2430 2428 9
2432 2430 11
2434 2432 13
2436 2434 15
2438 2436 17
2440 2438 930
2442 2440 30
2444 2441 30
2446 2445 2443
2448 246 245
2450 2448 249
2452 2450 251
2454 2452 253
2456 2454 255
2458 2456 257
2460 2458 259
2462 2460 914
2464 5 3
2466 2464 7
2468 2466 9
2470 2468 11
2472 2470 13
2474 2472 15
2476 2474 17
2478 2476 2462
2480 2478 18
2482 2479 18
2484 2483 2481
2486 2464 6
2488 2486 9
2490 2488 11
2492 2490 13
2494 2492 15
2496 2494 17
2498 2496 930
2500 825 360
2502 824 360
2504 2501 360
2506 581 360
2508 580 360
2510 2507 360
2512 2502 2498
2514 2508 2499
2516 2515 2513
2518 827 360
2520 826 360
2522 2519 360
2524 583 360
2526 582 360
2528 2525 360
2530 2520 2498
2532 2526 2499
2534 2533 2531
2536 829 360
2538 828 360
2540 2537 360
2542 585 360
2544 584 360
2546 2543 360
2548 2538 2498
2550 2544 2499
2552 2551 2549
2554 831 360
2556 830 360
2558 2555 360
2560 587 360
2562 586 360
2564 2561 360
2566 2556 2498
2568 2562 2499
2570 2569 2567
2572 833 360
2574 832 360
2576 2573 360
2578 589 360
2580 588 360
2582 2579 360
2584 2574 2498
2586 2580 2499
2588 2587 2585
2590 835 360
2592 834 360
2594 2591 360
2596 591 360
2598 590 360
2600 2597 360
2602 2592 2498
2604 2598 2499
2606 2605 2603
2608 837 360
2610 836 360
2612 2609 360
2614 593 360
2616 592 360
2618 2615 360
2620 2610 2498
2622 2616 2499
2624 2623 2621
2626 839 360
2628 838 360
2630 2627 360
2632 595 360
2634 594 360
2636 2633 360
2638 2628 2498
2640 2634 2499
2642 2641 2639
2644 578 360
2646 2645 18
2648 597 360
2650 596 360
2652 2649 360
2654 2650 2647
2656 599 360
2658 598 360
2660 2657 360
2662 2660 2651
2664 737 360
2666 736 360
2668 2665 360
2670 745 360
2672 744 360
2674 2671 360
2676 746 360
2678 749 360
2680 748 360
2682 2679 360
2684 751 360
2686 750 360
2688 2685 360
2690 752 360
2692 755 360
2694 754 360
2696 2693 360
2698 757 360
2700 756 360
2702 2699 360
2704 759 360
2706 758 360
2708 2705 360
2710 2677 2673
2712 2710 2681
2714 2712 2688
2716 2714 2691
2718 2716 2695
2720 2718 2702
2722 2720 2708
2724 2723 2668
2726 2677 2674
2728 2726 2682
2730 2728 2687
2732 2730 2691
2734 2732 2696
2736 2734 2701
2738 2736 2707
2740 2739 2667
2742 2741 2725
2744 1982 953
2746 1985 950
2748 2747 2745
2750 1994 965
2752 1997 962
2754 2753 2751
2756 2006 977
2758 2009 974
2760 2759 2757
2762 2018 989
2764 2021 986
2766 2765 2763
2768 2030 1001
2770 2033 998
2772 2771 2769
2774 2042 1013
2776 2045 1010
2778 2777 2775
2780 2054 1025
2782 2057 1022
2784 2783 2781
2786 2066 1037
2788 2069 1034
2790 2789 2787
2792 2754 2748
2794 2792 2760
2796 2794 2766
2798 2796 2772
2800 2798 2778
2802 2800 2784
2804 2802 2790
2806 2804 2742
2808 601 360
2810 600 360
2812 2809 360
2814 2813 2078
2816 2810 2081
2818 2817 2815
2820 603 360
2822 602 360
2824 2821 360
2826 2825 2090
2828 2822 2093
2830 2829 2827
2832 605 360
2834 604 360
2836 2833 360
2838 2837 2102
2840 2834 2105
2842 2841 2839
2844 607 360
2846 606 360
2848 2845 360
2850 2849 2114
2852 2846 2117
2854 2853 2851
2856 609 360
2858 608 360
2860 2857 360
2862 2861 2126
2864 2858 2129
2866 2865 2863
2868 611 360
2870 610 360
2872 2869 360
2874 2873 2138
2876 2870 2141
2878 2877 2875
2880 613 360
2882 612 360
2884 2881 360
2886 2885 2150
2888 2882 2153
2890 2889 2887
2892 615 360
2894 614 360
2896 2893 360
2898 2897 2162
2900 2894 2165
2902 2901 2899
2904 2830 2818
2906 2904 2842
2908 2906 2854
2910 2908 2866
2912 2910 2878
2914 2912 2890
2916 2914 2902
2918 2916 2806
2920 577 360
2922 2921 360
2924 2922 2918
2926 2650 227
2928 2927 227
2930 2925 2650
2932 2929 2924
2934 2933 2931
2936 2660 2652
2938 2936 330
2940 2939 2650
2942 2935 2662
2944 2940 2663
2946 2945 2943
2948 2654 2478
2950 2947 2479
2952 2951 2949
2954 2658 2647
2956 2955 2647
2958 2658 227
2960 2959 227
2962 2925 2658
2964 2961 2924
2966 2965 2963
2968 2939 2658
2970 2967 2662
2972 2968 2663
2974 2973 2971
2976 2957 2478
2978 2975 2479
2980 2979 2977
2982 950 946
2984 2810 947
2986 2985 2983
2988 962 946
2990 2822 947
2992 2991 2989
2994 974 946
2996 2834 947
2998 2997 2995
3000 986 946
3002 2846 947
3004 3003 3001
3006 998 946
3008 2858 947
3010 3009 3007
3012 1010 946
3014 2870 947
3016 3015 3013
3018 1022 946
3020 2882 947
3022 3021 3019
3024 1034 946
3026 2894 947
3028 3027 3025
3030 617 360
3032 616 360
3034 3031 360
3036 1046 344
3038 3032 1047
3040 3039 3037
3042 619 360
3044 618 360
3046 3043 360
3048 1046 346
3050 3044 1047
3052 3051 3049
3054 621 360
3056 620 360
3058 3055 360
3060 1046 348
3062 3056 1047
3064 3063 3061
3066 623 360
3068 622 360
3070 3067 360
3072 1046 350
3074 3068 1047
3076 3075 3073
3078 625 360
3080 624 360
3082 3079 360
3084 1046 352
3086 3080 1047
3088 3087 3085
3090 627 360
3092 626 360
3094 3091 360
3096 1046 354
3098 3092 1047
3100 3099 3097
3102 629 360
3104 628 360
3106 3103 360
3108 1046 356
3110 3104 1047
3112 3111 3109
3114 631 360
3116 630 360
3118 3115 360
3120 1046 358
3122 3116 1047
3124 3123 3121
3126 633 360
3128 632 360
3130 3127 360
3132 635 360
3134 634 360
3136 3133 360
3138 637 360
3140 636 360
3142 3139 360
3144 639 360
3146 638 360
3148 3145 360
3150 3135 3129
3152 3150 3141
3154 3152 3147
3156 336 334
3158 3156 339
3160 3158 341
3162 3160 3154
3164 3135 3130
3166 3164 3141
3168 3166 3147
3170 1898 342
3172 3170 3168
3174 3172 1816
3176 3136 3129
3178 3176 3141
3180 3178 3147
3182 1912 260
3184 3182 3180
3186 3184 1816
3188 3136 3130
3190 3188 3141
3192 3190 3147
3194 3192 1046
3196 3194 281
3198 3194 280
3200 3150 3142
3202 3200 3147
3204 3202 2938
3206 2286 1721
3208 2289 1718
3210 3209 3207
3212 2304 1733
3214 2307 1730
3216 3215 3213
3218 2322 1745
3220 2325 1742
3222 3221 3219
3224 2340 1757
3226 2343 1754
3228 3227 3225
3230 2358 1769
3232 2361 1766
3234 3233 3231
3236 2376 1781
3238 2379 1778
3240 3239 3237
3242 2394 1793
3244 2397 1790
3246 3245 3243
3248 2412 1805
3250 2415 1802
3252 3251 3249
3254 3216 3210
3256 3254 3222
3258 3256 3228
3260 3258 3234
3262 3260 3240
3264 3262 3246
3266 3264 3252
3268 761 360
3270 760 360
3272 3269 360
3274 3273 2292
3276 3270 2295
3278 3277 3275
3280 763 360
3282 762 360
3284 3281 360
3286 3285 2310
3288 3282 2313
3290 3289 3287
3292 765 360
3294 764 360
3296 3293 360
3298 3297 2328
3300 3294 2331
3302 3301 3299
3304 767 360
3306 766 360
3308 3305 360
3310 3309 2346
3312 3306 2349
3314 3313 3311
3316 769 360
3318 768 360
3320 3317 360
3322 3321 2364
3324 3318 2367
3326 3325 3323
3328 771 360
3330 770 360
3332 3329 360
3334 3333 2382
3336 3330 2385
3338 3337 3335
3340 773 360
3342 772 360
3344 3341 360
3346 3345 2400
3348 3342 2403
3350 3349 3347
3352 775 360
3354 774 360
3356 3353 360
3358 3357 2418
3360 3354 2421
3362 3361 3359
3364 3290 3278
3366 3364 3302
3368 3366 3314
3370 3368 3326
3372 3370 3338
3374 3372 3350
3376 3374 3362
3378 3376 3266
3380 3035 2502
3382 3032 2505
3384 3383 3381
3386 3047 2520
3388 3044 2523
3390 3389 3387
3392 3059 2538
3394 3056 2541
3396 3395 3393
3398 3071 2556
3400 3068 2559
3402 3401 3399
3404 3083 2574
3406 3080 2577
3408 3407 3405
3410 3095 2592
3412 3092 2595
3414 3413 3411
3416 3107 2610
3418 3104 2613
3420 3419 3417
3422 3119 2628
3424 3116 2631
3426 3425 3423
3428 3390 3384
3430 3428 3396
3432 3430 3402
3434 3432 3408
3436 3434 3414
3438 3436 3420
3440 3438 3426
3442 3440 3378
3444 2508 1053
3446 2511 1050
3448 3447 3445
3450 2526 1065
3452 2529 1062
3454 3453 3451
3456 2544 1077
3458 2547 1074
3460 3459 3457
3462 2562 1089
3464 2565 1086
3466 3465 3463
3468 2580 1101
3470 2583 1098
3472 3471 3469
3474 2598 1113
3476 2601 1110
3478 3477 3475
3480 2616 1125
3482 2619 1122
3484 3483 3481
3486 2634 1137
3488 2637 1134
3490 3489 3487
3492 3454 3448
3494 3492 3460
3496 3494 3466
3498 3496 3472
3500 3498 3478
3502 3500 3484
3504 3502 3490
3506 3504 3442
3508 721 360
3510 720 360
3512 3509 360
3514 777 360
3516 776 360
3518 3515 360
3520 3516 3513
3522 3519 3510
3524 3523 3521
3526 723 360
3528 722 360
3530 3527 360
3532 779 360
3534 778 360
3536 3533 360
3538 3534 3531
3540 3537 3528
3542 3541 3539
3544 725 360
3546 724 360
3548 3545 360
3550 781 360
3552 780 360
3554 3551 360
3556 3552 3549
3558 3555 3546
3560 3559 3557
3562 727 360
3564 726 360
3566 3563 360
3568 783 360
3570 782 360
3572 3569 360
3574 3570 3567
3576 3573 3564
3578 3577 3575
3580 729 360
3582 728 360
3584 3581 360
3586 785 360
3588 784 360
3590 3587 360
3592 3588 3585
3594 3591 3582
3596 3595 3593
3598 731 360
3600 730 360
3602 3599 360
3604 787 360
3606 786 360
3608 3605 360
3610 3606 3603
3612 3609 3600
3614 3613 3611
3616 733 360
3618 732 360
3620 3617 360
3622 789 360
3624 788 360
3626 3623 360
3628 3624 3621
3630 3627 3618
3632 3631 3629
3634 735 360
3636 734 360
3638 3635 360
3640 791 360
3642 790 360
3644 3641 360
3646 3642 3639
3648 3645 3636
3650 3649 3647
3652 3542 3524
3654 3652 3560
3656 3654 3578
3658 3656 3596
3660 3658 3614
3662 3660 3632
3664 3662 3650
3666 3664 3506
3668 793 360
3670 792 360
3672 3669 360
3674 3670 2177
3676 3673 2174
3678 3677 3675
3680 795 360
3682 794 360
3684 3681 360
3686 3682 2189
3688 3685 2186
3690 3689 3687
3692 797 360
3694 796 360
3696 3693 360
3698 3694 2201
3700 3697 2198
3702 3701 3699
3704 799 360
3706 798 360
3708 3705 360
3710 3706 2213
3712 3709 2210
3714 3713 3711
3716 801 360
3718 800 360
3720 3717 360
3722 3718 2225
3724 3721 2222
3726 3725 3723
3728 803 360
3730 802 360
3732 3729 360
3734 3730 2237
3736 3733 2234
3738 3737 3735
3740 805 360
3742 804 360
3744 3741 360
3746 3742 2249
3748 3745 2246
3750 3749 3747
3752 807 360
3754 806 360
3756 3753 360
3758 3754 2261
3760 3757 2258
3762 3761 3759
3764 3690 3678
3766 3764 3702
3768 3766 3714
3770 3768 3726
3772 3770 3738
3774 3772 3750
3776 3774 3762
3778 3776 3666
3780 1625 950
3782 1622 953
3784 3783 3781
3786 1637 962
3788 1634 965
3790 3789 3787
3792 1649 974
3794 1646 977
3796 3795 3793
3798 1661 986
3800 1658 989
3802 3801 3799
3804 1673 998
3806 1670 1001
3808 3807 3805
3810 1685 1010
3812 1682 1013
3814 3813 3811
3816 1697 1022
3818 1694 1025
3820 3819 3817
3822 1709 1034
3824 1706 1037
3826 3825 3823
3828 3790 3784
3830 3828 3796
3832 3830 3802
3834 3832 3808
3836 3834 3814
3838 3836 3820
3840 3838 3826
3842 3840 3778
3844 705 360
3846 704 360
3848 3845 360
3850 3849 2810
3852 3846 2813
3854 3853 3851
3856 707 360
3858 706 360
3860 3857 360
3862 3861 2822
3864 3858 2825
3866 3865 3863
3868 709 360
3870 708 360
3872 3869 360
3874 3873 2834
3876 3870 2837
3878 3877 3875
3880 711 360
3882 710 360
3884 3881 360
3886 3885 2846
3888 3882 2849
3890 3889 3887
3892 713 360
3894 712 360
3896 3893 360
3898 3897 2858
3900 3894 2861
3902 3901 3899
3904 715 360
3906 714 360
3908 3905 360
3910 3909 2870
3912 3906 2873
3914 3913 3911
3916 717 360
3918 716 360
3920 3917 360
3922 3921 2882
3924 3918 2885
3926 3925 3923
3928 719 360
3930 718 360
3932 3929 360
3934 3933 2894
3936 3930 2897
3938 3937 3935
3940 3866 3854
3942 3940 3878
3944 3942 3890
3946 3944 3902
3948 3946 3914
3950 3948 3926
3952 3950 3938
3954 3952 3842
3956 641 360
3958 640 360
3960 3957 360
3962 3958 1149
3964 3961 1146
3966 3965 3963
3968 643 360
3970 642 360
3972 3969 360
3974 3970 1161
3976 3973 1158
3978 3977 3975
3980 645 360
3982 644 360
3984 3981 360
3986 3982 1173
3988 3985 1170
3990 3989 3987
3992 647 360
3994 646 360
3996 3993 360
3998 3994 1185
4000 3997 1182
4002 4001 3999
4004 649 360
4006 648 360
4008 4005 360
4010 4006 1197
4012 4009 1194
4014 4013 4011
4016 651 360
4018 650 360
4020 4017 360
4022 4018 1209
4024 4021 1206
4026 4025 4023
4028 653 360
4030 652 360
4032 4029 360
4034 4030 1221
4036 4033 1218
4038 4037 4035
4040 655 360
4042 654 360
4044 4041 360
4046 4042 1233
4048 4045 1230
4050 4049 4047
4052 657 360
4054 656 360
4056 4053 360
4058 4054 1245
4060 4057 1242
4062 4061 4059
4064 659 360
4066 658 360
4068 4065 360
4070 4066 1257
4072 4069 1254
4074 4073 4071
4076 661 360
4078 660 360
4080 4077 360
4082 4078 1269
4084 4081 1266
4086 4085 4083
4088 663 360
4090 662 360
4092 4089 360
4094 4090 1281
4096 4093 1278
4098 4097 4095
4100 665 360
4102 664 360
4104 4101 360
4106 4102 1293
4108 4105 1290
4110 4109 4107
4112 667 360
4114 666 360
4116 4113 360
4118 4114 1305
4120 4117 1302
4122 4121 4119
4124 669 360
4126 668 360
4128 4125 360
4130 4126 1317
4132 4129 1314
4134 4133 4131
4136 671 360
4138 670 360
4140 4137 360
4142 4138 1329
4144 4141 1326
4146 4145 4143
4148 673 360
4150 672 360
4152 4149 360
4154 4150 1341
4156 4153 1338
4158 4157 4155
4160 675 360
4162 674 360
4164 4161 360
4166 4162 1353
4168 4165 1350
4170 4169 4167
4172 677 360
4174 676 360
4176 4173 360
4178 4174 1365
4180 4177 1362
4182 4181 4179
4184 679 360
4186 678 360
4188 4185 360
4190 4186 1377
4192 4189 1374
4194 4193 4191
4196 681 360
4198 680 360
4200 4197 360
4202 4198 1389
4204 4201 1386
4206 4205 4203
4208 683 360
4210 682 360
4212 4209 360
4214 4210 1401
4216 4213 1398
4218 4217 4215
4220 685 360
4222 684 360
4224 4221 360
4226 4222 1413
4228 4225 1410
4230 4229 4227
4232 687 360
4234 686 360
4236 4233 360
4238 4234 1425
4240 4237 1422
4242 4241 4239
4244 689 360
4246 688 360
4248 4245 360
4250 4246 1437
4252 4249 1434
4254 4253 4251
4256 691 360
4258 690 360
4260 4257 360
4262 4258 1449
4264 4261 1446
4266 4265 4263
4268 693 360
4270 692 360
4272 4269 360
4274 4270 1461
4276 4273 1458
4278 4277 4275
4280 695 360
4282 694 360
4284 4281 360
4286 4282 1473
4288 4285 1470
4290 4289 4287
4292 697 360
4294 696 360
4296 4293 360
4298 4294 1485
4300 4297 1482
4302 4301 4299
4304 699 360
4306 698 360
4308 4305 360
4310 4306 1497
4312 4309 1494
4314 4313 4311
4316 701 360
4318 700 360
4320 4317 360
4322 4318 1509
4324 4321 1506
4326 4325 4323
4328 703 360
4330 702 360
4332 4329 360
4334 4330 1521
4336 4333 1518
4338 4337 4335
4340 3978 3966
4342 4340 3990
4344 4342 4002
4346 4344 4014
4348 4346 4026
4350 4348 4038
4352 4350 4050
4354 4352 4062
4356 4354 4074
4358 4356 4086
4360 4358 4098
4362 4360 4110
4364 4362 4122
4366 4364 4134
4368 4366 4146
4370 4368 4158
4372 4370 4170
4374 4372 4182
4376 4374 4194
4378 4376 4206
4380 4378 4218
4382 4380 4230
4384 4382 4242
4386 4384 4254
4388 4386 4266
4390 4388 4278
4392 4390 4290
4394 4392 4302
4396 4394 4314
4398 4396 4326
4400 4398 4338
4402 4400 3954
4404 4402 2667
4406 4405 3204
4408 4406 1816
4410 3204 262
4412 4410 1816
4414 3204 263
4416 4414 1816
4418 3164 3142
4420 4418 3147
4422 4420 2938
4424 4402 2668
4426 4425 4422
4428 4426 1816
4430 4422 262
4432 4430 1816
4434 4422 263
4436 4434 1816
4438 3176 3142
4440 4438 3147
4442 1812 338
4444 4442 341
4446 4444 4440
4448 3188 3142
4450 4448 3147
4452 900 338
4454 4452 341
4456 4454 4450
4458 3152 3148
4460 3156 338
4462 4460 341
4464 4462 4458
4466 3166 3148
4468 912 340
4470 4468 4466
4472 4471 3128
4474 4473 4471
4476 4475 4465
4478 4477 4465
4480 4479 4457
4482 4481 4457
4484 4483 4447
4486 4485 4447
4488 4487 4437
4490 4489 4437
4492 4491 4433
4494 4492 4429
4496 4494 4417
4498 4497 4417
4500 4499 4413
4502 4500 4409
4504 4502 3199
4506 4505 3199
4508 4507 3197
4510 4508 3187
4512 4511 3187
4514 4513 3175
4516 4514 3163
4518 4517 3163
4520 4471 3134
4522 4521 4471
4524 4523 4465
4526 4525 4465
4528 4527 4457
4530 4529 4457
4532 4531 4447
4534 4533 4447
4536 4535 4437
4538 4536 4433
4540 4538 4429
4542 4541 4429
4544 4543 4417
4546 4545 4417
4548 4547 4413
4550 4549 4413
4552 4551 4409
4554 4553 4409
4556 4555 3199
4558 4556 3197
4560 4558 3187
4562 4561 3187
4564 4563 3175
4566 4565 3175
4568 4567 3163
4570 4471 3140
4572 4570 4465
4574 4572 4457
4576 4574 4447
4578 4576 4437
4580 4578 4433
4582 4580 4429
4584 4582 4417
4586 4585 4417
4588 4587 4413
4590 4589 4413
4592 4591 4409
4594 4592 3199
4596 4595 3199
4598 4597 3197
4600 4599 3197
4602 4601 3187
4604 4602 3175
4606 4604 3163
4608 4471 3146
4610 4608 4465
4612 4610 4457
4614 4612 4447
4616 4614 4437
4618 4617 4437
4620 4619 4433
4622 4621 4433
4624 4623 4429
4626 4625 4429
4628 4627 4417
4630 4628 4413
4632 4630 4409
4634 4633 4409
4636 4635 3199
4638 4636 3197
4640 4638 3187
4642 4640 3175
4644 4642 3163
4646 1978 114
4648 3958 1979
4650 4649 4647
4652 1978 116
4654 3970 1979
4656 4655 4653
4658 1978 118
4660 3982 1979
4662 4661 4659
4664 1978 120
4666 3994 1979
4668 4667 4665
4670 1978 122
4672 4006 1979
4674 4673 4671
4676 1978 124
4678 4018 1979
4680 4679 4677
4682 1978 126
4684 4030 1979
4686 4685 4683
4688 1978 128
4690 4042 1979
4692 4691 4689
4694 1978 130
4696 4054 1979
4698 4697 4695
4700 1978 132
4702 4066 1979
4704 4703 4701
4706 1978 134
4708 4078 1979
4710 4709 4707
4712 1978 136
4714 4090 1979
4716 4715 4713
4718 1978 138
4720 4102 1979
4722 4721 4719
4724 1978 140
4726 4114 1979
4728 4727 4725
4730 1978 142
4732 4126 1979
4734 4733 4731
4736 1978 144
4738 4138 1979
4740 4739 4737
4742 1978 146
4744 4150 1979
4746 4745 4743
4748 1978 148
4750 4162 1979
4752 4751 4749
4754 1978 150
4756 4174 1979
4758 4757 4755
4760 1978 152
4762 4186 1979
4764 4763 4761
4766 1978 154
4768 4198 1979
4770 4769 4767
4772 1978 156
4774 4210 1979
4776 4775 4773
4778 1978 158
4780 4222 1979
4782 4781 4779
4784 1978 160
4786 4234 1979
4788 4787 4785
4790 1978 162
4792 4246 1979
4794 4793 4791
4796 1978 164
4798 4258 1979
4800 4799 4797
4802 1978 166
4804 4270 1979
4806 4805 4803
4808 1978 168
4810 4282 1979
4812 4811 4809
4814 1978 170
4816 4294 1979
4818 4817 4815
4820 1978 172
4822 4306 1979
4824 4823 4821
4826 1978 174
4828 4318 1979
4830 4829 4827
4832 1978 176
4834 4330 1979
4836 4835 4833
4838 1046 264
4840 3846 1047
4842 4841 4839
4844 1046 266
4846 3858 1047
4848 4847 4845
4850 1046 268
4852 3870 1047
4854 4853 4851
4856 1046 270
4858 3882 1047
4860 4859 4857
4862 1046 272
4864 3894 1047
4866 4865 4863
4868 1046 274
4870 3906 1047
4872 4871 4869
4874 1046 276
4876 3918 1047
4878 4877 4875
4880 1046 278
4882 3930 1047
4884 4883 4881
4886 1046 210
4888 3510 1047
4890 4889 4887
4892 1046 212
4894 3528 1047
4896 4895 4893
4898 1046 214
4900 3546 1047
4902 4901 4899
4904 1046 216
4906 3564 1047
4908 4907 4905
4910 1046 218
4912 3582 1047
4914 4913 4911
4916 1046 220
4918 3600 1047
4920 4919 4917
4922 1046 222
4924 3618 1047
4926 4925 4923
4928 1046 224
4930 3636 1047
4932 4931 4929
4934 2478 24
4936 2479 24
4938 4937 4935
4940 3193 857
4942 854 851
4944 855 848
4946 4945 4943
4948 4947 3193
4950 854 848
4952 4950 845
4954 4951 842
4956 4955 4953
4958 4957 3193
4960 2268 6
4962 4960 9
4964 4962 11
4966 4964 13
4968 4966 15
4970 4968 17
4972 4970 930
4974 4972 18
4976 4973 2672
4978 4977 4975
4980 4972 20
4982 4973 2676
4984 4983 4981
4986 4972 22
4988 4973 2680
4990 4989 4987
4992 4972 24
4994 4973 2686
4996 4995 4993
4998 4972 26
5000 4973 2690
5002 5001 4999
5004 4972 28
5006 4973 2694
5008 5007 5005
5010 4972 30
5012 4973 2700
5014 5013 5011
5016 4972 32
5018 4973 2706
5020 5019 5017
5022 1046 98
5024 3270 1047
5026 5025 5023
5028 1046 100
5030 3282 1047
5032 5031 5029
5034 1046 102
5036 3294 1047
5038 5037 5035
5040 1046 104
5042 3306 1047
5044 5043 5041
5046 1046 106
5048 3318 1047
5050 5049 5047
5052 1046 108
5054 3330 1047
5056 5055 5053
5058 1046 110
5060 3342 1047
5062 5061 5059
5064 1046 112
5066 3354 1047
5068 5067 5065
5070 1528 6
5072 5070 9
5074 5072 11
5076 5074 13
5078 5076 15
5080 5078 17
5082 5080 930
5084 5082 18
5086 5083 3516
5088 5087 5085
5090 5082 20
5092 5083 3534
5094 5093 5091
5096 5082 22
5098 5083 3552
5100 5099 5097
5102 5082 24
5104 5083 3570
5106 5105 5103
5108 5082 26
5110 5083 3588
5112 5111 5109
5114 5082 28
5116 5083 3606
5118 5117 5115
5120 5082 30
5122 5083 3624
5124 5123 5121
5126 5082 32
5128 5083 3642
5130 5129 5127
5132 5082 3516
5134 5083 3670
5136 5135 5133
5138 5082 3534
5140 5083 3682
5142 5141 5139
5144 5082 3552
5146 5083 3694
5148 5147 5145
5150 5082 3570
5152 5083 3706
5154 5153 5151
5156 5082 3588
5158 5083 3718
5160 5159 5157
5162 5082 3606
5164 5083 3730
5166 5165 5163
5168 5082 3624
5170 5083 3742
5172 5171 5169
5174 5082 3642
5176 5083 3754
5178 5177 5175
5180 2282 18
5182 2286 2283
5184 5183 5181
5186 2282 20
5188 2304 2283
5190 5189 5187
5192 2282 22
5194 2322 2283
5196 5195 5193
5198 2282 24
5200 2340 2283
5202 5201 5199
5204 2282 26
5206 2358 2283
5208 5207 5205
5210 2282 28
5212 2376 2283
5214 5213 5211
5216 2282 30
5218 2394 2283
5220 5219 5217
5222 2282 32
5224 2412 2283
5226 5225 5223
5228 2498 18
5230 2502 2499
5232 5231 5229
5234 2498 20
5236 2520 2499
5238 5237 5235
5240 2498 22
5242 2538 2499
5244 5243 5241
5246 2498 24
5248 2556 2499
5250 5249 5247
5252 2498 26
5254 2574 2499
5256 5255 5253
5258 2498 28
5260 2592 2499
5262 5261 5259
5264 2498 30
5266 2610 2499
5268 5267 5265
5270 2498 32
5272 2628 2499
5274 5273 5271
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 state_regCommand_abs<0>_out
l193 state_regCommand_abs<1>_out
l194 state_regCommand_abs<2>_out
l195 state_regCommand_abs<3>_out
l196 state_regCommand_abs<4>_out
l197 state_regCommand_abs<5>_out
l198 state_regCommand_abs<6>_out
l199 state_regCommand_abs<7>_out
l200 state_os_lba1_abs<0>_out
l201 state_os_lba1_abs<1>_out
l202 state_os_lba1_abs<2>_out
l203 state_os_lba1_abs<3>_out
l204 state_os_lba1_abs<4>_out
l205 state_os_lba1_abs<5>_out
l206 state_os_lba1_abs<6>_out
l207 state_os_lba1_abs<7>_out
l208 state_regLBAHigh0_abs<0>_out
l209 state_regLBAHigh0_abs<1>_out
l210 state_regLBAHigh0_abs<2>_out
l211 state_regLBAHigh0_abs<3>_out
l212 state_regLBAHigh0_abs<4>_out
l213 state_regLBAHigh0_abs<5>_out
l214 state_regLBAHigh0_abs<6>_out
l215 state_regLBAHigh0_abs<7>_out
l216 state_regLBAHigh1_abs<0>_out
l217 state_regLBAHigh1_abs<1>_out
l218 state_regLBAHigh1_abs<2>_out
l219 state_regLBAHigh1_abs<3>_out
l220 state_regLBAHigh1_abs<4>_out
l221 state_regLBAHigh1_abs<5>_out
l222 state_regLBAHigh1_abs<6>_out
l223 state_regLBAHigh1_abs<7>_out
l224 state_regLBALow0_abs<0>_out
l225 state_regLBALow0_abs<1>_out
l226 state_regLBALow0_abs<2>_out
l227 state_regLBALow0_abs<3>_out
l228 state_regLBALow0_abs<4>_out
l229 state_regLBALow0_abs<5>_out
l230 state_regLBALow0_abs<6>_out
l231 state_regLBALow0_abs<7>_out
l232 state_regLBAMid0_abs<0>_out
l233 state_regLBAMid0_abs<1>_out
l234 state_regLBAMid0_abs<2>_out
l235 state_regLBAMid0_abs<3>_out
l236 state_regLBAMid0_abs<4>_out
l237 state_regLBAMid0_abs<5>_out
l238 state_regLBAMid0_abs<6>_out
l239 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:23 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b5.v   ---gives--> driver_b5.mv
> abc -c "read_blif_mv driver_b5.mv; write_aiger -s driver_b5n.aig"   ---gives--> driver_b5n.aig
> aigtoaig driver_b5n.aig driver_b5n.aag   ---gives--> driver_b5n.aag (this file)
Content of driver_b5.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 5) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 2/3 [2015-pre-classification], 9/11 [SYNTCOMP2016-RealSeq], 5/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 1039.49 [2015-pre-classification], 0.72 [SYNTCOMP2016-RealSeq], 0.101341 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
