command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	7754174	File	/home/p4ultr4n/workplace/ReVeal/raw_code/serial_ioport_read_1.c								
ANR	7754175	Function	serial_ioport_read	1:0:0:2600							
ANR	7754176	FunctionDef	"serial_ioport_read (void * opaque , hwaddr addr , unsigned size)"		7754175	0					
ANR	7754177	CompoundStatement		3:0:78:2600	7754175	0					
ANR	7754178	IdentifierDeclStatement	SerialState * s = opaque ;	5:4:85:108	7754175	0	True				
ANR	7754179	IdentifierDecl	* s = opaque		7754175	0					
ANR	7754180	IdentifierDeclType	SerialState *		7754175	0					
ANR	7754181	Identifier	s		7754175	1					
ANR	7754182	AssignmentExpression	* s = opaque		7754175	2		=			
ANR	7754183	Identifier	opaque		7754175	0					
ANR	7754184	Identifier	opaque		7754175	1					
ANR	7754185	IdentifierDeclStatement	uint32_t ret ;	7:4:115:127	7754175	1	True				
ANR	7754186	IdentifierDecl	ret		7754175	0					
ANR	7754187	IdentifierDeclType	uint32_t		7754175	0					
ANR	7754188	Identifier	ret		7754175	1					
ANR	7754189	ExpressionStatement	addr &= 7	11:4:136:145	7754175	2	True				
ANR	7754190	AssignmentExpression	addr &= 7		7754175	0		&=			
ANR	7754191	Identifier	addr		7754175	0					
ANR	7754192	PrimaryExpression	7		7754175	1					
ANR	7754193	SwitchStatement	switch ( addr )		7754175	3					
ANR	7754194	Condition	addr	13:11:159:162	7754175	0	True				
ANR	7754195	Identifier	addr		7754175	0					
ANR	7754196	CompoundStatement		11:17:86:86	7754175	1					
ANR	7754197	Label	default :	15:4:172:179	7754175	0	True				
ANR	7754198	Identifier	default		7754175	0					
ANR	7754199	Label	case 0 :	17:4:186:192	7754175	1	True				
ANR	7754200	IfStatement	if ( s -> lcr & UART_LCR_DLAB )		7754175	2					
ANR	7754201	Condition	s -> lcr & UART_LCR_DLAB	19:12:207:228	7754175	0	True				
ANR	7754202	BitAndExpression	s -> lcr & UART_LCR_DLAB		7754175	0		&			
ANR	7754203	PtrMemberAccess	s -> lcr		7754175	0					
ANR	7754204	Identifier	s		7754175	0					
ANR	7754205	Identifier	lcr		7754175	1					
ANR	7754206	Identifier	UART_LCR_DLAB		7754175	1					
ANR	7754207	CompoundStatement		17:36:152:152	7754175	1					
ANR	7754208	ExpressionStatement	ret = s -> divider & 0xff	21:12:246:269	7754175	0	True				
ANR	7754209	AssignmentExpression	ret = s -> divider & 0xff		7754175	0		=			
ANR	7754210	Identifier	ret		7754175	0					
ANR	7754211	BitAndExpression	s -> divider & 0xff		7754175	1		&			
ANR	7754212	PtrMemberAccess	s -> divider		7754175	0					
ANR	7754213	Identifier	s		7754175	0					
ANR	7754214	Identifier	divider		7754175	1					
ANR	7754215	PrimaryExpression	0xff		7754175	1					
ANR	7754216	ElseStatement	else		7754175	0					
ANR	7754217	CompoundStatement		21:15:208:208	7754175	0					
ANR	7754218	IfStatement	if ( s -> fcr & UART_FCR_FE )		7754175	0					
ANR	7754219	Condition	s -> fcr & UART_FCR_FE	25:15:305:324	7754175	0	True				
ANR	7754220	BitAndExpression	s -> fcr & UART_FCR_FE		7754175	0		&			
ANR	7754221	PtrMemberAccess	s -> fcr		7754175	0					
ANR	7754222	Identifier	s		7754175	0					
ANR	7754223	Identifier	fcr		7754175	1					
ANR	7754224	Identifier	UART_FCR_FE		7754175	1					
ANR	7754225	CompoundStatement		23:37:248:248	7754175	1					
ANR	7754226	ExpressionStatement	ret = fifo8_is_full ( & s -> recv_fifo ) ? 0 : fifo8_pop ( & s -> recv_fifo )	27:16:346:440	7754175	0	True				
ANR	7754227	AssignmentExpression	ret = fifo8_is_full ( & s -> recv_fifo ) ? 0 : fifo8_pop ( & s -> recv_fifo )		7754175	0		=			
ANR	7754228	Identifier	ret		7754175	0					
ANR	7754229	ConditionalExpression	fifo8_is_full ( & s -> recv_fifo ) ? 0 : fifo8_pop ( & s -> recv_fifo )		7754175	1					
ANR	7754230	Condition	fifo8_is_full ( & s -> recv_fifo )		7754175	0					
ANR	7754231	CallExpression	fifo8_is_full ( & s -> recv_fifo )		7754175	0					
ANR	7754232	Callee	fifo8_is_full		7754175	0					
ANR	7754233	Identifier	fifo8_is_full		7754175	0					
ANR	7754234	ArgumentList	& s -> recv_fifo		7754175	1					
ANR	7754235	Argument	& s -> recv_fifo		7754175	0					
ANR	7754236	UnaryOperationExpression	& s -> recv_fifo		7754175	0					
ANR	7754237	UnaryOperator	&		7754175	0					
ANR	7754238	PtrMemberAccess	s -> recv_fifo		7754175	1					
ANR	7754239	Identifier	s		7754175	0					
ANR	7754240	Identifier	recv_fifo		7754175	1					
ANR	7754241	PrimaryExpression	0		7754175	1					
ANR	7754242	CallExpression	fifo8_pop ( & s -> recv_fifo )		7754175	2					
ANR	7754243	Callee	fifo8_pop		7754175	0					
ANR	7754244	Identifier	fifo8_pop		7754175	0					
ANR	7754245	ArgumentList	& s -> recv_fifo		7754175	1					
ANR	7754246	Argument	& s -> recv_fifo		7754175	0					
ANR	7754247	UnaryOperationExpression	& s -> recv_fifo		7754175	0					
ANR	7754248	UnaryOperator	&		7754175	0					
ANR	7754249	PtrMemberAccess	s -> recv_fifo		7754175	1					
ANR	7754250	Identifier	s		7754175	0					
ANR	7754251	Identifier	recv_fifo		7754175	1					
ANR	7754252	IfStatement	if ( s -> recv_fifo . num == 0 )		7754175	1					
ANR	7754253	Condition	s -> recv_fifo . num == 0	31:20:463:483	7754175	0	True				
ANR	7754254	EqualityExpression	s -> recv_fifo . num == 0		7754175	0		==			
ANR	7754255	MemberAccess	s -> recv_fifo . num		7754175	0					
ANR	7754256	PtrMemberAccess	s -> recv_fifo		7754175	0					
ANR	7754257	Identifier	s		7754175	0					
ANR	7754258	Identifier	recv_fifo		7754175	1					
ANR	7754259	Identifier	num		7754175	1					
ANR	7754260	PrimaryExpression	0		7754175	1					
ANR	7754261	CompoundStatement		29:43:407:407	7754175	1					
ANR	7754262	ExpressionStatement	s -> lsr &= ~ ( UART_LSR_DR | UART_LSR_BI )	33:20:509:547	7754175	0	True				
ANR	7754263	AssignmentExpression	s -> lsr &= ~ ( UART_LSR_DR | UART_LSR_BI )		7754175	0		&=			
ANR	7754264	PtrMemberAccess	s -> lsr		7754175	0					
ANR	7754265	Identifier	s		7754175	0					
ANR	7754266	Identifier	lsr		7754175	1					
ANR	7754267	UnaryOperationExpression	~ ( UART_LSR_DR | UART_LSR_BI )		7754175	1					
ANR	7754268	UnaryOperator	~		7754175	0					
ANR	7754269	InclusiveOrExpression	UART_LSR_DR | UART_LSR_BI		7754175	1		|			
ANR	7754270	Identifier	UART_LSR_DR		7754175	0					
ANR	7754271	Identifier	UART_LSR_BI		7754175	1					
ANR	7754272	ElseStatement	else		7754175	0					
ANR	7754273	CompoundStatement		33:23:494:494	7754175	0					
ANR	7754274	ExpressionStatement	"qemu_mod_timer ( s -> fifo_timeout_timer , qemu_get_clock_ns ( vm_clock ) + s -> char_transmit_time * 4 )"	37:20:596:691	7754175	0	True				
ANR	7754275	CallExpression	"qemu_mod_timer ( s -> fifo_timeout_timer , qemu_get_clock_ns ( vm_clock ) + s -> char_transmit_time * 4 )"		7754175	0					
ANR	7754276	Callee	qemu_mod_timer		7754175	0					
ANR	7754277	Identifier	qemu_mod_timer		7754175	0					
ANR	7754278	ArgumentList	s -> fifo_timeout_timer		7754175	1					
ANR	7754279	Argument	s -> fifo_timeout_timer		7754175	0					
ANR	7754280	PtrMemberAccess	s -> fifo_timeout_timer		7754175	0					
ANR	7754281	Identifier	s		7754175	0					
ANR	7754282	Identifier	fifo_timeout_timer		7754175	1					
ANR	7754283	Argument	qemu_get_clock_ns ( vm_clock ) + s -> char_transmit_time * 4		7754175	1					
ANR	7754284	AdditiveExpression	qemu_get_clock_ns ( vm_clock ) + s -> char_transmit_time * 4		7754175	0		+			
ANR	7754285	CallExpression	qemu_get_clock_ns ( vm_clock )		7754175	0					
ANR	7754286	Callee	qemu_get_clock_ns		7754175	0					
ANR	7754287	Identifier	qemu_get_clock_ns		7754175	0					
ANR	7754288	ArgumentList	vm_clock		7754175	1					
ANR	7754289	Argument	vm_clock		7754175	0					
ANR	7754290	Identifier	vm_clock		7754175	0					
ANR	7754291	MultiplicativeExpression	s -> char_transmit_time * 4		7754175	1		*			
ANR	7754292	PtrMemberAccess	s -> char_transmit_time		7754175	0					
ANR	7754293	Identifier	s		7754175	0					
ANR	7754294	Identifier	char_transmit_time		7754175	1					
ANR	7754295	PrimaryExpression	4		7754175	1					
ANR	7754296	ExpressionStatement	s -> timeout_ipending = 0	41:16:729:752	7754175	2	True				
ANR	7754297	AssignmentExpression	s -> timeout_ipending = 0		7754175	0		=			
ANR	7754298	PtrMemberAccess	s -> timeout_ipending		7754175	0					
ANR	7754299	Identifier	s		7754175	0					
ANR	7754300	Identifier	timeout_ipending		7754175	1					
ANR	7754301	PrimaryExpression	0		7754175	1					
ANR	7754302	ElseStatement	else		7754175	0					
ANR	7754303	CompoundStatement		41:19:695:695	7754175	0					
ANR	7754304	ExpressionStatement	ret = s -> rbr	45:16:793:805	7754175	0	True				
ANR	7754305	AssignmentExpression	ret = s -> rbr		7754175	0		=			
ANR	7754306	Identifier	ret		7754175	0					
ANR	7754307	PtrMemberAccess	s -> rbr		7754175	1					
ANR	7754308	Identifier	s		7754175	0					
ANR	7754309	Identifier	rbr		7754175	1					
ANR	7754310	ExpressionStatement	s -> lsr &= ~ ( UART_LSR_DR | UART_LSR_BI )	47:16:824:862	7754175	1	True				
ANR	7754311	AssignmentExpression	s -> lsr &= ~ ( UART_LSR_DR | UART_LSR_BI )		7754175	0		&=			
ANR	7754312	PtrMemberAccess	s -> lsr		7754175	0					
ANR	7754313	Identifier	s		7754175	0					
ANR	7754314	Identifier	lsr		7754175	1					
ANR	7754315	UnaryOperationExpression	~ ( UART_LSR_DR | UART_LSR_BI )		7754175	1					
ANR	7754316	UnaryOperator	~		7754175	0					
ANR	7754317	InclusiveOrExpression	UART_LSR_DR | UART_LSR_BI		7754175	1		|			
ANR	7754318	Identifier	UART_LSR_DR		7754175	0					
ANR	7754319	Identifier	UART_LSR_BI		7754175	1					
ANR	7754320	ExpressionStatement	serial_update_irq ( s )	51:12:892:912	7754175	1	True				
ANR	7754321	CallExpression	serial_update_irq ( s )		7754175	0					
ANR	7754322	Callee	serial_update_irq		7754175	0					
ANR	7754323	Identifier	serial_update_irq		7754175	0					
ANR	7754324	ArgumentList	s		7754175	1					
ANR	7754325	Argument	s		7754175	0					
ANR	7754326	Identifier	s		7754175	0					
ANR	7754327	IfStatement	if ( ! ( s -> mcr & UART_MCR_LOOP ) )		7754175	2					
ANR	7754328	Condition	! ( s -> mcr & UART_MCR_LOOP )	53:16:931:955	7754175	0	True				
ANR	7754329	UnaryOperationExpression	! ( s -> mcr & UART_MCR_LOOP )		7754175	0					
ANR	7754330	UnaryOperator	!		7754175	0					
ANR	7754331	BitAndExpression	s -> mcr & UART_MCR_LOOP		7754175	1		&			
ANR	7754332	PtrMemberAccess	s -> mcr		7754175	0					
ANR	7754333	Identifier	s		7754175	0					
ANR	7754334	Identifier	mcr		7754175	1					
ANR	7754335	Identifier	UART_MCR_LOOP		7754175	1					
ANR	7754336	CompoundStatement		51:43:879:879	7754175	1					
ANR	7754337	ExpressionStatement	qemu_chr_accept_input ( s -> chr )	57:16:1041:1070	7754175	0	True				
ANR	7754338	CallExpression	qemu_chr_accept_input ( s -> chr )		7754175	0					
ANR	7754339	Callee	qemu_chr_accept_input		7754175	0					
ANR	7754340	Identifier	qemu_chr_accept_input		7754175	0					
ANR	7754341	ArgumentList	s -> chr		7754175	1					
ANR	7754342	Argument	s -> chr		7754175	0					
ANR	7754343	PtrMemberAccess	s -> chr		7754175	0					
ANR	7754344	Identifier	s		7754175	0					
ANR	7754345	Identifier	chr		7754175	1					
ANR	7754346	BreakStatement	break ;	63:8:1107:1112	7754175	3	True				
ANR	7754347	Label	case 1 :	65:4:1119:1125	7754175	4	True				
ANR	7754348	IfStatement	if ( s -> lcr & UART_LCR_DLAB )		7754175	5					
ANR	7754349	Condition	s -> lcr & UART_LCR_DLAB	67:12:1140:1161	7754175	0	True				
ANR	7754350	BitAndExpression	s -> lcr & UART_LCR_DLAB		7754175	0		&			
ANR	7754351	PtrMemberAccess	s -> lcr		7754175	0					
ANR	7754352	Identifier	s		7754175	0					
ANR	7754353	Identifier	lcr		7754175	1					
ANR	7754354	Identifier	UART_LCR_DLAB		7754175	1					
ANR	7754355	CompoundStatement		65:36:1085:1085	7754175	1					
ANR	7754356	ExpressionStatement	ret = ( s -> divider >> 8 ) & 0xff	69:12:1179:1209	7754175	0	True				
ANR	7754357	AssignmentExpression	ret = ( s -> divider >> 8 ) & 0xff		7754175	0		=			
ANR	7754358	Identifier	ret		7754175	0					
ANR	7754359	BitAndExpression	( s -> divider >> 8 ) & 0xff		7754175	1		&			
ANR	7754360	ShiftExpression	s -> divider >> 8		7754175	0		>>			
ANR	7754361	PtrMemberAccess	s -> divider		7754175	0					
ANR	7754362	Identifier	s		7754175	0					
ANR	7754363	Identifier	divider		7754175	1					
ANR	7754364	PrimaryExpression	8		7754175	1					
ANR	7754365	PrimaryExpression	0xff		7754175	1					
ANR	7754366	ElseStatement	else		7754175	0					
ANR	7754367	CompoundStatement		69:15:1148:1148	7754175	0					
ANR	7754368	ExpressionStatement	ret = s -> ier	73:12:1242:1254	7754175	0	True				
ANR	7754369	AssignmentExpression	ret = s -> ier		7754175	0		=			
ANR	7754370	Identifier	ret		7754175	0					
ANR	7754371	PtrMemberAccess	s -> ier		7754175	1					
ANR	7754372	Identifier	s		7754175	0					
ANR	7754373	Identifier	ier		7754175	1					
ANR	7754374	BreakStatement	break ;	77:8:1276:1281	7754175	6	True				
ANR	7754375	Label	case 2 :	79:4:1288:1294	7754175	7	True				
ANR	7754376	ExpressionStatement	ret = s -> iir	81:8:1305:1317	7754175	8	True				
ANR	7754377	AssignmentExpression	ret = s -> iir		7754175	0		=			
ANR	7754378	Identifier	ret		7754175	0					
ANR	7754379	PtrMemberAccess	s -> iir		7754175	1					
ANR	7754380	Identifier	s		7754175	0					
ANR	7754381	Identifier	iir		7754175	1					
ANR	7754382	IfStatement	if ( ( ret & UART_IIR_ID ) == UART_IIR_THRI )		7754175	9					
ANR	7754383	Condition	( ret & UART_IIR_ID ) == UART_IIR_THRI	83:12:1332:1367	7754175	0	True				
ANR	7754384	EqualityExpression	( ret & UART_IIR_ID ) == UART_IIR_THRI		7754175	0		==			
ANR	7754385	BitAndExpression	ret & UART_IIR_ID		7754175	0		&			
ANR	7754386	Identifier	ret		7754175	0					
ANR	7754387	Identifier	UART_IIR_ID		7754175	1					
ANR	7754388	Identifier	UART_IIR_THRI		7754175	1					
ANR	7754389	CompoundStatement		81:50:1291:1291	7754175	1					
ANR	7754390	ExpressionStatement	s -> thr_ipending = 0	85:12:1385:1404	7754175	0	True				
ANR	7754391	AssignmentExpression	s -> thr_ipending = 0		7754175	0		=			
ANR	7754392	PtrMemberAccess	s -> thr_ipending		7754175	0					
ANR	7754393	Identifier	s		7754175	0					
ANR	7754394	Identifier	thr_ipending		7754175	1					
ANR	7754395	PrimaryExpression	0		7754175	1					
ANR	7754396	ExpressionStatement	serial_update_irq ( s )	87:12:1419:1439	7754175	1	True				
ANR	7754397	CallExpression	serial_update_irq ( s )		7754175	0					
ANR	7754398	Callee	serial_update_irq		7754175	0					
ANR	7754399	Identifier	serial_update_irq		7754175	0					
ANR	7754400	ArgumentList	s		7754175	1					
ANR	7754401	Argument	s		7754175	0					
ANR	7754402	Identifier	s		7754175	0					
ANR	7754403	BreakStatement	break ;	91:8:1461:1466	7754175	10	True				
ANR	7754404	Label	case 3 :	93:4:1473:1479	7754175	11	True				
ANR	7754405	ExpressionStatement	ret = s -> lcr	95:8:1490:1502	7754175	12	True				
ANR	7754406	AssignmentExpression	ret = s -> lcr		7754175	0		=			
ANR	7754407	Identifier	ret		7754175	0					
ANR	7754408	PtrMemberAccess	s -> lcr		7754175	1					
ANR	7754409	Identifier	s		7754175	0					
ANR	7754410	Identifier	lcr		7754175	1					
ANR	7754411	BreakStatement	break ;	97:8:1513:1518	7754175	13	True				
ANR	7754412	Label	case 4 :	99:4:1525:1531	7754175	14	True				
ANR	7754413	ExpressionStatement	ret = s -> mcr	101:8:1542:1554	7754175	15	True				
ANR	7754414	AssignmentExpression	ret = s -> mcr		7754175	0		=			
ANR	7754415	Identifier	ret		7754175	0					
ANR	7754416	PtrMemberAccess	s -> mcr		7754175	1					
ANR	7754417	Identifier	s		7754175	0					
ANR	7754418	Identifier	mcr		7754175	1					
ANR	7754419	BreakStatement	break ;	103:8:1565:1570	7754175	16	True				
ANR	7754420	Label	case 5 :	105:4:1577:1583	7754175	17	True				
ANR	7754421	ExpressionStatement	ret = s -> lsr	107:8:1594:1606	7754175	18	True				
ANR	7754422	AssignmentExpression	ret = s -> lsr		7754175	0		=			
ANR	7754423	Identifier	ret		7754175	0					
ANR	7754424	PtrMemberAccess	s -> lsr		7754175	1					
ANR	7754425	Identifier	s		7754175	0					
ANR	7754426	Identifier	lsr		7754175	1					
ANR	7754427	IfStatement	if ( s -> lsr & ( UART_LSR_BI | UART_LSR_OE ) )		7754175	19					
ANR	7754428	Condition	s -> lsr & ( UART_LSR_BI | UART_LSR_OE )	111:12:1671:1704	7754175	0	True				
ANR	7754429	BitAndExpression	s -> lsr & ( UART_LSR_BI | UART_LSR_OE )		7754175	0		&			
ANR	7754430	PtrMemberAccess	s -> lsr		7754175	0					
ANR	7754431	Identifier	s		7754175	0					
ANR	7754432	Identifier	lsr		7754175	1					
ANR	7754433	InclusiveOrExpression	UART_LSR_BI | UART_LSR_OE		7754175	1		|			
ANR	7754434	Identifier	UART_LSR_BI		7754175	0					
ANR	7754435	Identifier	UART_LSR_OE		7754175	1					
ANR	7754436	CompoundStatement		109:48:1628:1628	7754175	1					
ANR	7754437	ExpressionStatement	s -> lsr &= ~ ( UART_LSR_BI | UART_LSR_OE )	113:12:1722:1758	7754175	0	True				
ANR	7754438	AssignmentExpression	s -> lsr &= ~ ( UART_LSR_BI | UART_LSR_OE )		7754175	0		&=			
ANR	7754439	PtrMemberAccess	s -> lsr		7754175	0					
ANR	7754440	Identifier	s		7754175	0					
ANR	7754441	Identifier	lsr		7754175	1					
ANR	7754442	UnaryOperationExpression	~ ( UART_LSR_BI | UART_LSR_OE )		7754175	1					
ANR	7754443	UnaryOperator	~		7754175	0					
ANR	7754444	InclusiveOrExpression	UART_LSR_BI | UART_LSR_OE		7754175	1		|			
ANR	7754445	Identifier	UART_LSR_BI		7754175	0					
ANR	7754446	Identifier	UART_LSR_OE		7754175	1					
ANR	7754447	ExpressionStatement	serial_update_irq ( s )	115:12:1773:1793	7754175	1	True				
ANR	7754448	CallExpression	serial_update_irq ( s )		7754175	0					
ANR	7754449	Callee	serial_update_irq		7754175	0					
ANR	7754450	Identifier	serial_update_irq		7754175	0					
ANR	7754451	ArgumentList	s		7754175	1					
ANR	7754452	Argument	s		7754175	0					
ANR	7754453	Identifier	s		7754175	0					
ANR	7754454	BreakStatement	break ;	119:8:1815:1820	7754175	20	True				
ANR	7754455	Label	case 6 :	121:4:1827:1833	7754175	21	True				
ANR	7754456	IfStatement	if ( s -> mcr & UART_MCR_LOOP )		7754175	22					
ANR	7754457	Condition	s -> mcr & UART_MCR_LOOP	123:12:1848:1869	7754175	0	True				
ANR	7754458	BitAndExpression	s -> mcr & UART_MCR_LOOP		7754175	0		&			
ANR	7754459	PtrMemberAccess	s -> mcr		7754175	0					
ANR	7754460	Identifier	s		7754175	0					
ANR	7754461	Identifier	mcr		7754175	1					
ANR	7754462	Identifier	UART_MCR_LOOP		7754175	1					
ANR	7754463	CompoundStatement		121:36:1793:1793	7754175	1					
ANR	7754464	ExpressionStatement	ret = ( s -> mcr & 0x0c ) << 4	129:12:1985:2011	7754175	0	True				
ANR	7754465	AssignmentExpression	ret = ( s -> mcr & 0x0c ) << 4		7754175	0		=			
ANR	7754466	Identifier	ret		7754175	0					
ANR	7754467	ShiftExpression	( s -> mcr & 0x0c ) << 4		7754175	1		<<			
ANR	7754468	BitAndExpression	s -> mcr & 0x0c		7754175	0		&			
ANR	7754469	PtrMemberAccess	s -> mcr		7754175	0					
ANR	7754470	Identifier	s		7754175	0					
ANR	7754471	Identifier	mcr		7754175	1					
ANR	7754472	PrimaryExpression	0x0c		7754175	1					
ANR	7754473	PrimaryExpression	4		7754175	1					
ANR	7754474	ExpressionStatement	ret |= ( s -> mcr & 0x02 ) << 3	131:12:2026:2053	7754175	1	True				
ANR	7754475	AssignmentExpression	ret |= ( s -> mcr & 0x02 ) << 3		7754175	0		|=			
ANR	7754476	Identifier	ret		7754175	0					
ANR	7754477	ShiftExpression	( s -> mcr & 0x02 ) << 3		7754175	1		<<			
ANR	7754478	BitAndExpression	s -> mcr & 0x02		7754175	0		&			
ANR	7754479	PtrMemberAccess	s -> mcr		7754175	0					
ANR	7754480	Identifier	s		7754175	0					
ANR	7754481	Identifier	mcr		7754175	1					
ANR	7754482	PrimaryExpression	0x02		7754175	1					
ANR	7754483	PrimaryExpression	3		7754175	1					
ANR	7754484	ExpressionStatement	ret |= ( s -> mcr & 0x01 ) << 5	133:12:2068:2095	7754175	2	True				
ANR	7754485	AssignmentExpression	ret |= ( s -> mcr & 0x01 ) << 5		7754175	0		|=			
ANR	7754486	Identifier	ret		7754175	0					
ANR	7754487	ShiftExpression	( s -> mcr & 0x01 ) << 5		7754175	1		<<			
ANR	7754488	BitAndExpression	s -> mcr & 0x01		7754175	0		&			
ANR	7754489	PtrMemberAccess	s -> mcr		7754175	0					
ANR	7754490	Identifier	s		7754175	0					
ANR	7754491	Identifier	mcr		7754175	1					
ANR	7754492	PrimaryExpression	0x01		7754175	1					
ANR	7754493	PrimaryExpression	5		7754175	1					
ANR	7754494	ElseStatement	else		7754175	0					
ANR	7754495	CompoundStatement		133:15:2034:2034	7754175	0					
ANR	7754496	IfStatement	if ( s -> poll_msl >= 0 )		7754175	0					
ANR	7754497	Condition	s -> poll_msl >= 0	137:16:2132:2147	7754175	0	True				
ANR	7754498	RelationalExpression	s -> poll_msl >= 0		7754175	0		>=			
ANR	7754499	PtrMemberAccess	s -> poll_msl		7754175	0					
ANR	7754500	Identifier	s		7754175	0					
ANR	7754501	Identifier	poll_msl		7754175	1					
ANR	7754502	PrimaryExpression	0		7754175	1					
ANR	7754503	ExpressionStatement	serial_update_msl ( s )	139:16:2167:2187	7754175	1	True				
ANR	7754504	CallExpression	serial_update_msl ( s )		7754175	0					
ANR	7754505	Callee	serial_update_msl		7754175	0					
ANR	7754506	Identifier	serial_update_msl		7754175	0					
ANR	7754507	ArgumentList	s		7754175	1					
ANR	7754508	Argument	s		7754175	0					
ANR	7754509	Identifier	s		7754175	0					
ANR	7754510	ExpressionStatement	ret = s -> msr	141:12:2202:2214	7754175	1	True				
ANR	7754511	AssignmentExpression	ret = s -> msr		7754175	0		=			
ANR	7754512	Identifier	ret		7754175	0					
ANR	7754513	PtrMemberAccess	s -> msr		7754175	1					
ANR	7754514	Identifier	s		7754175	0					
ANR	7754515	Identifier	msr		7754175	1					
ANR	7754516	IfStatement	if ( s -> msr & UART_MSR_ANY_DELTA )		7754175	2					
ANR	7754517	Condition	s -> msr & UART_MSR_ANY_DELTA	145:16:2308:2334	7754175	0	True				
ANR	7754518	BitAndExpression	s -> msr & UART_MSR_ANY_DELTA		7754175	0		&			
ANR	7754519	PtrMemberAccess	s -> msr		7754175	0					
ANR	7754520	Identifier	s		7754175	0					
ANR	7754521	Identifier	msr		7754175	1					
ANR	7754522	Identifier	UART_MSR_ANY_DELTA		7754175	1					
ANR	7754523	CompoundStatement		143:45:2258:2258	7754175	1					
ANR	7754524	ExpressionStatement	s -> msr &= 0xF0	147:16:2356:2370	7754175	0	True				
ANR	7754525	AssignmentExpression	s -> msr &= 0xF0		7754175	0		&=			
ANR	7754526	PtrMemberAccess	s -> msr		7754175	0					
ANR	7754527	Identifier	s		7754175	0					
ANR	7754528	Identifier	msr		7754175	1					
ANR	7754529	PrimaryExpression	0xF0		7754175	1					
ANR	7754530	ExpressionStatement	serial_update_irq ( s )	149:16:2389:2409	7754175	1	True				
ANR	7754531	CallExpression	serial_update_irq ( s )		7754175	0					
ANR	7754532	Callee	serial_update_irq		7754175	0					
ANR	7754533	Identifier	serial_update_irq		7754175	0					
ANR	7754534	ArgumentList	s		7754175	1					
ANR	7754535	Argument	s		7754175	0					
ANR	7754536	Identifier	s		7754175	0					
ANR	7754537	BreakStatement	break ;	155:8:2446:2451	7754175	23	True				
ANR	7754538	Label	case 7 :	157:4:2458:2464	7754175	24	True				
ANR	7754539	ExpressionStatement	ret = s -> scr	159:8:2475:2487	7754175	25	True				
ANR	7754540	AssignmentExpression	ret = s -> scr		7754175	0		=			
ANR	7754541	Identifier	ret		7754175	0					
ANR	7754542	PtrMemberAccess	s -> scr		7754175	1					
ANR	7754543	Identifier	s		7754175	0					
ANR	7754544	Identifier	scr		7754175	1					
ANR	7754545	BreakStatement	break ;	161:8:2498:2503	7754175	26	True				
ANR	7754546	Statement	DPRINTF	165:4:2517:2523	7754175	4	True				
ANR	7754547	Statement	(	165:11:2524:2524	7754175	5	True				
ANR	7754548	Statement	"""read addr=0x%"""	165:12:2525:2539	7754175	6	True				
ANR	7754549	Statement	HWADDR_PRIx	165:28:2541:2551	7754175	7	True				
ANR	7754550	Statement	""" val=0x%02x\\n"""	165:40:2553:2567	7754175	8	True				
ANR	7754551	Statement	","	165:55:2568:2568	7754175	9	True				
ANR	7754552	Statement	addr	165:57:2570:2573	7754175	10	True				
ANR	7754553	Statement	","	165:61:2574:2574	7754175	11	True				
ANR	7754554	Statement	ret	165:63:2576:2578	7754175	12	True				
ANR	7754555	Statement	)	165:66:2579:2579	7754175	13	True				
ANR	7754556	ExpressionStatement		165:67:2580:2580	7754175	14	True				
ANR	7754557	ReturnStatement	return ret ;	167:4:2587:2597	7754175	15	True				
ANR	7754558	Identifier	ret		7754175	0					
ANR	7754559	ReturnType	static uint64_t		7754175	1					
ANR	7754560	Identifier	serial_ioport_read		7754175	2					
ANR	7754561	ParameterList	"void * opaque , hwaddr addr , unsigned size"		7754175	3					
ANR	7754562	Parameter	void * opaque	1:35:35:46	7754175	0	True				
ANR	7754563	ParameterType	void *		7754175	0					
ANR	7754564	Identifier	opaque		7754175	1					
ANR	7754565	Parameter	hwaddr addr	1:49:49:59	7754175	1	True				
ANR	7754566	ParameterType	hwaddr		7754175	0					
ANR	7754567	Identifier	addr		7754175	1					
ANR	7754568	Parameter	unsigned size	1:62:62:74	7754175	2	True				
ANR	7754569	ParameterType	unsigned		7754175	0					
ANR	7754570	Identifier	size		7754175	1					
ANR	7754571	CFGEntryNode	ENTRY		7754175		True				
ANR	7754572	CFGExitNode	EXIT		7754175		True				
ANR	7754573	Symbol	UART_LCR_DLAB		7754175						
ANR	7754574	Symbol	s -> char_transmit_time		7754175						
ANR	7754575	Symbol	UART_LSR_OE		7754175						
ANR	7754576	Symbol	s -> fcr		7754175						
ANR	7754577	Symbol	s -> iir		7754175						
ANR	7754578	Symbol	s -> ier		7754175						
ANR	7754579	Symbol	UART_FCR_FE		7754175						
ANR	7754580	Symbol	UART_LSR_DR		7754175						
ANR	7754581	Symbol	s -> mcr		7754175						
ANR	7754582	Symbol	UART_IIR_ID		7754175						
ANR	7754583	Symbol	s -> lcr		7754175						
ANR	7754584	Symbol	s -> recv_fifo		7754175						
ANR	7754585	Symbol	vm_clock		7754175						
ANR	7754586	Symbol	s -> rbr		7754175						
ANR	7754587	Symbol	fifo8_is_full		7754175						
ANR	7754588	Symbol	UART_LSR_BI		7754175						
ANR	7754589	Symbol	qemu_get_clock_ns		7754175						
ANR	7754590	Symbol	s -> msr		7754175						
ANR	7754591	Symbol	s -> lsr		7754175						
ANR	7754592	Symbol	addr		7754175						
ANR	7754593	Symbol	& s -> recv_fifo		7754175						
ANR	7754594	Symbol	s -> timeout_ipending		7754175						
ANR	7754595	Symbol	ret		7754175						
ANR	7754596	Symbol	opaque		7754175						
ANR	7754597	Symbol	s -> divider		7754175						
ANR	7754598	Symbol	s -> recv_fifo . num		7754175						
ANR	7754599	Symbol	UART_IIR_THRI		7754175						
ANR	7754600	Symbol	s -> thr_ipending		7754175						
ANR	7754601	Symbol	s -> scr		7754175						
ANR	7754602	Symbol	s		7754175						
ANR	7754603	Symbol	size		7754175						
ANR	7754604	Symbol	s -> poll_msl		7754175						
ANR	7754605	Symbol	fifo8_pop		7754175						
ANR	7754606	Symbol	s -> chr		7754175						
ANR	7754607	Symbol	UART_MCR_LOOP		7754175						
ANR	7754608	Symbol	s -> fifo_timeout_timer		7754175						
ANR	7754609	Symbol	* s		7754175						
ANR	7754610	Symbol	UART_MSR_ANY_DELTA		7754175						
