<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="1">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/debug_nets.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/MIPSfpga_system_wrapper.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="MIPSfpga_system_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/GND_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/GND_1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/GND_1_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/GND_1_3"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/GND_1_4"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/GND_1_5"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq9&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq9&apos;hXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq9&apos;hXXX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[8]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[7]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[6]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[5]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[4]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[3]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[2]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_ARVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq9&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq9&apos;hXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq9&apos;hXXX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[8]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[7]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[6]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[5]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[4]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[3]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[2]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_AWVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_BREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_BRESP[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[31]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[30]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[29]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[28]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[27]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[26]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[25]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[24]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[23]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[22]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[21]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[20]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[19]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[18]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[17]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[16]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[15]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[14]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[13]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[12]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[11]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[10]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[9]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[8]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[7]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[6]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[5]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[4]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[3]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[2]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RRESP[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[31]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[30]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[29]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[28]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[27]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[26]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[25]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[24]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[23]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[22]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[21]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[20]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[19]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[18]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[17]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[16]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[15]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[14]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[13]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[12]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[11]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[10]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[9]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[8]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[7]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[6]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[5]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[4]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[3]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[2]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WSTRB[3]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WSTRB[2]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WSTRB[1]"/>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WSTRB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="MIPSfpga_system_i/axi_interconnect_0_M08_AXI_WVALID"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
