From Clock Edges to Safe Transfers:
A deep dive into Clocking, CDC, and RDC
Chetan Sudarshan
Marvell Technology

2
Agenda
â€¢Introduction
â€¢Timing basics
â€¢Clocking 
â€¢CDC and Synchronization
â€¢RDC and resolving RDC 

3
Introduction
â€¢Growth in devices over the years 
â€¢Have you wondered how 
the clock has changed? 
Source: How Product D esigns Evolve

4
Agenda
â€¢Introduction
â€¢Timing basics
â€¢Clocking 
â€¢CDC and Synchronization
â€¢RDC and resolving RDC 

5
Timing basics
â€¢Static Timing Analysis (
 STA) 
â€“Verify timing correctness of digital circuits 
without simulations
â€¢Setup time (
 t
SetUp)
â€“Minimum amount of time before the clock edge, the data must be stable 
â€¢Hold time (
 t
hold)
â€“The minimum time after the clock edge, the data must remain stable 
â€¢Clock -to-Q delay (
 t
clock
 -
Q)
â€“Time from clock edge to output change of 
a flip -flop
Source: https://colinoflynn.com/2020/12/experimenting -with -metastability -and-multiple -clocks -on-fpgas/

6
Timing basics
â€¢Combinational delay 
â€“Delay between flip-flops caused by logic 
gates, muxes, wires


7
Timing basics
ğ‘‡ğ‘‡+ğ‘‡ğ‘‡ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ =ğ‘‡ğ‘‡ğ‘ğ‘ğ‘ğ‘ğ‘ ğ‘ âˆ’ğ‘„ğ‘„+ğ‘‡ğ‘‡ğ‘‘ğ‘‘ğ‘‘ğ‘‘+ğ‘‡ğ‘‡ğ‘ ğ‘ ğ‘ğ‘ğ‘ ğ‘ ğ‘ğ‘ğ‘ ğ‘ +ğ‘‡ğ‘‡ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘‘ğ‘‘
ğ‘‡ğ‘‡ğ‘ğ‘ğ‘ğ‘ğ‘ ğ‘ âˆ’ğ‘„ğ‘„+ğ‘‡ğ‘‡ğ‘‘ğ‘‘ğ‘‘ğ‘‘â‰¥ğ‘‡ğ‘‡â„ğ‘œğ‘œğ‘ğ‘ğ‘‘ğ‘‘+ğ‘‡ğ‘‡ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ ğ‘ 
Source: https://schaumont.dyn.wpi.edu/ece574f24/05timinganalysis.html


8
Agenda
â€¢Introduction
â€¢Timing basics
â€¢Clocking 
â€¢CDC and Synchronization
â€¢RDC and resolving RDC 

9
Clocking
â€¢What is a clock? 
â€“A clock is a periodic signal oscillating 
between a high and a low state at a 
constant frequency. 
â€“Mainly used for synchronization and 
coordination of operations and data 
movement. 
Source: Wikipedia


10
Types of clock sources
â€¢Crystal Oscillator 
â€“Generates highly stable and accurate frequency 
using a quartz crystal 
â€“Used as a reference clock for PLLs 
â€¢Phase- Locked Loop (PLL)
â€“Locks an internal oscillator to an external reference clock using a feedback control loop. Ability to 
multiply/divide frequency. 
â€¢Delay -Locked Loop (DLL)
â€“Aligns the phase of the delayed version of the input clock using delay elements. (DDR)
â€¢RC Oscillator 
â€“Uses resistors and capacitors to generate oscillations. 


11
Clock distribution
â€¢Clock Tree
â€“Hierarchical branching, distributing the clock 
â€“Buffer insertion used to balance delay, introduces 
clock skew  
â€¢X-Tree
â€“Shaped like X, fanout is diagonally from the center. 
â€“Common in asymmetric layout or when load balance is complex, used in custom analog- mixed signal chips.
â€¢H-Tree
â€“Symmetrical layout to minimize skew 
â€“Used in mesh or grid- based designs like CPUs
â€¢Tapered H- Tree 
â€“H-Tree but with different wire widths and buffer size
â€“Helps handle high capacitance near the source. 
Source: https://users.ece.utexas.edu/~mcdermot/vlsi1/main/lectures/lecture_9.pdf

12
Clock distribution contd â€¦
Source: https://users.ece.utexas.edu/~mcdermot/vlsi1/main/lectures/lecture_9.pdf
Source: https://www.mouser.com/pdfdocs/clock -tree-101-timing -basics.pdf

13
Clock Gating and Optimizations
â€¢Clock toggling consumes significant power even if logic is idle. 
â€¢Clock gating helps reduce dynamic power effectively 
â€¢Simple clock gating ( clk& enable) is prone to glitching 
Source: https://anysilicon.com/the- ultimate -guide- to-clock -gating/

14
Clock Gating and Optimizations
â€¢Use an integrated gated clock cell to help with glitches 
â€¢Negative level -sensitive latch helps make sure we can avoid glitches 
â€¢Used in regional and local clock buffers (RCBs, LCBs) 
Source: https://anysilicon.com/the- ultimate -guide- to-clock -gating/


15
Agenda
â€¢Introduction
â€¢Timing basics
â€¢Clocking 
â€¢CDC and Synchronization
â€¢RDC and resolving RDC 

16
Types of clocks
â€¢Synchronous clocks 
â€“Same source
â€“Have an easily established timing relationship
â€“Static Timing Analysis works
â€¢Asynchronous clocks
â€“From different sources
â€“Timing relationship unknown or difficult to establish
â€“Static Timing Analysis doesnâ€™t work
â€¢Mesochronous clocks
â€“Clocks share the same frequency as the reference clock 
but have a phase offset that is not known or controlled. 
â€¢Plesiochronous clocks 
â€“Clocks have slightly different frequencies from a reference 
clock, causing their phase difference to drift over time.
Source: https://www.realworldtech.com/terascale/5/

17
Why multi -domain?


18
Why multi -domain?
â€¢Performance Optimization 
â€“Different functional blocks (GPU, CPU, DSP, I/O, etc ) 
require different operating speeds.
â€“High-speed cores run at GHz range, while interface 
signals need tens of MHz.
â€¢Power efficiency 
â€“Helps with enabling dynamic frequency scaling (DFS) 
â€“Lower frequency domain consumes less dynamic power 
â€¢Scalability and Reusability 
â€“Many 3rdparty IPs have their own clocking requirements, 
such as DDR, PCIe, USB, etc. 
â€“Having clock domains modularized helps in easier development and verification 
â€¢Clock source 
â€“Not all clocks can be derived from a single PLL 
â€“There may be cases when we need async clocks from 
external sources 


19
Synchronization
â€¢Why do we need synchronization
â€“Clock domain crossing, data from one clock is captured (sampled) in another clock domain 
â€“Clock domains are groups of clocks that are synchronous to one another
â€“Metastability is observed during crossings if they are not synchronized  
A_inA1 B1
Clk_A
Clk_BB_in B_out
Clk_A
Clk_BA1.D
A1.Q
B1.Q
Metastability

20
Multibit bus needs care
â€¢Multibit bus 
â€“With double FF (DFF), we can address metastability problems, but there might be 
data coherency problems 
â€“If multiple bits change at the same cycle, the result of each bit is random by the DFF 
â€“This synchronization works only if the data is gray coded (one bit change) 
D2 Q2
F2
dst_clk
 src_clkDm Qm
Fmsync_2[2:0] src_cnt[2:0]
D1 Q1
F1

21
Different CDC schemes
â€¢DFF is most commonly used synchronizer 
â€¢Optimized by design houses and included in libraries 
â€¢Mux synchronizer is another technique used for multi -bit buses 
D Q
Clk
D Q
ClkD Q
ClkA1 A2 B1 B2
C1
C2Transmitting Clock Domain Receiving Clock Domain
clk2
Domain A Domain B
clk2 clk1
clk1Bus[N -1:0]
Double -FF synchronizer MUX synchronizer

22
Different CDC schemes
â€¢We have handshake synchronization where the TX and RX talk with req 
and ack for seamless data transfer 
â€¢FIFO synchronization, as you all know, is widely used, where the rdand wr
pointers are synchronized across the domains 
Handshake synchronizer
Bus[N -1:0]
Request
AcknowledgmentDestination 
Domain
Source
Grey to Binary 
Converter
Binary to 
Gray
Converter
wdata rdata
wen
waddr raddr
Write Domain Read Domain
Write Data
Write Enable
Write Addr
Full Flag 
Generation
Grey to Binary 
Converter
Binary to 
Gray
Converter
Read Data
Read Addr
Empty Flag 
Generation
wptrrptr
FullEmptyMemory
FIFO synchronizer

23
Tools for CDC analysis
â€¢Industry tools are used to perform static analysis on the CDC to find CDC bugs 
â€¢Common CDC analysis tools : 
â€“Spyglass CDC 
â€“Questa CDC
â€“Meridian CDC 
â€¢The tools examine all possible data and control path combinations across the clock 
domains 
â€¢As the design complexity increases, the number of combinations grows exponentially, leading to significant run times 
â€¢The tools often require manual constraints to manage noise and false violations
â€“Static, constant, etc. 

24
Hierarchical flow in CDC analysis
IP3
clk_3
clk_4
clk_1
clk_2
Enable
clk_7
clk_8
clk_5
clk_6
Clock, Reset, 
Power, Boot 
Management
Reset_1
Reset_2
Core
Core
Core
Processor
Bridge_
N
Bridge_
1
Bridge_
2IP1
IP2 IP4Tool A Tool C
Tool B Tool D
Boundary information onlyâ€¢Bottom -up approach 
â€¢IP-to-IP paths need to be 
taken care from CDC 
â€¢CDC models are 
currently lacking 
standardization. 
â€¢CDC models from different 
tools are not compatible.

25
Agenda
â€¢Introduction
â€¢Timing basics
â€¢Clocking 
â€¢CDC and Synchronization
â€¢RDC and resolving RDC 

26
Synchronous vs Asynchronous Reset
â€¢Synchronous reset 
always @(posedge clk) begin
if (!rstn) q<=â€˜0;
else       q<=d;
end
â€“Works only when the clock is toggling 
â€“Need for additional gates outside the FF 
for blocking the data 
â€“Need the clock to be running to drive the flop to its reset state, which will delay the 
reset until the next clock edge
Source: https://besttechviews.com/reset -domain- crossing -asynchronous -resets -rdc/

27
Synchronous vs Asynchronous Reset
â€¢Asynchronous reset 
always @(posedge clkor negedge rstn)begin
if(!rstn) q<=â€˜0;
else      q<=d;
end
â€“No need for additional logic in data path 
â€“Async resets are independent of clock 
toggling
â€“Consume less power and area compared to a sync reset 
â€“Accelerates reset sequence, since it drives the FF to reset state immediately 
Source: https://besttechviews.com/reset -domain- crossing -asynchronous -resets -rdc/

28
Types of reset in a design
â€¢Cold Power on reset 
â€“Cold power -on-reset is done when the chip is 
completely powered off, and the power is then 
reapplied to initialize the system
â€¢Warm Power on reset 
â€“Warm power -on-reset is performed when the chip is 
already operational, and a restart is initiated without 
completely taking away the power
â€¢Hardware HW Reset 
â€“These resets are automatically triggered by built -in 
hardware mechanisms in response to certain 
events/conditions.
â€¢Software SW Reset
â€“Software-triggered resets have a more limited impact 
on the system -on-chip (SoC) compared to hardware 
resets.
Source: https://iccircle.com/static/upload/img20250107182411.pdf

29
Reset deassertion issue
â€¢In addition to setup- and hold- , DFF 
models also have recovery -time
â€“Time between asynchronous Set/Reset
release and clock when data and
output are different
â€“Violating recovery time is no different 
than violating setup/hold
â€¢Possible to synchronize asynchronous 
reset on release edge only
â€“Static analysis is sufficient to 
make this determinationAsync 
RST
D Q
R1 D2 Q2
F2Q2
CLK0D Q
R2Sync RSTAsync RSTQ1
CLK0D1 Q1
F1
CLK0
AsyncRST
Q1
SyncRST
Q2

30
Reset domain crossing (RDC)
Source: https://besttechviews.com/reset -domain- crossing -asynchronous -resets -rdc/

31
Reset domain crossing (RDC)
How are these resolved??

32
Reset Synchronizers
Missing Reset Synchronizer
Reset Clock CrossingAsync 
RST1
D QR
CLKD QR
CLKD QR
CLK CLK1D QR
CLK CLK1
Valid Reset Synchronizer
â€¢Reset signal crossing from one clock domain to another
â€“The asynchronous de-assertion of the reset signal at the destination flop can cause the 
signal to become metastable
â€“Reset signals are required to be synchronized to destination domains for synchronous de-assertions

33
Resolving RDCs
â€¢Resolving RDC issues
â€“Adding synchronizer in the destination domain
â€“Reset ordering of different resets in the design
Source: https://dvcon- proceedings.org/wp- content/uploads/comprehensive- and-automated- static -tool-based- strategies -for-the-detect ion-and-resolution- of-reset -domain- crossings -presentation.pdf 

34
Reset ordering
â€¢Make sure we have some reset conditions between the multiple resets we have 
in the design 
â€¢When rst2 asserts, we do not care if rst1 is asserted or deasserted
dff2
 dff1
rst1 rst2
clk
ONïƒ OFF 

35
Reset ordering
â€¢Make sure we have some reset conditions between the multiple resets we have 
in the design 
â€¢When rst2 asserts, we do not care if rst1 is asserted or deasserted
â€¢But when rst1 asserts, we need to make sure rst2 is asserted
dff2
 dff1
rst1 rst2
clk
ONïƒ OFF If ON 
Metastable 

36
Reset ordering
â€¢Make sure we have some reset conditions between the multiple resets we have 
in the design 
â€¢When rst2 asserts, we do not care if rst1 is asserted or deasserted
â€¢But when rst1 asserts, we need to make sure rst2 is asserted 
dff2
 dff1
rst1 rst2
clk
ONïƒ OFF Must be OFF

37
Resolving RDCs
â€¢Resolving RDC issues
â€“Reset -less paths: Clock gate the downstream flops for some cycles when rst1 asserts to 
avoid glitch capture 
â€“Multipower domain designs: reset ordering, isolation enable asserted 
dff2
 dff1
rst1
clk
CLK 
GATE
dff2
 dff1
rst1
clk
ALWAYS ON 
DomainSwitchable Power
Domain
Iso en

38
Resolving RDCs
â€¢We have three types of qualifiers
â€“Data qualifier
â€“Clock qualifier 
â€“Enable qualifier 
â€¢Ensure the qualifier must arrive before 
the reset assertion edge 
â€¢Qualifier must be sampled in RX that is reset, and the clock of the receiving 
domain 
Data Qualifier
Enable QualifierClock Qualifier

39
Thank you! 

40
Reset domain crossing (RDC)
dff
2
dff
1
rst1 rst2
clkasynchronous 
path
â€¢Asynchronous reset domains causes meta- stability
â€“Contain registers whose resets are asserted asynchronously
â€“Originate in one asynchronous reset domainâ€‹
â€“Sampled by register(s) in a different reset domainâ€‹
â€“Reset ordering of different resets in the design