Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 03:45:58 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 rast/y_iter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/z_buffer1/BRAM_reg_2_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 3.334ns (47.111%)  route 3.743ns (52.889%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 11.951 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=139, routed)         1.634    -0.895    rast/clk_pixel
    SLICE_X7Y8           FDRE                                         r  rast/y_iter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  rast/y_iter_reg[0]/Q
                         net (fo=9, routed)           0.929     0.491    rast/y_iter_reg_n_0_[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     0.615 r  rast/BRAM_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     0.615    rast/z_buffer1/S[1]
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.165 r  rast/z_buffer1/BRAM_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.165    rast/z_buffer1/BRAM_reg_0_0_i_19_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.499 r  rast/z_buffer1/BRAM_reg_0_0_i_14/O[1]
                         net (fo=2, routed)           0.780     2.279    rast/z_buffer1/y_iter_reg[8][1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564     2.843 r  rast/z_buffer1/BRAM_reg_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.843    rast/z_buffer1/BRAM_reg_0_0_i_7_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.082 r  rast/z_buffer1/BRAM_reg_0_0_i_6/O[2]
                         net (fo=1, routed)           0.573     3.655    rast/z_buffer1/read_addr01[12]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835     4.490 r  rast/z_buffer1/BRAM_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.490    rast/z_buffer1/BRAM_reg_0_0_i_2_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.722 r  rast/z_buffer1/BRAM_reg_mux_sel_b_pos_0__8_i_1/O[0]
                         net (fo=5, routed)           1.460     6.182    rast/z_buffer1/read_addr00__0[12]
    RAMB36_X0Y0          RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_2_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=139, routed)         1.494    11.951    rast/z_buffer1/clk_pixel
    RAMB36_X0Y0          RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_2_0/CLKBWRCLK
                         clock pessimism              0.562    12.513    
                         clock uncertainty           -0.168    12.345    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.686    11.659    rast/z_buffer1/BRAM_reg_2_0
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  5.476    




