{
  "design": {
    "design_info": {
      "boundary_crc": "0x27671DE987CE4680",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "SYS",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_box": {
        "c_counter_binary_0": "",
        "xlslice_0": "",
        "util_vector_logic_0": ""
      },
      "mcu_box": {
        "clk_wiz_1": "",
        "mdm_1": "",
        "microblaze_0": "",
        "rst_clk_wiz_1_100M": "",
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        },
        "axi_uartlite_0": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axi_iic_0": "",
        "axi_gpio_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlslice_3": "",
        "xlslice_4": "",
        "xlslice_5": ""
      },
      "ddr4_box": {
        "ddr4_0": "",
        "util_vector_logic_0": ""
      },
      "rb_piso_0": "",
      "ft_tx_0": "",
      "bp_rd_0": ""
    },
    "interface_ports": {
      "FT601Q": {
        "mode": "Master",
        "vlnv": "xilinx.com:user:FT601Q_rtl:1.0"
      },
      "BP": {
        "mode": "Master",
        "vlnv": "xilinx.com:user:BlackPearl_rtl:1.0"
      },
      "DDR4_C0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default"
          }
        }
      },
      "DDR4_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "MCU_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "rs232_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "iic_rtl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "SYS_READY": {
        "direction": "O"
      },
      "SYS_ERROR": {
        "direction": "O"
      },
      "SYS_FULL": {
        "direction": "O"
      },
      "SYS_RST": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "CLK_LED": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "MCU_RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "F_AVDD_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "F_VDD1_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "F_VDD2_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "clk_box": {
        "ports": {
          "chip_clk": {
            "type": "clk",
            "direction": "I"
          },
          "nrst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_led": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "SYS_c_counter_binary_0_0",
            "parameters": {
              "Output_Width": {
                "value": "26"
              },
              "SCLR": {
                "value": "true"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "25"
              },
              "DIN_TO": {
                "value": "25"
              },
              "DIN_WIDTH": {
                "value": "26"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "SYS_util_vector_logic_0_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "xlslice_0/Din"
            ]
          },
          "CLK_0_1": {
            "ports": [
              "chip_clk",
              "c_counter_binary_0/CLK"
            ]
          },
          "nrst_1": {
            "ports": [
              "nrst",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "c_counter_binary_0/SCLR"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "clk_led"
            ]
          }
        }
      },
      "mcu_box": {
        "interface_ports": {
          "MCU_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "rs232_uart": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "iic_rtl": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "ports": {
          "MCU_RST": {
            "type": "rst",
            "direction": "I"
          },
          "sys_rst_ext": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "sys_nrst": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sys_mode": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sys_delay": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "F_AVDD_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "F_VDD1_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "F_VDD2_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "SYS_clk_wiz_1_0",
            "parameters": {
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "default_250mhz_clk1"
              },
              "PRIM_SOURCE": {
                "value": "Differential_clock_capable_pin"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "mdm_1": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "SYS_mdm_1_0"
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "SYS_microblaze_0_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "0"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "0"
              },
              "C_USE_ICACHE": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > SYS mcu_box/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "SYS_rst_clk_wiz_1_100M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "SYS_dlmb_v10_0"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "SYS_ilmb_v10_0"
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "SYS_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > SYS mcu_box/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "SYS_ilmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "SYS_lmb_bram_0",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              }
            }
          },
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "SYS_axi_uartlite_0_0",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              },
              "UARTLITE_BOARD_INTERFACE": {
                "value": "rs232_uart"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "SYS_microblaze_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "SYS_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "SYS_axi_iic_0_0",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "SYS_axi_gpio_0_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000001"
              },
              "C_IS_DUAL": {
                "value": "1"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "SYS_util_vector_logic_0_2",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "SYS_util_vector_logic_0_3",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_0_1"
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_2_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_2_1",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "SYS_xlslice_4_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M02_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M01_AXI",
              "axi_iic_0/S_AXI"
            ]
          },
          "default_250mhz_clk1_2": {
            "interface_ports": [
              "MCU_CLK",
              "clk_wiz_1/CLK_IN1_D"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "microblaze_0/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "mdm_1/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "iic_rtl",
              "axi_iic_0/IIC"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "rs232_uart",
              "axi_uartlite_0/UART"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "clk_wiz_1/clk_out1",
              "microblaze_0/Clk",
              "microblaze_0_local_memory/LMB_Clk",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "microblaze_0_axi_periph/S00_ACLK",
              "axi_uartlite_0/s_axi_aclk",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/ACLK",
              "axi_iic_0/s_axi_aclk",
              "microblaze_0_axi_periph/M01_ACLK",
              "axi_gpio_0/s_axi_aclk",
              "microblaze_0_axi_periph/M02_ACLK"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wiz_1/locked",
              "rst_clk_wiz_1_100M/dcm_locked"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mdm_1/Debug_SYS_Rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "microblaze_0/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "reset_1": {
            "ports": [
              "MCU_RST",
              "rst_clk_wiz_1_100M/ext_reset_in",
              "clk_wiz_1/reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "microblaze_0_axi_periph/S00_ARESETN",
              "axi_uartlite_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/ARESETN",
              "axi_iic_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M01_ARESETN",
              "axi_gpio_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M02_ARESETN"
            ]
          },
          "Op1_0_1": {
            "ports": [
              "sys_rst_ext",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "sys_nrst"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_0/Din",
              "xlslice_1/Din",
              "xlslice_2/Din",
              "xlslice_3/Din",
              "xlslice_4/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_0/Op1"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "sys_mode"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "xlslice_5/Din"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "xlslice_5/Dout",
              "sys_delay"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "F_AVDD_EN"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "F_VDD1_EN"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "F_VDD2_EN"
            ]
          }
        }
      },
      "ddr4_box": {
        "interface_ports": {
          "DDR4_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "DDR4_C0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "C0_DDR4_S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ddr4_ready": {
            "direction": "O"
          },
          "ddr4_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "sys_rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "ddr4_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "SYS_ddr4_0_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_250mhz_clk2"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c2"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "SYS_util_vector_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "rb_piso_0_M_AXI": {
            "interface_ports": [
              "C0_DDR4_S_AXI",
              "ddr4_0/C0_DDR4_S_AXI"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "DDR4_C0",
              "ddr4_0/C0_DDR4"
            ]
          },
          "default_250mhz_clk1_1": {
            "interface_ports": [
              "DDR4_CLK",
              "ddr4_0/C0_SYS_CLK"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk_sync_rst",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "ddr4_0/c0_ddr4_aresetn"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4_0/c0_init_calib_complete",
              "ddr4_ready"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk",
              "ddr4_ui_clk"
            ]
          },
          "rb_piso_0_ddr4_rst": {
            "ports": [
              "sys_rst",
              "ddr4_0/sys_rst"
            ]
          }
        }
      },
      "rb_piso_0": {
        "vlnv": "xilinx.com:user:rb_piso:1.0",
        "xci_name": "SYS_rb_piso_0_0"
      },
      "ft_tx_0": {
        "vlnv": "xilinx.com:user:ft_tx:1.0",
        "xci_name": "SYS_ft_tx_0_0"
      },
      "bp_rd_0": {
        "vlnv": "xilinx.com:user:bp_rd:1.0",
        "xci_name": "SYS_bp_rd_0_0"
      }
    },
    "interface_nets": {
      "bp_rd_0_BP": {
        "interface_ports": [
          "BP",
          "bp_rd_0/BP"
        ]
      },
      "rb_piso_0_DATA_OUT": {
        "interface_ports": [
          "ft_tx_0/DATA_IN",
          "rb_piso_0/DATA_OUT"
        ]
      },
      "ft_tx_0_FT": {
        "interface_ports": [
          "FT601Q",
          "ft_tx_0/FT"
        ]
      },
      "mcu_box_rs232_uart": {
        "interface_ports": [
          "rs232_uart",
          "mcu_box/rs232_uart"
        ]
      },
      "mcu_box_iic_rtl": {
        "interface_ports": [
          "iic_rtl",
          "mcu_box/iic_rtl"
        ]
      },
      "default_250mhz_clk1_1": {
        "interface_ports": [
          "DDR4_CLK",
          "ddr4_box/DDR4_CLK"
        ]
      },
      "rb_piso_0_M_AXI": {
        "interface_ports": [
          "rb_piso_0/M_AXI",
          "ddr4_box/C0_DDR4_S_AXI"
        ]
      },
      "bp_rd_0_DATA_OUT": {
        "interface_ports": [
          "bp_rd_0/DATA_OUT",
          "rb_piso_0/DATA_IN"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "DDR4_C0",
          "ddr4_box/DDR4_C0"
        ]
      },
      "default_250mhz_clk1_2": {
        "interface_ports": [
          "MCU_CLK",
          "mcu_box/MCU_CLK"
        ]
      }
    },
    "nets": {
      "bp_rd_0_chip_clk": {
        "ports": [
          "bp_rd_0/chip_clk",
          "clk_box/chip_clk",
          "bp_rd_0/ila_clk"
        ]
      },
      "rb_piso_0_ddr4_rst": {
        "ports": [
          "rb_piso_0/ddr4_rst",
          "ddr4_box/sys_rst"
        ]
      },
      "rb_piso_0_sys_ready": {
        "ports": [
          "rb_piso_0/sys_ready",
          "SYS_READY"
        ]
      },
      "rb_piso_0_sys_error": {
        "ports": [
          "rb_piso_0/sys_error",
          "SYS_ERROR"
        ]
      },
      "rb_piso_0_sys_full": {
        "ports": [
          "rb_piso_0/sys_full",
          "SYS_FULL"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_box/ddr4_ui_clk",
          "rb_piso_0/ddr4_clk"
        ]
      },
      "ddr4_0_c0_init_calib_complete": {
        "ports": [
          "ddr4_box/ddr4_ready",
          "rb_piso_0/ddr4_ready"
        ]
      },
      "clk_box_Dout_0": {
        "ports": [
          "clk_box/clk_led",
          "CLK_LED"
        ]
      },
      "reset_1": {
        "ports": [
          "MCU_RST",
          "mcu_box/MCU_RST"
        ]
      },
      "SYS_RST_1": {
        "ports": [
          "SYS_RST",
          "mcu_box/sys_rst_ext"
        ]
      },
      "mcu_box_F_AVDD_EN": {
        "ports": [
          "mcu_box/F_AVDD_EN",
          "F_AVDD_EN"
        ]
      },
      "mcu_box_F_VDD1_EN": {
        "ports": [
          "mcu_box/F_VDD1_EN",
          "F_VDD1_EN"
        ]
      },
      "mcu_box_F_VDD2_EN": {
        "ports": [
          "mcu_box/F_VDD2_EN",
          "F_VDD2_EN"
        ]
      },
      "mcu_box_sys_nrst": {
        "ports": [
          "mcu_box/sys_nrst",
          "clk_box/nrst",
          "rb_piso_0/sys_nrst",
          "ft_tx_0/nrst",
          "bp_rd_0/sys_nrst"
        ]
      },
      "mcu_box_sys_mode": {
        "ports": [
          "mcu_box/sys_mode",
          "bp_rd_0/sys_mode"
        ]
      },
      "mcu_box_sys_delay": {
        "ports": [
          "mcu_box/sys_delay",
          "bp_rd_0/sys_delay"
        ]
      },
      "ft_tx_0_ft_start": {
        "ports": [
          "ft_tx_0/ft_start",
          "bp_rd_0/sys_start"
        ]
      }
    },
    "addressing": {
      "/mcu_box/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/mcu_box/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/mcu_box/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/mcu_box/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mcu_box/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mcu_box/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/rb_piso_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_box/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}