
Fan_control_103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009964  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08009a78  08009a78  00019a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f24  08009f24  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009f24  08009f24  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f24  08009f24  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f24  08009f24  00019f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f28  08009f28  00019f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002158  200001e0  0800a10c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002338  0800a10c  00022338  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f15  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e0  00000000  00000000  0003411e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  00037300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  00038608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad06  00000000  00000000  000397c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013b50  00000000  00000000  000544ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099258  00000000  00000000  0006801e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101276  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006160  00000000  00000000  001012c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08009a5c 	.word	0x08009a5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08009a5c 	.word	0x08009a5c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__gesf2>:
 8000b28:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000b2c:	e006      	b.n	8000b3c <__cmpsf2+0x4>
 8000b2e:	bf00      	nop

08000b30 <__lesf2>:
 8000b30:	f04f 0c01 	mov.w	ip, #1
 8000b34:	e002      	b.n	8000b3c <__cmpsf2+0x4>
 8000b36:	bf00      	nop

08000b38 <__cmpsf2>:
 8000b38:	f04f 0c01 	mov.w	ip, #1
 8000b3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b4c:	bf18      	it	ne
 8000b4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b52:	d011      	beq.n	8000b78 <__cmpsf2+0x40>
 8000b54:	b001      	add	sp, #4
 8000b56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b5a:	bf18      	it	ne
 8000b5c:	ea90 0f01 	teqne	r0, r1
 8000b60:	bf58      	it	pl
 8000b62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b66:	bf88      	it	hi
 8000b68:	17c8      	asrhi	r0, r1, #31
 8000b6a:	bf38      	it	cc
 8000b6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b70:	bf18      	it	ne
 8000b72:	f040 0001 	orrne.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	d102      	bne.n	8000b84 <__cmpsf2+0x4c>
 8000b7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b82:	d105      	bne.n	8000b90 <__cmpsf2+0x58>
 8000b84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b88:	d1e4      	bne.n	8000b54 <__cmpsf2+0x1c>
 8000b8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b8e:	d0e1      	beq.n	8000b54 <__cmpsf2+0x1c>
 8000b90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_cfrcmple>:
 8000b98:	4684      	mov	ip, r0
 8000b9a:	4608      	mov	r0, r1
 8000b9c:	4661      	mov	r1, ip
 8000b9e:	e7ff      	b.n	8000ba0 <__aeabi_cfcmpeq>

08000ba0 <__aeabi_cfcmpeq>:
 8000ba0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ba2:	f7ff ffc9 	bl	8000b38 <__cmpsf2>
 8000ba6:	2800      	cmp	r0, #0
 8000ba8:	bf48      	it	mi
 8000baa:	f110 0f00 	cmnmi.w	r0, #0
 8000bae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bb0 <__aeabi_fcmpeq>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff fff4 	bl	8000ba0 <__aeabi_cfcmpeq>
 8000bb8:	bf0c      	ite	eq
 8000bba:	2001      	moveq	r0, #1
 8000bbc:	2000      	movne	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_fcmplt>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffea 	bl	8000ba0 <__aeabi_cfcmpeq>
 8000bcc:	bf34      	ite	cc
 8000bce:	2001      	movcc	r0, #1
 8000bd0:	2000      	movcs	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fcmple>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffe0 	bl	8000ba0 <__aeabi_cfcmpeq>
 8000be0:	bf94      	ite	ls
 8000be2:	2001      	movls	r0, #1
 8000be4:	2000      	movhi	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_fcmpge>:
 8000bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf0:	f7ff ffd2 	bl	8000b98 <__aeabi_cfrcmple>
 8000bf4:	bf94      	ite	ls
 8000bf6:	2001      	movls	r0, #1
 8000bf8:	2000      	movhi	r0, #0
 8000bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfe:	bf00      	nop

08000c00 <__aeabi_fcmpgt>:
 8000c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c04:	f7ff ffc8 	bl	8000b98 <__aeabi_cfrcmple>
 8000c08:	bf34      	ite	cc
 8000c0a:	2001      	movcc	r0, #1
 8000c0c:	2000      	movcs	r0, #0
 8000c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c12:	bf00      	nop

08000c14 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	4a06      	ldr	r2, [pc, #24]	; (8000c3c <vApplicationGetIdleTaskMemory+0x28>)
 8000c24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <vApplicationGetIdleTaskMemory+0x2c>)
 8000c2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2280      	movs	r2, #128	; 0x80
 8000c30:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c32:	bf00      	nop
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr
 8000c3c:	200001fc 	.word	0x200001fc
 8000c40:	200002b0 	.word	0x200002b0

08000c44 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c4c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c50:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d013      	beq.n	8000c84 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000c5c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c60:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000c64:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d00b      	beq.n	8000c84 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000c6c:	e000      	b.n	8000c70 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000c6e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000c70:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d0f9      	beq.n	8000c6e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000c7a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000c84:	687b      	ldr	r3, [r7, #4]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <_write>:
void StartDefaultTask(void const * argument);
void Start_PWM_Task(void const * argument);
void Start_ADC_Task(void const * argument);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
	int i;
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 50);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	2332      	movs	r3, #50	; 0x32
 8000ca2:	68b9      	ldr	r1, [r7, #8]
 8000ca4:	480c      	ldr	r0, [pc, #48]	; (8000cd8 <_write+0x48>)
 8000ca6:	f004 fb6d 	bl	8005384 <HAL_UART_Transmit>
	for (i = 0; i < len; i++) {
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	e009      	b.n	8000cc4 <_write+0x34>
		ITM_SendChar(*ptr++);
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	1c5a      	adds	r2, r3, #1
 8000cb4:	60ba      	str	r2, [r7, #8]
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff ffc3 	bl	8000c44 <ITM_SendChar>
	for (i = 0; i < len; i++) {
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	697a      	ldr	r2, [r7, #20]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	dbf1      	blt.n	8000cb0 <_write+0x20>
	}
	return len;
 8000ccc:	687b      	ldr	r3, [r7, #4]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3718      	adds	r7, #24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000710 	.word	0x20000710

08000cdc <median>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/************** Медианный фильтр *******************/
float median(float newVal)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
    static float buf[3];
    static int count = 0;
    buf[count] = newVal;
 8000ce4:	4b2f      	ldr	r3, [pc, #188]	; (8000da4 <median+0xc8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	492f      	ldr	r1, [pc, #188]	; (8000da8 <median+0xcc>)
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if (++count > 2)
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	; (8000da4 <median+0xc8>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	4a2b      	ldr	r2, [pc, #172]	; (8000da4 <median+0xc8>)
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	4b2a      	ldr	r3, [pc, #168]	; (8000da4 <median+0xc8>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	dd02      	ble.n	8000d08 <median+0x2c>
        count = 0;
 8000d02:	4b28      	ldr	r3, [pc, #160]	; (8000da4 <median+0xc8>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]

    float a = buf[0];
 8000d08:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <median+0xcc>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	613b      	str	r3, [r7, #16]
    float b = buf[1];
 8000d0e:	4b26      	ldr	r3, [pc, #152]	; (8000da8 <median+0xcc>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	60fb      	str	r3, [r7, #12]
    float c = buf[2];
 8000d14:	4b24      	ldr	r3, [pc, #144]	; (8000da8 <median+0xcc>)
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	60bb      	str	r3, [r7, #8]

    float middle;
    if ((a <= b) && (a <= c))
 8000d1a:	68f9      	ldr	r1, [r7, #12]
 8000d1c:	6938      	ldr	r0, [r7, #16]
 8000d1e:	f7ff ff5b 	bl	8000bd8 <__aeabi_fcmple>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d012      	beq.n	8000d4e <median+0x72>
 8000d28:	68b9      	ldr	r1, [r7, #8]
 8000d2a:	6938      	ldr	r0, [r7, #16]
 8000d2c:	f7ff ff54 	bl	8000bd8 <__aeabi_fcmple>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00b      	beq.n	8000d4e <median+0x72>
    {
        middle = (b <= c) ? b : c;
 8000d36:	68b9      	ldr	r1, [r7, #8]
 8000d38:	68f8      	ldr	r0, [r7, #12]
 8000d3a:	f7ff ff4d 	bl	8000bd8 <__aeabi_fcmple>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <median+0x6c>
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	e000      	b.n	8000d4a <median+0x6e>
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	e024      	b.n	8000d98 <median+0xbc>
    }
    else
    {
        if ((b <= a) && (b <= c))
 8000d4e:	6939      	ldr	r1, [r7, #16]
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f7ff ff41 	bl	8000bd8 <__aeabi_fcmple>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d012      	beq.n	8000d82 <median+0xa6>
 8000d5c:	68b9      	ldr	r1, [r7, #8]
 8000d5e:	68f8      	ldr	r0, [r7, #12]
 8000d60:	f7ff ff3a 	bl	8000bd8 <__aeabi_fcmple>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00b      	beq.n	8000d82 <median+0xa6>
        {
            middle = (a <= c) ? a : c;
 8000d6a:	68b9      	ldr	r1, [r7, #8]
 8000d6c:	6938      	ldr	r0, [r7, #16]
 8000d6e:	f7ff ff33 	bl	8000bd8 <__aeabi_fcmple>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <median+0xa0>
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	e000      	b.n	8000d7e <median+0xa2>
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	e00a      	b.n	8000d98 <median+0xbc>
        }
        else
        {
            middle = (a <= b) ? a : b;
 8000d82:	68f9      	ldr	r1, [r7, #12]
 8000d84:	6938      	ldr	r0, [r7, #16]
 8000d86:	f7ff ff27 	bl	8000bd8 <__aeabi_fcmple>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <median+0xb8>
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	e000      	b.n	8000d96 <median+0xba>
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	617b      	str	r3, [r7, #20]
        }
    }
    return middle;
 8000d98:	697b      	ldr	r3, [r7, #20]
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3718      	adds	r7, #24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	2000157c 	.word	0x2000157c
 8000da8:	20001580 	.word	0x20001580
 8000dac:	00000000 	.word	0x00000000

08000db0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b0a0      	sub	sp, #128	; 0x80
 8000db4:	af02      	add	r7, sp, #8
 8000db6:	6078      	str	r0, [r7, #4]
	if(htim == &htim3)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a49      	ldr	r2, [pc, #292]	; (8000ee0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	f040 8087 	bne.w	8000ed0 <HAL_TIM_IC_CaptureCallback+0x120>
	{
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7f1b      	ldrb	r3, [r3, #28]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	f040 8082 	bne.w	8000ed0 <HAL_TIM_IC_CaptureCallback+0x120>
		{
			count++;
 8000dcc:	4b45      	ldr	r3, [pc, #276]	; (8000ee4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4b43      	ldr	r3, [pc, #268]	; (8000ee4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000dd8:	701a      	strb	r2, [r3, #0]

			if(count == 1)
 8000dda:	4b42      	ldr	r3, [pc, #264]	; (8000ee4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d108      	bne.n	8000df6 <HAL_TIM_IC_CaptureCallback+0x46>
			{
				__HAL_TIM_SET_COUNTER(&htim3, 0x0000);
 8000de4:	4b3e      	ldr	r3, [pc, #248]	; (8000ee0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2200      	movs	r2, #0
 8000dea:	625a      	str	r2, [r3, #36]	; 0x24
				__HAL_TIM_SET_COUNTER(&htim2, 0x0000);
 8000dec:	4b3e      	ldr	r3, [pc, #248]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2200      	movs	r2, #0
 8000df2:	625a      	str	r2, [r3, #36]	; 0x24

				HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
			}
		}
	}
}
 8000df4:	e06c      	b.n	8000ed0 <HAL_TIM_IC_CaptureCallback+0x120>
			else if(count == 2)
 8000df6:	4b3b      	ldr	r3, [pc, #236]	; (8000ee4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d167      	bne.n	8000ed0 <HAL_TIM_IC_CaptureCallback+0x120>
				HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_1);
 8000e00:	2100      	movs	r1, #0
 8000e02:	4837      	ldr	r0, [pc, #220]	; (8000ee0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e04:	f003 f826 	bl	8003e54 <HAL_TIM_IC_Stop_IT>
				count = 0;
 8000e08:	4b36      	ldr	r3, [pc, #216]	; (8000ee4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
				uint16_t count_main = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4833      	ldr	r0, [pc, #204]	; (8000ee0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e12:	f003 fc27 	bl	8004664 <HAL_TIM_ReadCapturedValue>
 8000e16:	4603      	mov	r3, r0
 8000e18:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
				uint16_t count_secondary = __HAL_TIM_GET_COUNTER(&htim2);
 8000e1c:	4b32      	ldr	r3, [pc, #200]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e22:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
				uint16_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 8000e26:	4b30      	ldr	r3, [pc, #192]	; (8000ee8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
				uint32_t res = count_main + (count_secondary * arr) + count_secondary;
 8000e30:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8000e34:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8000e38:	f8b7 1072 	ldrh.w	r1, [r7, #114]	; 0x72
 8000e3c:	fb01 f303 	mul.w	r3, r1, r3
 8000e40:	441a      	add	r2, r3
 8000e42:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8000e46:	4413      	add	r3, r2
 8000e48:	66fb      	str	r3, [r7, #108]	; 0x6c
				float freq = 1 / (res / 1000000.0);
 8000e4a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8000e4c:	f7ff faca 	bl	80003e4 <__aeabi_ui2d>
 8000e50:	a321      	add	r3, pc, #132	; (adr r3, 8000ed8 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e56:	f7ff fc69 	bl	800072c <__aeabi_ddiv>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	f04f 0000 	mov.w	r0, #0
 8000e62:	4922      	ldr	r1, [pc, #136]	; (8000eec <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000e64:	f7ff fc62 	bl	800072c <__aeabi_ddiv>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f7ff fe0a 	bl	8000a88 <__aeabi_d2f>
 8000e74:	4603      	mov	r3, r0
 8000e76:	66bb      	str	r3, [r7, #104]	; 0x68
				char str[96] = {0,};
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	225c      	movs	r2, #92	; 0x5c
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f005 ff1c 	bl	8006cc2 <memset>
				freq = median(freq);
 8000e8a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8000e8c:	f7ff ff26 	bl	8000cdc <median>
 8000e90:	66b8      	str	r0, [r7, #104]	; 0x68
				snprintf(str, 96, "Capture Freq: %.3f Hz\n", (float)freq);
 8000e92:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8000e94:	f7ff fac8 	bl	8000428 <__aeabi_f2d>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	f107 0008 	add.w	r0, r7, #8
 8000ea0:	e9cd 2300 	strd	r2, r3, [sp]
 8000ea4:	4a12      	ldr	r2, [pc, #72]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x140>)
 8000ea6:	2160      	movs	r1, #96	; 0x60
 8000ea8:	f006 fcf8 	bl	800789c <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 8000eac:	f107 0308 	add.w	r3, r7, #8
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff f94d 	bl	8000150 <strlen>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	b29a      	uxth	r2, r3
 8000eba:	f107 0108 	add.w	r1, r7, #8
 8000ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec2:	480c      	ldr	r0, [pc, #48]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x144>)
 8000ec4:	f004 fa5e 	bl	8005384 <HAL_UART_Transmit>
				HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000ecc:	f002 febc 	bl	8003c48 <HAL_TIM_IC_Start_IT>
}
 8000ed0:	bf00      	nop
 8000ed2:	3778      	adds	r7, #120	; 0x78
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	00000000 	.word	0x00000000
 8000edc:	412e8480 	.word	0x412e8480
 8000ee0:	20000684 	.word	0x20000684
 8000ee4:	2000057c 	.word	0x2000057c
 8000ee8:	2000063c 	.word	0x2000063c
 8000eec:	3ff00000 	.word	0x3ff00000
 8000ef0:	08009a9c 	.word	0x08009a9c
 8000ef4:	20000710 	.word	0x20000710

08000ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef8:	b5b0      	push	{r4, r5, r7, lr}
 8000efa:	b096      	sub	sp, #88	; 0x58
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f000 fe6f 	bl	8001be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f859 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fa83 	bl	8001410 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f0a:	f000 fa5b 	bl	80013c4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f0e:	f000 f8af 	bl	8001070 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000f12:	f000 f8eb 	bl	80010ec <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f16:	f000 f989 	bl	800122c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f1a:	f000 f9d5 	bl	80012c8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000f1e:	f000 fa27 	bl	8001370 <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256, defaultTaskBuffer, &defaultTaskControlBlock);
 8000f22:	4b1e      	ldr	r3, [pc, #120]	; (8000f9c <main+0xa4>)
 8000f24:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000f28:	461d      	mov	r5, r3
 8000f2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f36:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f004 fba9 	bl	8005694 <osThreadCreate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a16      	ldr	r2, [pc, #88]	; (8000fa0 <main+0xa8>)
 8000f46:	6013      	str	r3, [r2, #0]

  /* definition and creation of my_PWM_Task */
  osThreadStaticDef(my_PWM_Task, Start_PWM_Task, osPriorityNormal, 0, 256, my_PWM_TaskBuffer, &my_PWM_TaskControlBlock);
 8000f48:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <main+0xac>)
 8000f4a:	f107 0420 	add.w	r4, r7, #32
 8000f4e:	461d      	mov	r5, r3
 8000f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f54:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f58:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  my_PWM_TaskHandle = osThreadCreate(osThread(my_PWM_Task), NULL);
 8000f5c:	f107 0320 	add.w	r3, r7, #32
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f004 fb96 	bl	8005694 <osThreadCreate>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	4a0f      	ldr	r2, [pc, #60]	; (8000fa8 <main+0xb0>)
 8000f6c:	6013      	str	r3, [r2, #0]

  /* definition and creation of my_ADC_Task */
  osThreadStaticDef(my_ADC_Task, Start_ADC_Task, osPriorityNormal, 0, 256, my_ADC_TaskBuffer, &my_ADC_TaskControlBlock);
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <main+0xb4>)
 8000f70:	1d3c      	adds	r4, r7, #4
 8000f72:	461d      	mov	r5, r3
 8000f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f78:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  my_ADC_TaskHandle = osThreadCreate(osThread(my_ADC_Task), NULL);
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2100      	movs	r1, #0
 8000f84:	4618      	mov	r0, r3
 8000f86:	f004 fb85 	bl	8005694 <osThreadCreate>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <main+0xb8>)
 8000f8e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  printf("Hello world! \r\n");
 8000f90:	4808      	ldr	r0, [pc, #32]	; (8000fb4 <main+0xbc>)
 8000f92:	f006 fc01 	bl	8007798 <puts>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f96:	f004 fb76 	bl	8005686 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <main+0xa2>
 8000f9c:	08009ac4 	.word	0x08009ac4
 8000fa0:	20000754 	.word	0x20000754
 8000fa4:	08009ae0 	.word	0x08009ae0
 8000fa8:	20000c0c 	.word	0x20000c0c
 8000fac:	08009afc 	.word	0x08009afc
 8000fb0:	200010c4 	.word	0x200010c4
 8000fb4:	08009ab4 	.word	0x08009ab4

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b094      	sub	sp, #80	; 0x50
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fc2:	2228      	movs	r2, #40	; 0x28
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f005 fe7b 	bl	8006cc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001002:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001004:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001008:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fe36 	bl	8002c80 <HAL_RCC_OscConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800101a:	f000 fa8d 	bl	8001538 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101e:	230f      	movs	r3, #15
 8001020:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800102a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800102e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2102      	movs	r1, #2
 800103a:	4618      	mov	r0, r3
 800103c:	f002 f8a2 	bl	8003184 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001046:	f000 fa77 	bl	8001538 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800104a:	2302      	movs	r3, #2
 800104c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800104e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001052:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	4618      	mov	r0, r3
 8001058:	f002 fa5c 	bl	8003514 <HAL_RCCEx_PeriphCLKConfig>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001062:	f000 fa69 	bl	8001538 <Error_Handler>
  }
}
 8001066:	bf00      	nop
 8001068:	3750      	adds	r7, #80	; 0x50
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001080:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <MX_ADC1_Init+0x74>)
 8001082:	4a19      	ldr	r2, [pc, #100]	; (80010e8 <MX_ADC1_Init+0x78>)
 8001084:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001086:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <MX_ADC1_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800108c:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <MX_ADC1_Init+0x74>)
 800108e:	2201      	movs	r2, #1
 8001090:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <MX_ADC1_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <MX_ADC1_Init+0x74>)
 800109a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800109e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a0:	4b10      	ldr	r3, [pc, #64]	; (80010e4 <MX_ADC1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <MX_ADC1_Init+0x74>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ac:	480d      	ldr	r0, [pc, #52]	; (80010e4 <MX_ADC1_Init+0x74>)
 80010ae:	f000 fdc9 	bl	8001c44 <HAL_ADC_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80010b8:	f000 fa3e 	bl	8001538 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c0:	2301      	movs	r3, #1
 80010c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	; (80010e4 <MX_ADC1_Init+0x74>)
 80010ce:	f000 ff8b 	bl	8001fe8 <HAL_ADC_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80010d8:	f000 fa2e 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000580 	.word	0x20000580
 80010e8:	40012400 	.word	0x40012400

080010ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b096      	sub	sp, #88	; 0x58
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800110a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]
 8001118:	611a      	str	r2, [r3, #16]
 800111a:	615a      	str	r2, [r3, #20]
 800111c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2220      	movs	r2, #32
 8001122:	2100      	movs	r1, #0
 8001124:	4618      	mov	r0, r3
 8001126:	f005 fdcc 	bl	8006cc2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800112a:	4b3e      	ldr	r3, [pc, #248]	; (8001224 <MX_TIM1_Init+0x138>)
 800112c:	4a3e      	ldr	r2, [pc, #248]	; (8001228 <MX_TIM1_Init+0x13c>)
 800112e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71-1;
 8001130:	4b3c      	ldr	r3, [pc, #240]	; (8001224 <MX_TIM1_Init+0x138>)
 8001132:	2246      	movs	r2, #70	; 0x46
 8001134:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <MX_TIM1_Init+0x138>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800113c:	4b39      	ldr	r3, [pc, #228]	; (8001224 <MX_TIM1_Init+0x138>)
 800113e:	2263      	movs	r2, #99	; 0x63
 8001140:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001142:	4b38      	ldr	r3, [pc, #224]	; (8001224 <MX_TIM1_Init+0x138>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001148:	4b36      	ldr	r3, [pc, #216]	; (8001224 <MX_TIM1_Init+0x138>)
 800114a:	2200      	movs	r2, #0
 800114c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114e:	4b35      	ldr	r3, [pc, #212]	; (8001224 <MX_TIM1_Init+0x138>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001154:	4833      	ldr	r0, [pc, #204]	; (8001224 <MX_TIM1_Init+0x138>)
 8001156:	f002 fa93 	bl	8003680 <HAL_TIM_Base_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001160:	f000 f9ea 	bl	8001538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001164:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001168:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800116a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800116e:	4619      	mov	r1, r3
 8001170:	482c      	ldr	r0, [pc, #176]	; (8001224 <MX_TIM1_Init+0x138>)
 8001172:	f003 f971 	bl	8004458 <HAL_TIM_ConfigClockSource>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800117c:	f000 f9dc 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001180:	4828      	ldr	r0, [pc, #160]	; (8001224 <MX_TIM1_Init+0x138>)
 8001182:	f002 fb1f 	bl	80037c4 <HAL_TIM_PWM_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800118c:	f000 f9d4 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001190:	2300      	movs	r3, #0
 8001192:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001198:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800119c:	4619      	mov	r1, r3
 800119e:	4821      	ldr	r0, [pc, #132]	; (8001224 <MX_TIM1_Init+0x138>)
 80011a0:	f003 ffe2 	bl	8005168 <HAL_TIMEx_MasterConfigSynchronization>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80011aa:	f000 f9c5 	bl	8001538 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011ae:	2360      	movs	r3, #96	; 0x60
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011ba:	2300      	movs	r3, #0
 80011bc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011c2:	2300      	movs	r3, #0
 80011c4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ce:	2200      	movs	r2, #0
 80011d0:	4619      	mov	r1, r3
 80011d2:	4814      	ldr	r0, [pc, #80]	; (8001224 <MX_TIM1_Init+0x138>)
 80011d4:	f003 f882 	bl	80042dc <HAL_TIM_PWM_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80011de:	f000 f9ab 	bl	8001538 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	4619      	mov	r1, r3
 8001204:	4807      	ldr	r0, [pc, #28]	; (8001224 <MX_TIM1_Init+0x138>)
 8001206:	f004 f80d 	bl	8005224 <HAL_TIMEx_ConfigBreakDeadTime>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001210:	f000 f992 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001214:	4803      	ldr	r0, [pc, #12]	; (8001224 <MX_TIM1_Init+0x138>)
 8001216:	f000 fad7 	bl	80017c8 <HAL_TIM_MspPostInit>

}
 800121a:	bf00      	nop
 800121c:	3758      	adds	r7, #88	; 0x58
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200005f4 	.word	0x200005f4
 8001228:	40012c00 	.word	0x40012c00

0800122c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b088      	sub	sp, #32
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001232:	f107 030c 	add.w	r3, r7, #12
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800124a:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <MX_TIM2_Init+0x98>)
 800124c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001250:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001252:	4b1c      	ldr	r3, [pc, #112]	; (80012c4 <MX_TIM2_Init+0x98>)
 8001254:	2200      	movs	r2, #0
 8001256:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001258:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <MX_TIM2_Init+0x98>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800125e:	4b19      	ldr	r3, [pc, #100]	; (80012c4 <MX_TIM2_Init+0x98>)
 8001260:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001264:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001266:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <MX_TIM2_Init+0x98>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800126c:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <MX_TIM2_Init+0x98>)
 800126e:	2200      	movs	r2, #0
 8001270:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001272:	4814      	ldr	r0, [pc, #80]	; (80012c4 <MX_TIM2_Init+0x98>)
 8001274:	f002 fa04 	bl	8003680 <HAL_TIM_Base_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800127e:	f000 f95b 	bl	8001538 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001282:	2307      	movs	r3, #7
 8001284:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001286:	2320      	movs	r3, #32
 8001288:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	4619      	mov	r1, r3
 8001290:	480c      	ldr	r0, [pc, #48]	; (80012c4 <MX_TIM2_Init+0x98>)
 8001292:	f003 f9a5 	bl	80045e0 <HAL_TIM_SlaveConfigSynchro>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800129c:	f000 f94c 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a0:	2300      	movs	r3, #0
 80012a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	4619      	mov	r1, r3
 80012ac:	4805      	ldr	r0, [pc, #20]	; (80012c4 <MX_TIM2_Init+0x98>)
 80012ae:	f003 ff5b 	bl	8005168 <HAL_TIMEx_MasterConfigSynchronization>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80012b8:	f000 f93e 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	3720      	adds	r7, #32
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	2000063c 	.word	0x2000063c

080012c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ce:	f107 0310 	add.w	r3, r7, #16
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012d8:	463b      	mov	r3, r7
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012e4:	4b20      	ldr	r3, [pc, #128]	; (8001368 <MX_TIM3_Init+0xa0>)
 80012e6:	4a21      	ldr	r2, [pc, #132]	; (800136c <MX_TIM3_Init+0xa4>)
 80012e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80012ea:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <MX_TIM3_Init+0xa0>)
 80012ec:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80012f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f2:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <MX_TIM3_Init+0xa0>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012f8:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <MX_TIM3_Init+0xa0>)
 80012fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001300:	4b19      	ldr	r3, [pc, #100]	; (8001368 <MX_TIM3_Init+0xa0>)
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <MX_TIM3_Init+0xa0>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800130c:	4816      	ldr	r0, [pc, #88]	; (8001368 <MX_TIM3_Init+0xa0>)
 800130e:	f002 fc4b 	bl	8003ba8 <HAL_TIM_IC_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001318:	f000 f90e 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800131c:	2320      	movs	r3, #32
 800131e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001324:	f107 0310 	add.w	r3, r7, #16
 8001328:	4619      	mov	r1, r3
 800132a:	480f      	ldr	r0, [pc, #60]	; (8001368 <MX_TIM3_Init+0xa0>)
 800132c:	f003 ff1c 	bl	8005168 <HAL_TIMEx_MasterConfigSynchronization>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001336:	f000 f8ff 	bl	8001538 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800133a:	2300      	movs	r3, #0
 800133c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800133e:	2301      	movs	r3, #1
 8001340:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800134a:	463b      	mov	r3, r7
 800134c:	2200      	movs	r2, #0
 800134e:	4619      	mov	r1, r3
 8001350:	4805      	ldr	r0, [pc, #20]	; (8001368 <MX_TIM3_Init+0xa0>)
 8001352:	f002 ff2f 	bl	80041b4 <HAL_TIM_IC_ConfigChannel>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800135c:	f000 f8ec 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000684 	.word	0x20000684
 800136c:	40000400 	.word	0x40000400

08001370 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001374:	4b11      	ldr	r3, [pc, #68]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 8001376:	4a12      	ldr	r2, [pc, #72]	; (80013c0 <MX_USART1_UART_Init+0x50>)
 8001378:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800137a:	4b10      	ldr	r3, [pc, #64]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 800137c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001380:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001382:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001388:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 800138a:	2200      	movs	r2, #0
 800138c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800138e:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001394:	4b09      	ldr	r3, [pc, #36]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 8001396:	220c      	movs	r2, #12
 8001398:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139a:	4b08      	ldr	r3, [pc, #32]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a0:	4b06      	ldr	r3, [pc, #24]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013a6:	4805      	ldr	r0, [pc, #20]	; (80013bc <MX_USART1_UART_Init+0x4c>)
 80013a8:	f003 ff9f 	bl	80052ea <HAL_UART_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80013b2:	f000 f8c1 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000710 	.word	0x20000710
 80013c0:	40013800 	.word	0x40013800

080013c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <MX_DMA_Init+0x48>)
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	4a0f      	ldr	r2, [pc, #60]	; (800140c <MX_DMA_Init+0x48>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6153      	str	r3, [r2, #20]
 80013d6:	4b0d      	ldr	r3, [pc, #52]	; (800140c <MX_DMA_Init+0x48>)
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2105      	movs	r1, #5
 80013e6:	200b      	movs	r0, #11
 80013e8:	f001 f8ad 	bl	8002546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013ec:	200b      	movs	r0, #11
 80013ee:	f001 f8c6 	bl	800257e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80013f2:	2200      	movs	r2, #0
 80013f4:	2105      	movs	r1, #5
 80013f6:	200c      	movs	r0, #12
 80013f8:	f001 f8a5 	bl	8002546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80013fc:	200c      	movs	r0, #12
 80013fe:	f001 f8be 	bl	800257e <HAL_NVIC_EnableIRQ>

}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40021000 	.word	0x40021000

08001410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <MX_GPIO_Init+0x40>)
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	4a0d      	ldr	r2, [pc, #52]	; (8001450 <MX_GPIO_Init+0x40>)
 800141c:	f043 0320 	orr.w	r3, r3, #32
 8001420:	6193      	str	r3, [r2, #24]
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <MX_GPIO_Init+0x40>)
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	f003 0320 	and.w	r3, r3, #32
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142e:	4b08      	ldr	r3, [pc, #32]	; (8001450 <MX_GPIO_Init+0x40>)
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	4a07      	ldr	r2, [pc, #28]	; (8001450 <MX_GPIO_Init+0x40>)
 8001434:	f043 0304 	orr.w	r3, r3, #4
 8001438:	6193      	str	r3, [r2, #24]
 800143a:	4b05      	ldr	r3, [pc, #20]	; (8001450 <MX_GPIO_Init+0x40>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	f003 0304 	and.w	r3, r3, #4
 8001442:	603b      	str	r3, [r7, #0]
 8001444:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	40021000 	.word	0x40021000

08001454 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800145c:	2100      	movs	r1, #0
 800145e:	4803      	ldr	r0, [pc, #12]	; (800146c <StartDefaultTask+0x18>)
 8001460:	f002 fbf2 	bl	8003c48 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001464:	2001      	movs	r0, #1
 8001466:	f004 f961 	bl	800572c <osDelay>
 800146a:	e7fb      	b.n	8001464 <StartDefaultTask+0x10>
 800146c:	20000684 	.word	0x20000684

08001470 <Start_PWM_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_PWM_Task */
void Start_PWM_Task(void const * argument)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_PWM_Task */
	/************** PWM *******************/
		  pwmData[0] = 70;
 8001478:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <Start_PWM_Task+0x74>)
 800147a:	2246      	movs	r2, #70	; 0x46
 800147c:	801a      	strh	r2, [r3, #0]
	//	  pwmData[9] = 100;


	//	  HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
		  /************** Map *******************/
	      int16_t value = 0; // For function "map" from analogRead(0);
 800147e:	2300      	movs	r3, #0
 8001480:	81fb      	strh	r3, [r7, #14]
	      int16_t in_max = 4050; // было 4095
 8001482:	f640 73d2 	movw	r3, #4050	; 0xfd2
 8001486:	81bb      	strh	r3, [r7, #12]
		    int8_t in_min = 0;  // было 0
 8001488:	2300      	movs	r3, #0
 800148a:	72fb      	strb	r3, [r7, #11]
		    unsigned char out_max = 100;
 800148c:	2364      	movs	r3, #100	; 0x64
 800148e:	72bb      	strb	r3, [r7, #10]
		    int8_t out_min = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	727b      	strb	r3, [r7, #9]
  /* Infinite loop */
  for(;;)
  {
	    value = (adc_buf[0] - in_min) * (out_max - out_min) / (in_max - in_min) + out_min; // Function map
 8001494:	4b14      	ldr	r3, [pc, #80]	; (80014e8 <Start_PWM_Task+0x78>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	461a      	mov	r2, r3
 800149a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	7ab9      	ldrb	r1, [r7, #10]
 80014a2:	f997 2009 	ldrsb.w	r2, [r7, #9]
 80014a6:	1a8a      	subs	r2, r1, r2
 80014a8:	fb03 f202 	mul.w	r2, r3, r2
 80014ac:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80014b0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80014b4:	1acb      	subs	r3, r1, r3
 80014b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	4413      	add	r3, r2
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	81fb      	strh	r3, [r7, #14]
	    pwmData[0] = value;
 80014c8:	89fa      	ldrh	r2, [r7, #14]
 80014ca:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <Start_PWM_Task+0x74>)
 80014cc:	801a      	strh	r2, [r3, #0]
		  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, 1);
 80014ce:	2301      	movs	r3, #1
 80014d0:	4a04      	ldr	r2, [pc, #16]	; (80014e4 <Start_PWM_Task+0x74>)
 80014d2:	2100      	movs	r1, #0
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <Start_PWM_Task+0x7c>)
 80014d6:	f002 f9cd 	bl	8003874 <HAL_TIM_PWM_Start_DMA>
	    //printf("pwmData[0] = %d\r\n",pwmData[0]);
	    osDelay(1000);
 80014da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014de:	f004 f925 	bl	800572c <osDelay>
	    value = (adc_buf[0] - in_min) * (out_max - out_min) / (in_max - in_min) + out_min; // Function map
 80014e2:	e7d7      	b.n	8001494 <Start_PWM_Task+0x24>
 80014e4:	200004b0 	.word	0x200004b0
 80014e8:	200004b4 	.word	0x200004b4
 80014ec:	200005f4 	.word	0x200005f4

080014f0 <Start_ADC_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_ADC_Task */
void Start_ADC_Task(void const * argument)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_ADC_Task */
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LED);
 80014f8:	2264      	movs	r2, #100	; 0x64
 80014fa:	4904      	ldr	r1, [pc, #16]	; (800150c <Start_ADC_Task+0x1c>)
 80014fc:	4804      	ldr	r0, [pc, #16]	; (8001510 <Start_ADC_Task+0x20>)
 80014fe:	f000 fc79 	bl	8001df4 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  for(;;)
  {
	  //printf("adc_buf = %u\r\n",(unsigned int)adc_buf[0]);
    osDelay(1000);
 8001502:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001506:	f004 f911 	bl	800572c <osDelay>
 800150a:	e7fa      	b.n	8001502 <Start_ADC_Task+0x12>
 800150c:	200004b4 	.word	0x200004b4
 8001510:	20000580 	.word	0x20000580

08001514 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a04      	ldr	r2, [pc, #16]	; (8001534 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d101      	bne.n	800152a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001526:	f000 fb71 	bl	8001c0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40000800 	.word	0x40000800

08001538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800153c:	b672      	cpsid	i
}
 800153e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001540:	e7fe      	b.n	8001540 <Error_Handler+0x8>
	...

08001544 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800154a:	4b18      	ldr	r3, [pc, #96]	; (80015ac <HAL_MspInit+0x68>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	4a17      	ldr	r2, [pc, #92]	; (80015ac <HAL_MspInit+0x68>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6193      	str	r3, [r2, #24]
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <HAL_MspInit+0x68>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001562:	4b12      	ldr	r3, [pc, #72]	; (80015ac <HAL_MspInit+0x68>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	4a11      	ldr	r2, [pc, #68]	; (80015ac <HAL_MspInit+0x68>)
 8001568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156c:	61d3      	str	r3, [r2, #28]
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <HAL_MspInit+0x68>)
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800157a:	2200      	movs	r2, #0
 800157c:	210f      	movs	r1, #15
 800157e:	f06f 0001 	mvn.w	r0, #1
 8001582:	f000 ffe0 	bl	8002546 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <HAL_MspInit+0x6c>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <HAL_MspInit+0x6c>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000
 80015b0:	40010000 	.word	0x40010000

080015b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a28      	ldr	r2, [pc, #160]	; (8001670 <HAL_ADC_MspInit+0xbc>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d149      	bne.n	8001668 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015d4:	4b27      	ldr	r3, [pc, #156]	; (8001674 <HAL_ADC_MspInit+0xc0>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a26      	ldr	r2, [pc, #152]	; (8001674 <HAL_ADC_MspInit+0xc0>)
 80015da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b24      	ldr	r3, [pc, #144]	; (8001674 <HAL_ADC_MspInit+0xc0>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	4b21      	ldr	r3, [pc, #132]	; (8001674 <HAL_ADC_MspInit+0xc0>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	4a20      	ldr	r2, [pc, #128]	; (8001674 <HAL_ADC_MspInit+0xc0>)
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <HAL_ADC_MspInit+0xc0>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001604:	2301      	movs	r3, #1
 8001606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001608:	2303      	movs	r3, #3
 800160a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	4619      	mov	r1, r3
 8001612:	4819      	ldr	r0, [pc, #100]	; (8001678 <HAL_ADC_MspInit+0xc4>)
 8001614:	f001 f9b0 	bl	8002978 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001618:	4b18      	ldr	r3, [pc, #96]	; (800167c <HAL_ADC_MspInit+0xc8>)
 800161a:	4a19      	ldr	r2, [pc, #100]	; (8001680 <HAL_ADC_MspInit+0xcc>)
 800161c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800161e:	4b17      	ldr	r3, [pc, #92]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001620:	2200      	movs	r2, #0
 8001622:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001624:	4b15      	ldr	r3, [pc, #84]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <HAL_ADC_MspInit+0xc8>)
 800162c:	2280      	movs	r2, #128	; 0x80
 800162e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001630:	4b12      	ldr	r3, [pc, #72]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001632:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001636:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001638:	4b10      	ldr	r3, [pc, #64]	; (800167c <HAL_ADC_MspInit+0xc8>)
 800163a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800163e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001640:	4b0e      	ldr	r3, [pc, #56]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001642:	2220      	movs	r2, #32
 8001644:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001646:	4b0d      	ldr	r3, [pc, #52]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001648:	2200      	movs	r2, #0
 800164a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800164c:	480b      	ldr	r0, [pc, #44]	; (800167c <HAL_ADC_MspInit+0xc8>)
 800164e:	f000 ffa5 	bl	800259c <HAL_DMA_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001658:	f7ff ff6e 	bl	8001538 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a07      	ldr	r2, [pc, #28]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001660:	621a      	str	r2, [r3, #32]
 8001662:	4a06      	ldr	r2, [pc, #24]	; (800167c <HAL_ADC_MspInit+0xc8>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40012400 	.word	0x40012400
 8001674:	40021000 	.word	0x40021000
 8001678:	40010800 	.word	0x40010800
 800167c:	200005b0 	.word	0x200005b0
 8001680:	40020008 	.word	0x40020008

08001684 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a26      	ldr	r2, [pc, #152]	; (800172c <HAL_TIM_Base_MspInit+0xa8>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d134      	bne.n	8001700 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001696:	4b26      	ldr	r3, [pc, #152]	; (8001730 <HAL_TIM_Base_MspInit+0xac>)
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	4a25      	ldr	r2, [pc, #148]	; (8001730 <HAL_TIM_Base_MspInit+0xac>)
 800169c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016a0:	6193      	str	r3, [r2, #24]
 80016a2:	4b23      	ldr	r3, [pc, #140]	; (8001730 <HAL_TIM_Base_MspInit+0xac>)
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 80016ae:	4b21      	ldr	r3, [pc, #132]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016b0:	4a21      	ldr	r2, [pc, #132]	; (8001738 <HAL_TIM_Base_MspInit+0xb4>)
 80016b2:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016b4:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016b6:	2210      	movs	r2, #16
 80016b8:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ba:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80016c0:	4b1c      	ldr	r3, [pc, #112]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016c2:	2280      	movs	r2, #128	; 0x80
 80016c4:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016c6:	4b1b      	ldr	r3, [pc, #108]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016cc:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016ce:	4b19      	ldr	r3, [pc, #100]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d4:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 80016d6:	4b17      	ldr	r3, [pc, #92]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016d8:	2220      	movs	r2, #32
 80016da:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80016dc:	4b15      	ldr	r3, [pc, #84]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80016e2:	4814      	ldr	r0, [pc, #80]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016e4:	f000 ff5a 	bl	800259c <HAL_DMA_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 80016ee:	f7ff ff23 	bl	8001538 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016f6:	625a      	str	r2, [r3, #36]	; 0x24
 80016f8:	4a0e      	ldr	r2, [pc, #56]	; (8001734 <HAL_TIM_Base_MspInit+0xb0>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016fe:	e010      	b.n	8001722 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM2)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001708:	d10b      	bne.n	8001722 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_TIM_Base_MspInit+0xac>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	4a08      	ldr	r2, [pc, #32]	; (8001730 <HAL_TIM_Base_MspInit+0xac>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	61d3      	str	r3, [r2, #28]
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <HAL_TIM_Base_MspInit+0xac>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	68bb      	ldr	r3, [r7, #8]
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40012c00 	.word	0x40012c00
 8001730:	40021000 	.word	0x40021000
 8001734:	200006cc 	.word	0x200006cc
 8001738:	4002001c 	.word	0x4002001c

0800173c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a19      	ldr	r2, [pc, #100]	; (80017bc <HAL_TIM_IC_MspInit+0x80>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d12b      	bne.n	80017b4 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800175c:	4b18      	ldr	r3, [pc, #96]	; (80017c0 <HAL_TIM_IC_MspInit+0x84>)
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	4a17      	ldr	r2, [pc, #92]	; (80017c0 <HAL_TIM_IC_MspInit+0x84>)
 8001762:	f043 0302 	orr.w	r3, r3, #2
 8001766:	61d3      	str	r3, [r2, #28]
 8001768:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <HAL_TIM_IC_MspInit+0x84>)
 800176a:	69db      	ldr	r3, [r3, #28]
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001774:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <HAL_TIM_IC_MspInit+0x84>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a11      	ldr	r2, [pc, #68]	; (80017c0 <HAL_TIM_IC_MspInit+0x84>)
 800177a:	f043 0304 	orr.w	r3, r3, #4
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <HAL_TIM_IC_MspInit+0x84>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800178c:	2340      	movs	r3, #64	; 0x40
 800178e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	4619      	mov	r1, r3
 800179e:	4809      	ldr	r0, [pc, #36]	; (80017c4 <HAL_TIM_IC_MspInit+0x88>)
 80017a0:	f001 f8ea 	bl	8002978 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80017a4:	2200      	movs	r2, #0
 80017a6:	2105      	movs	r1, #5
 80017a8:	201d      	movs	r0, #29
 80017aa:	f000 fecc 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017ae:	201d      	movs	r0, #29
 80017b0:	f000 fee5 	bl	800257e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017b4:	bf00      	nop
 80017b6:	3720      	adds	r7, #32
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40000400 	.word	0x40000400
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40010800 	.word	0x40010800

080017c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0310 	add.w	r3, r7, #16
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a10      	ldr	r2, [pc, #64]	; (8001824 <HAL_TIM_MspPostInit+0x5c>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d118      	bne.n	800181a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e8:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <HAL_TIM_MspPostInit+0x60>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a0e      	ldr	r2, [pc, #56]	; (8001828 <HAL_TIM_MspPostInit+0x60>)
 80017ee:	f043 0304 	orr.w	r3, r3, #4
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_TIM_MspPostInit+0x60>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001800:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001804:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180a:	2302      	movs	r3, #2
 800180c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180e:	f107 0310 	add.w	r3, r7, #16
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	; (800182c <HAL_TIM_MspPostInit+0x64>)
 8001816:	f001 f8af 	bl	8002978 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800181a:	bf00      	nop
 800181c:	3720      	adds	r7, #32
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40012c00 	.word	0x40012c00
 8001828:	40021000 	.word	0x40021000
 800182c:	40010800 	.word	0x40010800

08001830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b088      	sub	sp, #32
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a1c      	ldr	r2, [pc, #112]	; (80018bc <HAL_UART_MspInit+0x8c>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d131      	bne.n	80018b4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <HAL_UART_MspInit+0x90>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	4a1a      	ldr	r2, [pc, #104]	; (80018c0 <HAL_UART_MspInit+0x90>)
 8001856:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800185a:	6193      	str	r3, [r2, #24]
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <HAL_UART_MspInit+0x90>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001868:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <HAL_UART_MspInit+0x90>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <HAL_UART_MspInit+0x90>)
 800186e:	f043 0304 	orr.w	r3, r3, #4
 8001872:	6193      	str	r3, [r2, #24]
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_UART_MspInit+0x90>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001884:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188e:	f107 0310 	add.w	r3, r7, #16
 8001892:	4619      	mov	r1, r3
 8001894:	480b      	ldr	r0, [pc, #44]	; (80018c4 <HAL_UART_MspInit+0x94>)
 8001896:	f001 f86f 	bl	8002978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800189a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800189e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4619      	mov	r1, r3
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <HAL_UART_MspInit+0x94>)
 80018b0:	f001 f862 	bl	8002978 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018b4:	bf00      	nop
 80018b6:	3720      	adds	r7, #32
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40013800 	.word	0x40013800
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40010800 	.word	0x40010800

080018c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08e      	sub	sp, #56	; 0x38
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80018d4:	2300      	movs	r3, #0
 80018d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80018de:	4b34      	ldr	r3, [pc, #208]	; (80019b0 <HAL_InitTick+0xe8>)
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	4a33      	ldr	r2, [pc, #204]	; (80019b0 <HAL_InitTick+0xe8>)
 80018e4:	f043 0304 	orr.w	r3, r3, #4
 80018e8:	61d3      	str	r3, [r2, #28]
 80018ea:	4b31      	ldr	r3, [pc, #196]	; (80019b0 <HAL_InitTick+0xe8>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	f003 0304 	and.w	r3, r3, #4
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018f6:	f107 0210 	add.w	r2, r7, #16
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4611      	mov	r1, r2
 8001900:	4618      	mov	r0, r3
 8001902:	f001 fdb9 	bl	8003478 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001906:	6a3b      	ldr	r3, [r7, #32]
 8001908:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800190a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800190c:	2b00      	cmp	r3, #0
 800190e:	d103      	bne.n	8001918 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001910:	f001 fd8a 	bl	8003428 <HAL_RCC_GetPCLK1Freq>
 8001914:	6378      	str	r0, [r7, #52]	; 0x34
 8001916:	e004      	b.n	8001922 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001918:	f001 fd86 	bl	8003428 <HAL_RCC_GetPCLK1Freq>
 800191c:	4603      	mov	r3, r0
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001924:	4a23      	ldr	r2, [pc, #140]	; (80019b4 <HAL_InitTick+0xec>)
 8001926:	fba2 2303 	umull	r2, r3, r2, r3
 800192a:	0c9b      	lsrs	r3, r3, #18
 800192c:	3b01      	subs	r3, #1
 800192e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001930:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <HAL_InitTick+0xf0>)
 8001932:	4a22      	ldr	r2, [pc, #136]	; (80019bc <HAL_InitTick+0xf4>)
 8001934:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001936:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <HAL_InitTick+0xf0>)
 8001938:	f240 32e7 	movw	r2, #999	; 0x3e7
 800193c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800193e:	4a1e      	ldr	r2, [pc, #120]	; (80019b8 <HAL_InitTick+0xf0>)
 8001940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001942:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001944:	4b1c      	ldr	r3, [pc, #112]	; (80019b8 <HAL_InitTick+0xf0>)
 8001946:	2200      	movs	r2, #0
 8001948:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194a:	4b1b      	ldr	r3, [pc, #108]	; (80019b8 <HAL_InitTick+0xf0>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <HAL_InitTick+0xf0>)
 8001952:	2200      	movs	r2, #0
 8001954:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001956:	4818      	ldr	r0, [pc, #96]	; (80019b8 <HAL_InitTick+0xf0>)
 8001958:	f001 fe92 	bl	8003680 <HAL_TIM_Base_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001962:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001966:	2b00      	cmp	r3, #0
 8001968:	d11b      	bne.n	80019a2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800196a:	4813      	ldr	r0, [pc, #76]	; (80019b8 <HAL_InitTick+0xf0>)
 800196c:	f001 fed8 	bl	8003720 <HAL_TIM_Base_Start_IT>
 8001970:	4603      	mov	r3, r0
 8001972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001976:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800197a:	2b00      	cmp	r3, #0
 800197c:	d111      	bne.n	80019a2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800197e:	201e      	movs	r0, #30
 8001980:	f000 fdfd 	bl	800257e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b0f      	cmp	r3, #15
 8001988:	d808      	bhi.n	800199c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800198a:	2200      	movs	r2, #0
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	201e      	movs	r0, #30
 8001990:	f000 fdd9 	bl	8002546 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001994:	4a0a      	ldr	r2, [pc, #40]	; (80019c0 <HAL_InitTick+0xf8>)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	e002      	b.n	80019a2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3738      	adds	r7, #56	; 0x38
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000
 80019b4:	431bde83 	.word	0x431bde83
 80019b8:	2000158c 	.word	0x2000158c
 80019bc:	40000800 	.word	0x40000800
 80019c0:	20000004 	.word	0x20000004

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <NMI_Handler+0x4>

080019ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
	...

080019f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <DMA1_Channel1_IRQHandler+0x10>)
 80019f6:	f000 fe8b 	bl	8002710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200005b0 	.word	0x200005b0

08001a04 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001a08:	4802      	ldr	r0, [pc, #8]	; (8001a14 <DMA1_Channel2_IRQHandler+0x10>)
 8001a0a:	f000 fe81 	bl	8002710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200006cc 	.word	0x200006cc

08001a18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a1c:	4802      	ldr	r0, [pc, #8]	; (8001a28 <TIM3_IRQHandler+0x10>)
 8001a1e:	f002 fac1 	bl	8003fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20000684 	.word	0x20000684

08001a2c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a30:	4802      	ldr	r0, [pc, #8]	; (8001a3c <TIM4_IRQHandler+0x10>)
 8001a32:	f002 fab7 	bl	8003fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	2000158c 	.word	0x2000158c

08001a40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return 1;
 8001a44:	2301      	movs	r3, #1
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr

08001a4e <_kill>:

int _kill(int pid, int sig)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a58:	f005 f802 	bl	8006a60 <__errno>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2216      	movs	r2, #22
 8001a60:	601a      	str	r2, [r3, #0]
  return -1;
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_exit>:

void _exit (int status)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a76:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffe7 	bl	8001a4e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a80:	e7fe      	b.n	8001a80 <_exit+0x12>

08001a82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	60f8      	str	r0, [r7, #12]
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	e00a      	b.n	8001aaa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a94:	f3af 8000 	nop.w
 8001a98:	4601      	mov	r1, r0
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	60ba      	str	r2, [r7, #8]
 8001aa0:	b2ca      	uxtb	r2, r1
 8001aa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	dbf0      	blt.n	8001a94 <_read+0x12>
  }

  return len;
 8001ab2:	687b      	ldr	r3, [r7, #4]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <_close>:
  }
  return len;
}

int _close(int file)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	b083      	sub	sp, #12
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
 8001ada:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ae2:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <_isatty>:

int _isatty(int file)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b24:	4a14      	ldr	r2, [pc, #80]	; (8001b78 <_sbrk+0x5c>)
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <_sbrk+0x60>)
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b30:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <_sbrk+0x64>)
 8001b3a:	4a12      	ldr	r2, [pc, #72]	; (8001b84 <_sbrk+0x68>)
 8001b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <_sbrk+0x64>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d207      	bcs.n	8001b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b4c:	f004 ff88 	bl	8006a60 <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	220c      	movs	r2, #12
 8001b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b5a:	e009      	b.n	8001b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b62:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a05      	ldr	r2, [pc, #20]	; (8001b80 <_sbrk+0x64>)
 8001b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20005000 	.word	0x20005000
 8001b7c:	00000400 	.word	0x00000400
 8001b80:	200015d4 	.word	0x200015d4
 8001b84:	20002338 	.word	0x20002338

08001b88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b94:	480c      	ldr	r0, [pc, #48]	; (8001bc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b96:	490d      	ldr	r1, [pc, #52]	; (8001bcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b98:	4a0d      	ldr	r2, [pc, #52]	; (8001bd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b9c:	e002      	b.n	8001ba4 <LoopCopyDataInit>

08001b9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ba2:	3304      	adds	r3, #4

08001ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ba6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ba8:	d3f9      	bcc.n	8001b9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001baa:	4a0a      	ldr	r2, [pc, #40]	; (8001bd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bac:	4c0a      	ldr	r4, [pc, #40]	; (8001bd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb0:	e001      	b.n	8001bb6 <LoopFillZerobss>

08001bb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb4:	3204      	adds	r2, #4

08001bb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bb8:	d3fb      	bcc.n	8001bb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bba:	f7ff ffe5 	bl	8001b88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bbe:	f005 f84b 	bl	8006c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bc2:	f7ff f999 	bl	8000ef8 <main>
  bx lr
 8001bc6:	4770      	bx	lr
  ldr r0, =_sdata
 8001bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bcc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001bd0:	08009f2c 	.word	0x08009f2c
  ldr r2, =_sbss
 8001bd4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001bd8:	20002338 	.word	0x20002338

08001bdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bdc:	e7fe      	b.n	8001bdc <ADC1_2_IRQHandler>
	...

08001be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <HAL_Init+0x28>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a07      	ldr	r2, [pc, #28]	; (8001c08 <HAL_Init+0x28>)
 8001bea:	f043 0310 	orr.w	r3, r3, #16
 8001bee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf0:	2003      	movs	r0, #3
 8001bf2:	f000 fc9d 	bl	8002530 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf6:	200f      	movs	r0, #15
 8001bf8:	f7ff fe66 	bl	80018c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bfc:	f7ff fca2 	bl	8001544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40022000 	.word	0x40022000

08001c0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c10:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <HAL_IncTick+0x1c>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <HAL_IncTick+0x20>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a03      	ldr	r2, [pc, #12]	; (8001c2c <HAL_IncTick+0x20>)
 8001c1e:	6013      	str	r3, [r2, #0]
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	20000008 	.word	0x20000008
 8001c2c:	200015d8 	.word	0x200015d8

08001c30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  return uwTick;
 8001c34:	4b02      	ldr	r3, [pc, #8]	; (8001c40 <HAL_GetTick+0x10>)
 8001c36:	681b      	ldr	r3, [r3, #0]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr
 8001c40:	200015d8 	.word	0x200015d8

08001c44 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e0be      	b.n	8001de4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d109      	bne.n	8001c88 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7ff fc96 	bl	80015b4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 faff 	bl	800228c <ADC_ConversionStop_Disable>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c96:	f003 0310 	and.w	r3, r3, #16
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f040 8099 	bne.w	8001dd2 <HAL_ADC_Init+0x18e>
 8001ca0:	7dfb      	ldrb	r3, [r7, #23]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f040 8095 	bne.w	8001dd2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cb0:	f023 0302 	bic.w	r3, r3, #2
 8001cb4:	f043 0202 	orr.w	r2, r3, #2
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cc4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	7b1b      	ldrb	r3, [r3, #12]
 8001cca:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ccc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cdc:	d003      	beq.n	8001ce6 <HAL_ADC_Init+0xa2>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d102      	bne.n	8001cec <HAL_ADC_Init+0xa8>
 8001ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cea:	e000      	b.n	8001cee <HAL_ADC_Init+0xaa>
 8001cec:	2300      	movs	r3, #0
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	7d1b      	ldrb	r3, [r3, #20]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d119      	bne.n	8001d30 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	7b1b      	ldrb	r3, [r3, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d109      	bne.n	8001d18 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	035a      	lsls	r2, r3, #13
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	e00b      	b.n	8001d30 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1c:	f043 0220 	orr.w	r2, r3, #32
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d28:	f043 0201 	orr.w	r2, r3, #1
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	4b28      	ldr	r3, [pc, #160]	; (8001dec <HAL_ADC_Init+0x1a8>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6812      	ldr	r2, [r2, #0]
 8001d52:	68b9      	ldr	r1, [r7, #8]
 8001d54:	430b      	orrs	r3, r1
 8001d56:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d60:	d003      	beq.n	8001d6a <HAL_ADC_Init+0x126>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d104      	bne.n	8001d74 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	051b      	lsls	r3, r3, #20
 8001d72:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	430a      	orrs	r2, r1
 8001d86:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689a      	ldr	r2, [r3, #8]
 8001d8e:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <HAL_ADC_Init+0x1ac>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d10b      	bne.n	8001db0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da2:	f023 0303 	bic.w	r3, r3, #3
 8001da6:	f043 0201 	orr.w	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dae:	e018      	b.n	8001de2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db4:	f023 0312 	bic.w	r3, r3, #18
 8001db8:	f043 0210 	orr.w	r2, r3, #16
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc4:	f043 0201 	orr.w	r2, r3, #1
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dd0:	e007      	b.n	8001de2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd6:	f043 0210 	orr.w	r2, r3, #16
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	ffe1f7fd 	.word	0xffe1f7fd
 8001df0:	ff1f0efe 	.word	0xff1f0efe

08001df4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a64      	ldr	r2, [pc, #400]	; (8001f9c <HAL_ADC_Start_DMA+0x1a8>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d004      	beq.n	8001e18 <HAL_ADC_Start_DMA+0x24>
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a63      	ldr	r2, [pc, #396]	; (8001fa0 <HAL_ADC_Start_DMA+0x1ac>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d106      	bne.n	8001e26 <HAL_ADC_Start_DMA+0x32>
 8001e18:	4b60      	ldr	r3, [pc, #384]	; (8001f9c <HAL_ADC_Start_DMA+0x1a8>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f040 80b3 	bne.w	8001f8c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_Start_DMA+0x40>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e0ae      	b.n	8001f92 <HAL_ADC_Start_DMA+0x19e>
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f000 f9cb 	bl	80021d8 <ADC_Enable>
 8001e42:	4603      	mov	r3, r0
 8001e44:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e46:	7dfb      	ldrb	r3, [r7, #23]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f040 809a 	bne.w	8001f82 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e52:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e56:	f023 0301 	bic.w	r3, r3, #1
 8001e5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a4e      	ldr	r2, [pc, #312]	; (8001fa0 <HAL_ADC_Start_DMA+0x1ac>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d105      	bne.n	8001e78 <HAL_ADC_Start_DMA+0x84>
 8001e6c:	4b4b      	ldr	r3, [pc, #300]	; (8001f9c <HAL_ADC_Start_DMA+0x1a8>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d115      	bne.n	8001ea4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d026      	beq.n	8001ee0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e96:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e9a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ea2:	e01d      	b.n	8001ee0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a39      	ldr	r2, [pc, #228]	; (8001f9c <HAL_ADC_Start_DMA+0x1a8>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d004      	beq.n	8001ec4 <HAL_ADC_Start_DMA+0xd0>
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a38      	ldr	r2, [pc, #224]	; (8001fa0 <HAL_ADC_Start_DMA+0x1ac>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d10d      	bne.n	8001ee0 <HAL_ADC_Start_DMA+0xec>
 8001ec4:	4b35      	ldr	r3, [pc, #212]	; (8001f9c <HAL_ADC_Start_DMA+0x1a8>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d007      	beq.n	8001ee0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ed8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d006      	beq.n	8001efa <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef0:	f023 0206 	bic.w	r2, r3, #6
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ef8:	e002      	b.n	8001f00 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2200      	movs	r2, #0
 8001efe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2200      	movs	r2, #0
 8001f04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	4a25      	ldr	r2, [pc, #148]	; (8001fa4 <HAL_ADC_Start_DMA+0x1b0>)
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	4a24      	ldr	r2, [pc, #144]	; (8001fa8 <HAL_ADC_Start_DMA+0x1b4>)
 8001f16:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	4a23      	ldr	r2, [pc, #140]	; (8001fac <HAL_ADC_Start_DMA+0x1b8>)
 8001f1e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f06f 0202 	mvn.w	r2, #2
 8001f28:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f38:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6a18      	ldr	r0, [r3, #32]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	334c      	adds	r3, #76	; 0x4c
 8001f44:	4619      	mov	r1, r3
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f000 fb81 	bl	8002650 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001f58:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001f5c:	d108      	bne.n	8001f70 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001f6c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001f6e:	e00f      	b.n	8001f90 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001f7e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001f80:	e006      	b.n	8001f90 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001f8a:	e001      	b.n	8001f90 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f90:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40012400 	.word	0x40012400
 8001fa0:	40012800 	.word	0x40012800
 8001fa4:	0800230f 	.word	0x0800230f
 8001fa8:	0800238b 	.word	0x0800238b
 8001fac:	080023a7 	.word	0x080023a7

08001fb0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr

08001fc2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr
	...

08001fe8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002000:	2b01      	cmp	r3, #1
 8002002:	d101      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x20>
 8002004:	2302      	movs	r3, #2
 8002006:	e0dc      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1da>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b06      	cmp	r3, #6
 8002016:	d81c      	bhi.n	8002052 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	3b05      	subs	r3, #5
 800202a:	221f      	movs	r2, #31
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	4019      	ands	r1, r3
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	6818      	ldr	r0, [r3, #0]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	3b05      	subs	r3, #5
 8002044:	fa00 f203 	lsl.w	r2, r0, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	635a      	str	r2, [r3, #52]	; 0x34
 8002050:	e03c      	b.n	80020cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	2b0c      	cmp	r3, #12
 8002058:	d81c      	bhi.n	8002094 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685a      	ldr	r2, [r3, #4]
 8002064:	4613      	mov	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	3b23      	subs	r3, #35	; 0x23
 800206c:	221f      	movs	r2, #31
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	4019      	ands	r1, r3
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	6818      	ldr	r0, [r3, #0]
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	3b23      	subs	r3, #35	; 0x23
 8002086:	fa00 f203 	lsl.w	r2, r0, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	631a      	str	r2, [r3, #48]	; 0x30
 8002092:	e01b      	b.n	80020cc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	3b41      	subs	r3, #65	; 0x41
 80020a6:	221f      	movs	r2, #31
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	43db      	mvns	r3, r3
 80020ae:	4019      	ands	r1, r3
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	6818      	ldr	r0, [r3, #0]
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	3b41      	subs	r3, #65	; 0x41
 80020c0:	fa00 f203 	lsl.w	r2, r0, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b09      	cmp	r3, #9
 80020d2:	d91c      	bls.n	800210e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68d9      	ldr	r1, [r3, #12]
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4613      	mov	r3, r2
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	4413      	add	r3, r2
 80020e4:	3b1e      	subs	r3, #30
 80020e6:	2207      	movs	r2, #7
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	4019      	ands	r1, r3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	6898      	ldr	r0, [r3, #8]
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4613      	mov	r3, r2
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	4413      	add	r3, r2
 80020fe:	3b1e      	subs	r3, #30
 8002100:	fa00 f203 	lsl.w	r2, r0, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	e019      	b.n	8002142 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6919      	ldr	r1, [r3, #16]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4613      	mov	r3, r2
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	4413      	add	r3, r2
 800211e:	2207      	movs	r2, #7
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	4019      	ands	r1, r3
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	6898      	ldr	r0, [r3, #8]
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4613      	mov	r3, r2
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	4413      	add	r3, r2
 8002136:	fa00 f203 	lsl.w	r2, r0, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	430a      	orrs	r2, r1
 8002140:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2b10      	cmp	r3, #16
 8002148:	d003      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800214e:	2b11      	cmp	r3, #17
 8002150:	d132      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a1d      	ldr	r2, [pc, #116]	; (80021cc <HAL_ADC_ConfigChannel+0x1e4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d125      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d126      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002178:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b10      	cmp	r3, #16
 8002180:	d11a      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002182:	4b13      	ldr	r3, [pc, #76]	; (80021d0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a13      	ldr	r2, [pc, #76]	; (80021d4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002188:	fba2 2303 	umull	r2, r3, r2, r3
 800218c:	0c9a      	lsrs	r2, r3, #18
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002198:	e002      	b.n	80021a0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	3b01      	subs	r3, #1
 800219e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f9      	bne.n	800219a <HAL_ADC_ConfigChannel+0x1b2>
 80021a6:	e007      	b.n	80021b8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ac:	f043 0220 	orr.w	r2, r3, #32
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	40012400 	.word	0x40012400
 80021d0:	20000000 	.word	0x20000000
 80021d4:	431bde83 	.word	0x431bde83

080021d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d040      	beq.n	8002278 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002206:	4b1f      	ldr	r3, [pc, #124]	; (8002284 <ADC_Enable+0xac>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a1f      	ldr	r2, [pc, #124]	; (8002288 <ADC_Enable+0xb0>)
 800220c:	fba2 2303 	umull	r2, r3, r2, r3
 8002210:	0c9b      	lsrs	r3, r3, #18
 8002212:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002214:	e002      	b.n	800221c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	3b01      	subs	r3, #1
 800221a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1f9      	bne.n	8002216 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002222:	f7ff fd05 	bl	8001c30 <HAL_GetTick>
 8002226:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002228:	e01f      	b.n	800226a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800222a:	f7ff fd01 	bl	8001c30 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d918      	bls.n	800226a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b01      	cmp	r3, #1
 8002244:	d011      	beq.n	800226a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224a:	f043 0210 	orr.w	r2, r3, #16
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002256:	f043 0201 	orr.w	r2, r3, #1
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e007      	b.n	800227a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	d1d8      	bne.n	800222a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000000 	.word	0x20000000
 8002288:	431bde83 	.word	0x431bde83

0800228c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d12e      	bne.n	8002304 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0201 	bic.w	r2, r2, #1
 80022b4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80022b6:	f7ff fcbb 	bl	8001c30 <HAL_GetTick>
 80022ba:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022bc:	e01b      	b.n	80022f6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022be:	f7ff fcb7 	bl	8001c30 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d914      	bls.n	80022f6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d10d      	bne.n	80022f6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022de:	f043 0210 	orr.w	r2, r3, #16
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ea:	f043 0201 	orr.w	r2, r3, #1
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e007      	b.n	8002306 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d0dc      	beq.n	80022be <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b084      	sub	sp, #16
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002320:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002324:	2b00      	cmp	r3, #0
 8002326:	d127      	bne.n	8002378 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800233e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002342:	d115      	bne.n	8002370 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002348:	2b00      	cmp	r3, #0
 800234a:	d111      	bne.n	8002370 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d105      	bne.n	8002370 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002368:	f043 0201 	orr.w	r2, r3, #1
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f7ff fe1d 	bl	8001fb0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002376:	e004      	b.n	8002382 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	4798      	blx	r3
}
 8002382:	bf00      	nop
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b084      	sub	sp, #16
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002396:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f7ff fe12 	bl	8001fc2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c4:	f043 0204 	orr.w	r2, r3, #4
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f7ff fe01 	bl	8001fd4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023d2:	bf00      	nop
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
	...

080023dc <__NVIC_SetPriorityGrouping>:
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f8:	4013      	ands	r3, r2
 80023fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002404:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800240c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800240e:	4a04      	ldr	r2, [pc, #16]	; (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	60d3      	str	r3, [r2, #12]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_GetPriorityGrouping>:
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002428:	4b04      	ldr	r3, [pc, #16]	; (800243c <__NVIC_GetPriorityGrouping+0x18>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	0a1b      	lsrs	r3, r3, #8
 800242e:	f003 0307 	and.w	r3, r3, #7
}
 8002432:	4618      	mov	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <__NVIC_EnableIRQ>:
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	2b00      	cmp	r3, #0
 8002450:	db0b      	blt.n	800246a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	f003 021f 	and.w	r2, r3, #31
 8002458:	4906      	ldr	r1, [pc, #24]	; (8002474 <__NVIC_EnableIRQ+0x34>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	095b      	lsrs	r3, r3, #5
 8002460:	2001      	movs	r0, #1
 8002462:	fa00 f202 	lsl.w	r2, r0, r2
 8002466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	e000e100 	.word	0xe000e100

08002478 <__NVIC_SetPriority>:
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	6039      	str	r1, [r7, #0]
 8002482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002488:	2b00      	cmp	r3, #0
 800248a:	db0a      	blt.n	80024a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	b2da      	uxtb	r2, r3
 8002490:	490c      	ldr	r1, [pc, #48]	; (80024c4 <__NVIC_SetPriority+0x4c>)
 8002492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002496:	0112      	lsls	r2, r2, #4
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	440b      	add	r3, r1
 800249c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024a0:	e00a      	b.n	80024b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4908      	ldr	r1, [pc, #32]	; (80024c8 <__NVIC_SetPriority+0x50>)
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	3b04      	subs	r3, #4
 80024b0:	0112      	lsls	r2, r2, #4
 80024b2:	b2d2      	uxtb	r2, r2
 80024b4:	440b      	add	r3, r1
 80024b6:	761a      	strb	r2, [r3, #24]
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	e000e100 	.word	0xe000e100
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <NVIC_EncodePriority>:
{
 80024cc:	b480      	push	{r7}
 80024ce:	b089      	sub	sp, #36	; 0x24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	f1c3 0307 	rsb	r3, r3, #7
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	bf28      	it	cs
 80024ea:	2304      	movcs	r3, #4
 80024ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	3304      	adds	r3, #4
 80024f2:	2b06      	cmp	r3, #6
 80024f4:	d902      	bls.n	80024fc <NVIC_EncodePriority+0x30>
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	3b03      	subs	r3, #3
 80024fa:	e000      	b.n	80024fe <NVIC_EncodePriority+0x32>
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002500:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	43da      	mvns	r2, r3
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	401a      	ands	r2, r3
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002514:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	fa01 f303 	lsl.w	r3, r1, r3
 800251e:	43d9      	mvns	r1, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002524:	4313      	orrs	r3, r2
}
 8002526:	4618      	mov	r0, r3
 8002528:	3724      	adds	r7, #36	; 0x24
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ff4f 	bl	80023dc <__NVIC_SetPriorityGrouping>
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002546:	b580      	push	{r7, lr}
 8002548:	b086      	sub	sp, #24
 800254a:	af00      	add	r7, sp, #0
 800254c:	4603      	mov	r3, r0
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
 8002552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002558:	f7ff ff64 	bl	8002424 <__NVIC_GetPriorityGrouping>
 800255c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	6978      	ldr	r0, [r7, #20]
 8002564:	f7ff ffb2 	bl	80024cc <NVIC_EncodePriority>
 8002568:	4602      	mov	r2, r0
 800256a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256e:	4611      	mov	r1, r2
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ff81 	bl	8002478 <__NVIC_SetPriority>
}
 8002576:	bf00      	nop
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ff57 	bl	8002440 <__NVIC_EnableIRQ>
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e043      	b.n	800263a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	461a      	mov	r2, r3
 80025b8:	4b22      	ldr	r3, [pc, #136]	; (8002644 <HAL_DMA_Init+0xa8>)
 80025ba:	4413      	add	r3, r2
 80025bc:	4a22      	ldr	r2, [pc, #136]	; (8002648 <HAL_DMA_Init+0xac>)
 80025be:	fba2 2303 	umull	r2, r3, r2, r3
 80025c2:	091b      	lsrs	r3, r3, #4
 80025c4:	009a      	lsls	r2, r3, #2
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a1f      	ldr	r2, [pc, #124]	; (800264c <HAL_DMA_Init+0xb0>)
 80025ce:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2202      	movs	r2, #2
 80025d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025e6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80025ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80025f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002600:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800260c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	4313      	orrs	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	bffdfff8 	.word	0xbffdfff8
 8002648:	cccccccd 	.word	0xcccccccd
 800264c:	40020000 	.word	0x40020000

08002650 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800265e:	2300      	movs	r3, #0
 8002660:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d101      	bne.n	8002670 <HAL_DMA_Start_IT+0x20>
 800266c:	2302      	movs	r3, #2
 800266e:	e04a      	b.n	8002706 <HAL_DMA_Start_IT+0xb6>
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800267e:	2b01      	cmp	r3, #1
 8002680:	d13a      	bne.n	80026f8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2202      	movs	r2, #2
 8002686:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0201 	bic.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f938 	bl	800291c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d008      	beq.n	80026c6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 020e 	orr.w	r2, r2, #14
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	e00f      	b.n	80026e6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0204 	bic.w	r2, r2, #4
 80026d4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 020a 	orr.w	r2, r2, #10
 80026e4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f042 0201 	orr.w	r2, r2, #1
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	e005      	b.n	8002704 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002700:	2302      	movs	r3, #2
 8002702:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002704:	7dfb      	ldrb	r3, [r7, #23]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	2204      	movs	r2, #4
 800272e:	409a      	lsls	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4013      	ands	r3, r2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d04f      	beq.n	80027d8 <HAL_DMA_IRQHandler+0xc8>
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	2b00      	cmp	r3, #0
 8002740:	d04a      	beq.n	80027d8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b00      	cmp	r3, #0
 800274e:	d107      	bne.n	8002760 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0204 	bic.w	r2, r2, #4
 800275e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a66      	ldr	r2, [pc, #408]	; (8002900 <HAL_DMA_IRQHandler+0x1f0>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d029      	beq.n	80027be <HAL_DMA_IRQHandler+0xae>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a65      	ldr	r2, [pc, #404]	; (8002904 <HAL_DMA_IRQHandler+0x1f4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d022      	beq.n	80027ba <HAL_DMA_IRQHandler+0xaa>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a63      	ldr	r2, [pc, #396]	; (8002908 <HAL_DMA_IRQHandler+0x1f8>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d01a      	beq.n	80027b4 <HAL_DMA_IRQHandler+0xa4>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a62      	ldr	r2, [pc, #392]	; (800290c <HAL_DMA_IRQHandler+0x1fc>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d012      	beq.n	80027ae <HAL_DMA_IRQHandler+0x9e>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a60      	ldr	r2, [pc, #384]	; (8002910 <HAL_DMA_IRQHandler+0x200>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d00a      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x98>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a5f      	ldr	r2, [pc, #380]	; (8002914 <HAL_DMA_IRQHandler+0x204>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d102      	bne.n	80027a2 <HAL_DMA_IRQHandler+0x92>
 800279c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027a0:	e00e      	b.n	80027c0 <HAL_DMA_IRQHandler+0xb0>
 80027a2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80027a6:	e00b      	b.n	80027c0 <HAL_DMA_IRQHandler+0xb0>
 80027a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80027ac:	e008      	b.n	80027c0 <HAL_DMA_IRQHandler+0xb0>
 80027ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027b2:	e005      	b.n	80027c0 <HAL_DMA_IRQHandler+0xb0>
 80027b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027b8:	e002      	b.n	80027c0 <HAL_DMA_IRQHandler+0xb0>
 80027ba:	2340      	movs	r3, #64	; 0x40
 80027bc:	e000      	b.n	80027c0 <HAL_DMA_IRQHandler+0xb0>
 80027be:	2304      	movs	r3, #4
 80027c0:	4a55      	ldr	r2, [pc, #340]	; (8002918 <HAL_DMA_IRQHandler+0x208>)
 80027c2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 8094 	beq.w	80028f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80027d6:	e08e      	b.n	80028f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	2202      	movs	r2, #2
 80027de:	409a      	lsls	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	4013      	ands	r3, r2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d056      	beq.n	8002896 <HAL_DMA_IRQHandler+0x186>
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d051      	beq.n	8002896 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0320 	and.w	r3, r3, #32
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d10b      	bne.n	8002818 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 020a 	bic.w	r2, r2, #10
 800280e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a38      	ldr	r2, [pc, #224]	; (8002900 <HAL_DMA_IRQHandler+0x1f0>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d029      	beq.n	8002876 <HAL_DMA_IRQHandler+0x166>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a37      	ldr	r2, [pc, #220]	; (8002904 <HAL_DMA_IRQHandler+0x1f4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d022      	beq.n	8002872 <HAL_DMA_IRQHandler+0x162>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a35      	ldr	r2, [pc, #212]	; (8002908 <HAL_DMA_IRQHandler+0x1f8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d01a      	beq.n	800286c <HAL_DMA_IRQHandler+0x15c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a34      	ldr	r2, [pc, #208]	; (800290c <HAL_DMA_IRQHandler+0x1fc>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d012      	beq.n	8002866 <HAL_DMA_IRQHandler+0x156>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a32      	ldr	r2, [pc, #200]	; (8002910 <HAL_DMA_IRQHandler+0x200>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00a      	beq.n	8002860 <HAL_DMA_IRQHandler+0x150>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a31      	ldr	r2, [pc, #196]	; (8002914 <HAL_DMA_IRQHandler+0x204>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d102      	bne.n	800285a <HAL_DMA_IRQHandler+0x14a>
 8002854:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002858:	e00e      	b.n	8002878 <HAL_DMA_IRQHandler+0x168>
 800285a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800285e:	e00b      	b.n	8002878 <HAL_DMA_IRQHandler+0x168>
 8002860:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002864:	e008      	b.n	8002878 <HAL_DMA_IRQHandler+0x168>
 8002866:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800286a:	e005      	b.n	8002878 <HAL_DMA_IRQHandler+0x168>
 800286c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002870:	e002      	b.n	8002878 <HAL_DMA_IRQHandler+0x168>
 8002872:	2320      	movs	r3, #32
 8002874:	e000      	b.n	8002878 <HAL_DMA_IRQHandler+0x168>
 8002876:	2302      	movs	r3, #2
 8002878:	4a27      	ldr	r2, [pc, #156]	; (8002918 <HAL_DMA_IRQHandler+0x208>)
 800287a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002888:	2b00      	cmp	r3, #0
 800288a:	d034      	beq.n	80028f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002894:	e02f      	b.n	80028f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	2208      	movs	r2, #8
 800289c:	409a      	lsls	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	4013      	ands	r3, r2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d028      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x1e8>
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	f003 0308 	and.w	r3, r3, #8
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d023      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 020e 	bic.w	r2, r2, #14
 80028be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c8:	2101      	movs	r1, #1
 80028ca:	fa01 f202 	lsl.w	r2, r1, r2
 80028ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d004      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	4798      	blx	r3
    }
  }
  return;
 80028f6:	bf00      	nop
 80028f8:	bf00      	nop
}
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40020008 	.word	0x40020008
 8002904:	4002001c 	.word	0x4002001c
 8002908:	40020030 	.word	0x40020030
 800290c:	40020044 	.word	0x40020044
 8002910:	40020058 	.word	0x40020058
 8002914:	4002006c 	.word	0x4002006c
 8002918:	40020000 	.word	0x40020000

0800291c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
 8002928:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002932:	2101      	movs	r1, #1
 8002934:	fa01 f202 	lsl.w	r2, r1, r2
 8002938:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b10      	cmp	r3, #16
 8002948:	d108      	bne.n	800295c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800295a:	e007      	b.n	800296c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	60da      	str	r2, [r3, #12]
}
 800296c:	bf00      	nop
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr
	...

08002978 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002978:	b480      	push	{r7}
 800297a:	b08b      	sub	sp, #44	; 0x2c
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002982:	2300      	movs	r3, #0
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002986:	2300      	movs	r3, #0
 8002988:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800298a:	e169      	b.n	8002c60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800298c:	2201      	movs	r2, #1
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	69fa      	ldr	r2, [r7, #28]
 800299c:	4013      	ands	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	f040 8158 	bne.w	8002c5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	4a9a      	ldr	r2, [pc, #616]	; (8002c18 <HAL_GPIO_Init+0x2a0>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d05e      	beq.n	8002a72 <HAL_GPIO_Init+0xfa>
 80029b4:	4a98      	ldr	r2, [pc, #608]	; (8002c18 <HAL_GPIO_Init+0x2a0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d875      	bhi.n	8002aa6 <HAL_GPIO_Init+0x12e>
 80029ba:	4a98      	ldr	r2, [pc, #608]	; (8002c1c <HAL_GPIO_Init+0x2a4>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d058      	beq.n	8002a72 <HAL_GPIO_Init+0xfa>
 80029c0:	4a96      	ldr	r2, [pc, #600]	; (8002c1c <HAL_GPIO_Init+0x2a4>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d86f      	bhi.n	8002aa6 <HAL_GPIO_Init+0x12e>
 80029c6:	4a96      	ldr	r2, [pc, #600]	; (8002c20 <HAL_GPIO_Init+0x2a8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d052      	beq.n	8002a72 <HAL_GPIO_Init+0xfa>
 80029cc:	4a94      	ldr	r2, [pc, #592]	; (8002c20 <HAL_GPIO_Init+0x2a8>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d869      	bhi.n	8002aa6 <HAL_GPIO_Init+0x12e>
 80029d2:	4a94      	ldr	r2, [pc, #592]	; (8002c24 <HAL_GPIO_Init+0x2ac>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d04c      	beq.n	8002a72 <HAL_GPIO_Init+0xfa>
 80029d8:	4a92      	ldr	r2, [pc, #584]	; (8002c24 <HAL_GPIO_Init+0x2ac>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d863      	bhi.n	8002aa6 <HAL_GPIO_Init+0x12e>
 80029de:	4a92      	ldr	r2, [pc, #584]	; (8002c28 <HAL_GPIO_Init+0x2b0>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d046      	beq.n	8002a72 <HAL_GPIO_Init+0xfa>
 80029e4:	4a90      	ldr	r2, [pc, #576]	; (8002c28 <HAL_GPIO_Init+0x2b0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d85d      	bhi.n	8002aa6 <HAL_GPIO_Init+0x12e>
 80029ea:	2b12      	cmp	r3, #18
 80029ec:	d82a      	bhi.n	8002a44 <HAL_GPIO_Init+0xcc>
 80029ee:	2b12      	cmp	r3, #18
 80029f0:	d859      	bhi.n	8002aa6 <HAL_GPIO_Init+0x12e>
 80029f2:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <HAL_GPIO_Init+0x80>)
 80029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f8:	08002a73 	.word	0x08002a73
 80029fc:	08002a4d 	.word	0x08002a4d
 8002a00:	08002a5f 	.word	0x08002a5f
 8002a04:	08002aa1 	.word	0x08002aa1
 8002a08:	08002aa7 	.word	0x08002aa7
 8002a0c:	08002aa7 	.word	0x08002aa7
 8002a10:	08002aa7 	.word	0x08002aa7
 8002a14:	08002aa7 	.word	0x08002aa7
 8002a18:	08002aa7 	.word	0x08002aa7
 8002a1c:	08002aa7 	.word	0x08002aa7
 8002a20:	08002aa7 	.word	0x08002aa7
 8002a24:	08002aa7 	.word	0x08002aa7
 8002a28:	08002aa7 	.word	0x08002aa7
 8002a2c:	08002aa7 	.word	0x08002aa7
 8002a30:	08002aa7 	.word	0x08002aa7
 8002a34:	08002aa7 	.word	0x08002aa7
 8002a38:	08002aa7 	.word	0x08002aa7
 8002a3c:	08002a55 	.word	0x08002a55
 8002a40:	08002a69 	.word	0x08002a69
 8002a44:	4a79      	ldr	r2, [pc, #484]	; (8002c2c <HAL_GPIO_Init+0x2b4>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d013      	beq.n	8002a72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a4a:	e02c      	b.n	8002aa6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	623b      	str	r3, [r7, #32]
          break;
 8002a52:	e029      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	3304      	adds	r3, #4
 8002a5a:	623b      	str	r3, [r7, #32]
          break;
 8002a5c:	e024      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	3308      	adds	r3, #8
 8002a64:	623b      	str	r3, [r7, #32]
          break;
 8002a66:	e01f      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	330c      	adds	r3, #12
 8002a6e:	623b      	str	r3, [r7, #32]
          break;
 8002a70:	e01a      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a7a:	2304      	movs	r3, #4
 8002a7c:	623b      	str	r3, [r7, #32]
          break;
 8002a7e:	e013      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d105      	bne.n	8002a94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a88:	2308      	movs	r3, #8
 8002a8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	69fa      	ldr	r2, [r7, #28]
 8002a90:	611a      	str	r2, [r3, #16]
          break;
 8002a92:	e009      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a94:	2308      	movs	r3, #8
 8002a96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69fa      	ldr	r2, [r7, #28]
 8002a9c:	615a      	str	r2, [r3, #20]
          break;
 8002a9e:	e003      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	623b      	str	r3, [r7, #32]
          break;
 8002aa4:	e000      	b.n	8002aa8 <HAL_GPIO_Init+0x130>
          break;
 8002aa6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	2bff      	cmp	r3, #255	; 0xff
 8002aac:	d801      	bhi.n	8002ab2 <HAL_GPIO_Init+0x13a>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	e001      	b.n	8002ab6 <HAL_GPIO_Init+0x13e>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	3304      	adds	r3, #4
 8002ab6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	2bff      	cmp	r3, #255	; 0xff
 8002abc:	d802      	bhi.n	8002ac4 <HAL_GPIO_Init+0x14c>
 8002abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	e002      	b.n	8002aca <HAL_GPIO_Init+0x152>
 8002ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac6:	3b08      	subs	r3, #8
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	210f      	movs	r1, #15
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	401a      	ands	r2, r3
 8002adc:	6a39      	ldr	r1, [r7, #32]
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	f000 80b1 	beq.w	8002c5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002af8:	4b4d      	ldr	r3, [pc, #308]	; (8002c30 <HAL_GPIO_Init+0x2b8>)
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	4a4c      	ldr	r2, [pc, #304]	; (8002c30 <HAL_GPIO_Init+0x2b8>)
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6193      	str	r3, [r2, #24]
 8002b04:	4b4a      	ldr	r3, [pc, #296]	; (8002c30 <HAL_GPIO_Init+0x2b8>)
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	60bb      	str	r3, [r7, #8]
 8002b0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b10:	4a48      	ldr	r2, [pc, #288]	; (8002c34 <HAL_GPIO_Init+0x2bc>)
 8002b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b14:	089b      	lsrs	r3, r3, #2
 8002b16:	3302      	adds	r3, #2
 8002b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	220f      	movs	r2, #15
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	4013      	ands	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a40      	ldr	r2, [pc, #256]	; (8002c38 <HAL_GPIO_Init+0x2c0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d013      	beq.n	8002b64 <HAL_GPIO_Init+0x1ec>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a3f      	ldr	r2, [pc, #252]	; (8002c3c <HAL_GPIO_Init+0x2c4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d00d      	beq.n	8002b60 <HAL_GPIO_Init+0x1e8>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a3e      	ldr	r2, [pc, #248]	; (8002c40 <HAL_GPIO_Init+0x2c8>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d007      	beq.n	8002b5c <HAL_GPIO_Init+0x1e4>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a3d      	ldr	r2, [pc, #244]	; (8002c44 <HAL_GPIO_Init+0x2cc>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d101      	bne.n	8002b58 <HAL_GPIO_Init+0x1e0>
 8002b54:	2303      	movs	r3, #3
 8002b56:	e006      	b.n	8002b66 <HAL_GPIO_Init+0x1ee>
 8002b58:	2304      	movs	r3, #4
 8002b5a:	e004      	b.n	8002b66 <HAL_GPIO_Init+0x1ee>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e002      	b.n	8002b66 <HAL_GPIO_Init+0x1ee>
 8002b60:	2301      	movs	r3, #1
 8002b62:	e000      	b.n	8002b66 <HAL_GPIO_Init+0x1ee>
 8002b64:	2300      	movs	r3, #0
 8002b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b68:	f002 0203 	and.w	r2, r2, #3
 8002b6c:	0092      	lsls	r2, r2, #2
 8002b6e:	4093      	lsls	r3, r2
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b76:	492f      	ldr	r1, [pc, #188]	; (8002c34 <HAL_GPIO_Init+0x2bc>)
 8002b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7a:	089b      	lsrs	r3, r3, #2
 8002b7c:	3302      	adds	r3, #2
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d006      	beq.n	8002b9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b90:	4b2d      	ldr	r3, [pc, #180]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	492c      	ldr	r1, [pc, #176]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	600b      	str	r3, [r1, #0]
 8002b9c:	e006      	b.n	8002bac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b9e:	4b2a      	ldr	r3, [pc, #168]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	4928      	ldr	r1, [pc, #160]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d006      	beq.n	8002bc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002bb8:	4b23      	ldr	r3, [pc, #140]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	4922      	ldr	r1, [pc, #136]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	604b      	str	r3, [r1, #4]
 8002bc4:	e006      	b.n	8002bd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002bc6:	4b20      	ldr	r3, [pc, #128]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	491e      	ldr	r1, [pc, #120]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d006      	beq.n	8002bee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002be0:	4b19      	ldr	r3, [pc, #100]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	4918      	ldr	r1, [pc, #96]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	608b      	str	r3, [r1, #8]
 8002bec:	e006      	b.n	8002bfc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002bee:	4b16      	ldr	r3, [pc, #88]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002bf0:	689a      	ldr	r2, [r3, #8]
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	4914      	ldr	r1, [pc, #80]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d021      	beq.n	8002c4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c08:	4b0f      	ldr	r3, [pc, #60]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	490e      	ldr	r1, [pc, #56]	; (8002c48 <HAL_GPIO_Init+0x2d0>)
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60cb      	str	r3, [r1, #12]
 8002c14:	e021      	b.n	8002c5a <HAL_GPIO_Init+0x2e2>
 8002c16:	bf00      	nop
 8002c18:	10320000 	.word	0x10320000
 8002c1c:	10310000 	.word	0x10310000
 8002c20:	10220000 	.word	0x10220000
 8002c24:	10210000 	.word	0x10210000
 8002c28:	10120000 	.word	0x10120000
 8002c2c:	10110000 	.word	0x10110000
 8002c30:	40021000 	.word	0x40021000
 8002c34:	40010000 	.word	0x40010000
 8002c38:	40010800 	.word	0x40010800
 8002c3c:	40010c00 	.word	0x40010c00
 8002c40:	40011000 	.word	0x40011000
 8002c44:	40011400 	.word	0x40011400
 8002c48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	; (8002c7c <HAL_GPIO_Init+0x304>)
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	43db      	mvns	r3, r3
 8002c54:	4909      	ldr	r1, [pc, #36]	; (8002c7c <HAL_GPIO_Init+0x304>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	fa22 f303 	lsr.w	r3, r2, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f47f ae8e 	bne.w	800298c <HAL_GPIO_Init+0x14>
  }
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	372c      	adds	r7, #44	; 0x2c
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr
 8002c7c:	40010400 	.word	0x40010400

08002c80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e272      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 8087 	beq.w	8002dae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ca0:	4b92      	ldr	r3, [pc, #584]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 030c 	and.w	r3, r3, #12
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d00c      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cac:	4b8f      	ldr	r3, [pc, #572]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 030c 	and.w	r3, r3, #12
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d112      	bne.n	8002cde <HAL_RCC_OscConfig+0x5e>
 8002cb8:	4b8c      	ldr	r3, [pc, #560]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cc4:	d10b      	bne.n	8002cde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc6:	4b89      	ldr	r3, [pc, #548]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d06c      	beq.n	8002dac <HAL_RCC_OscConfig+0x12c>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d168      	bne.n	8002dac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e24c      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce6:	d106      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x76>
 8002ce8:	4b80      	ldr	r3, [pc, #512]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a7f      	ldr	r2, [pc, #508]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	e02e      	b.n	8002d54 <HAL_RCC_OscConfig+0xd4>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x98>
 8002cfe:	4b7b      	ldr	r3, [pc, #492]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a7a      	ldr	r2, [pc, #488]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	4b78      	ldr	r3, [pc, #480]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a77      	ldr	r2, [pc, #476]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	e01d      	b.n	8002d54 <HAL_RCC_OscConfig+0xd4>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d20:	d10c      	bne.n	8002d3c <HAL_RCC_OscConfig+0xbc>
 8002d22:	4b72      	ldr	r3, [pc, #456]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a71      	ldr	r2, [pc, #452]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d2c:	6013      	str	r3, [r2, #0]
 8002d2e:	4b6f      	ldr	r3, [pc, #444]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a6e      	ldr	r2, [pc, #440]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	e00b      	b.n	8002d54 <HAL_RCC_OscConfig+0xd4>
 8002d3c:	4b6b      	ldr	r3, [pc, #428]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a6a      	ldr	r2, [pc, #424]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d46:	6013      	str	r3, [r2, #0]
 8002d48:	4b68      	ldr	r3, [pc, #416]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a67      	ldr	r2, [pc, #412]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d013      	beq.n	8002d84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5c:	f7fe ff68 	bl	8001c30 <HAL_GetTick>
 8002d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d62:	e008      	b.n	8002d76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d64:	f7fe ff64 	bl	8001c30 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b64      	cmp	r3, #100	; 0x64
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e200      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d76:	4b5d      	ldr	r3, [pc, #372]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0f0      	beq.n	8002d64 <HAL_RCC_OscConfig+0xe4>
 8002d82:	e014      	b.n	8002dae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d84:	f7fe ff54 	bl	8001c30 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d8c:	f7fe ff50 	bl	8001c30 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b64      	cmp	r3, #100	; 0x64
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e1ec      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9e:	4b53      	ldr	r3, [pc, #332]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f0      	bne.n	8002d8c <HAL_RCC_OscConfig+0x10c>
 8002daa:	e000      	b.n	8002dae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d063      	beq.n	8002e82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dba:	4b4c      	ldr	r3, [pc, #304]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f003 030c 	and.w	r3, r3, #12
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00b      	beq.n	8002dde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002dc6:	4b49      	ldr	r3, [pc, #292]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f003 030c 	and.w	r3, r3, #12
 8002dce:	2b08      	cmp	r3, #8
 8002dd0:	d11c      	bne.n	8002e0c <HAL_RCC_OscConfig+0x18c>
 8002dd2:	4b46      	ldr	r3, [pc, #280]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d116      	bne.n	8002e0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dde:	4b43      	ldr	r3, [pc, #268]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d005      	beq.n	8002df6 <HAL_RCC_OscConfig+0x176>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d001      	beq.n	8002df6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e1c0      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df6:	4b3d      	ldr	r3, [pc, #244]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	4939      	ldr	r1, [pc, #228]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e0a:	e03a      	b.n	8002e82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d020      	beq.n	8002e56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e14:	4b36      	ldr	r3, [pc, #216]	; (8002ef0 <HAL_RCC_OscConfig+0x270>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1a:	f7fe ff09 	bl	8001c30 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e22:	f7fe ff05 	bl	8001c30 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e1a1      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e34:	4b2d      	ldr	r3, [pc, #180]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0f0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e40:	4b2a      	ldr	r3, [pc, #168]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	4927      	ldr	r1, [pc, #156]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	600b      	str	r3, [r1, #0]
 8002e54:	e015      	b.n	8002e82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e56:	4b26      	ldr	r3, [pc, #152]	; (8002ef0 <HAL_RCC_OscConfig+0x270>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5c:	f7fe fee8 	bl	8001c30 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e64:	f7fe fee4 	bl	8001c30 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e180      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e76:	4b1d      	ldr	r3, [pc, #116]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f0      	bne.n	8002e64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d03a      	beq.n	8002f04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d019      	beq.n	8002eca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e96:	4b17      	ldr	r3, [pc, #92]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002e98:	2201      	movs	r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e9c:	f7fe fec8 	bl	8001c30 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea4:	f7fe fec4 	bl	8001c30 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e160      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb6:	4b0d      	ldr	r3, [pc, #52]	; (8002eec <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	f000 fb08 	bl	80034d8 <RCC_Delay>
 8002ec8:	e01c      	b.n	8002f04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eca:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <HAL_RCC_OscConfig+0x274>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed0:	f7fe feae 	bl	8001c30 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed6:	e00f      	b.n	8002ef8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed8:	f7fe feaa 	bl	8001c30 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d908      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e146      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	42420000 	.word	0x42420000
 8002ef4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef8:	4b92      	ldr	r3, [pc, #584]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1e9      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80a6 	beq.w	800305e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f12:	2300      	movs	r3, #0
 8002f14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f16:	4b8b      	ldr	r3, [pc, #556]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f22:	4b88      	ldr	r3, [pc, #544]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	4a87      	ldr	r2, [pc, #540]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f2c:	61d3      	str	r3, [r2, #28]
 8002f2e:	4b85      	ldr	r3, [pc, #532]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f30:	69db      	ldr	r3, [r3, #28]
 8002f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f36:	60bb      	str	r3, [r7, #8]
 8002f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3e:	4b82      	ldr	r3, [pc, #520]	; (8003148 <HAL_RCC_OscConfig+0x4c8>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d118      	bne.n	8002f7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f4a:	4b7f      	ldr	r3, [pc, #508]	; (8003148 <HAL_RCC_OscConfig+0x4c8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a7e      	ldr	r2, [pc, #504]	; (8003148 <HAL_RCC_OscConfig+0x4c8>)
 8002f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f56:	f7fe fe6b 	bl	8001c30 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f5e:	f7fe fe67 	bl	8001c30 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b64      	cmp	r3, #100	; 0x64
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e103      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f70:	4b75      	ldr	r3, [pc, #468]	; (8003148 <HAL_RCC_OscConfig+0x4c8>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0f0      	beq.n	8002f5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d106      	bne.n	8002f92 <HAL_RCC_OscConfig+0x312>
 8002f84:	4b6f      	ldr	r3, [pc, #444]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	4a6e      	ldr	r2, [pc, #440]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f8a:	f043 0301 	orr.w	r3, r3, #1
 8002f8e:	6213      	str	r3, [r2, #32]
 8002f90:	e02d      	b.n	8002fee <HAL_RCC_OscConfig+0x36e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x334>
 8002f9a:	4b6a      	ldr	r3, [pc, #424]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	4a69      	ldr	r2, [pc, #420]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fa0:	f023 0301 	bic.w	r3, r3, #1
 8002fa4:	6213      	str	r3, [r2, #32]
 8002fa6:	4b67      	ldr	r3, [pc, #412]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	4a66      	ldr	r2, [pc, #408]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fac:	f023 0304 	bic.w	r3, r3, #4
 8002fb0:	6213      	str	r3, [r2, #32]
 8002fb2:	e01c      	b.n	8002fee <HAL_RCC_OscConfig+0x36e>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	2b05      	cmp	r3, #5
 8002fba:	d10c      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x356>
 8002fbc:	4b61      	ldr	r3, [pc, #388]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	4a60      	ldr	r2, [pc, #384]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fc2:	f043 0304 	orr.w	r3, r3, #4
 8002fc6:	6213      	str	r3, [r2, #32]
 8002fc8:	4b5e      	ldr	r3, [pc, #376]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	4a5d      	ldr	r2, [pc, #372]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6213      	str	r3, [r2, #32]
 8002fd4:	e00b      	b.n	8002fee <HAL_RCC_OscConfig+0x36e>
 8002fd6:	4b5b      	ldr	r3, [pc, #364]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	4a5a      	ldr	r2, [pc, #360]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	6213      	str	r3, [r2, #32]
 8002fe2:	4b58      	ldr	r3, [pc, #352]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	4a57      	ldr	r2, [pc, #348]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8002fe8:	f023 0304 	bic.w	r3, r3, #4
 8002fec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d015      	beq.n	8003022 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff6:	f7fe fe1b 	bl	8001c30 <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffc:	e00a      	b.n	8003014 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ffe:	f7fe fe17 	bl	8001c30 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	f241 3288 	movw	r2, #5000	; 0x1388
 800300c:	4293      	cmp	r3, r2
 800300e:	d901      	bls.n	8003014 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e0b1      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003014:	4b4b      	ldr	r3, [pc, #300]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d0ee      	beq.n	8002ffe <HAL_RCC_OscConfig+0x37e>
 8003020:	e014      	b.n	800304c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003022:	f7fe fe05 	bl	8001c30 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003028:	e00a      	b.n	8003040 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7fe fe01 	bl	8001c30 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f241 3288 	movw	r2, #5000	; 0x1388
 8003038:	4293      	cmp	r3, r2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e09b      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003040:	4b40      	ldr	r3, [pc, #256]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1ee      	bne.n	800302a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800304c:	7dfb      	ldrb	r3, [r7, #23]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d105      	bne.n	800305e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003052:	4b3c      	ldr	r3, [pc, #240]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	4a3b      	ldr	r2, [pc, #236]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 8003058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 8087 	beq.w	8003176 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003068:	4b36      	ldr	r3, [pc, #216]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f003 030c 	and.w	r3, r3, #12
 8003070:	2b08      	cmp	r3, #8
 8003072:	d061      	beq.n	8003138 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	69db      	ldr	r3, [r3, #28]
 8003078:	2b02      	cmp	r3, #2
 800307a:	d146      	bne.n	800310a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307c:	4b33      	ldr	r3, [pc, #204]	; (800314c <HAL_RCC_OscConfig+0x4cc>)
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003082:	f7fe fdd5 	bl	8001c30 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800308a:	f7fe fdd1 	bl	8001c30 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e06d      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800309c:	4b29      	ldr	r3, [pc, #164]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f0      	bne.n	800308a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030b0:	d108      	bne.n	80030c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030b2:	4b24      	ldr	r3, [pc, #144]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	4921      	ldr	r1, [pc, #132]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c4:	4b1f      	ldr	r3, [pc, #124]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a19      	ldr	r1, [r3, #32]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	430b      	orrs	r3, r1
 80030d6:	491b      	ldr	r1, [pc, #108]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030dc:	4b1b      	ldr	r3, [pc, #108]	; (800314c <HAL_RCC_OscConfig+0x4cc>)
 80030de:	2201      	movs	r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e2:	f7fe fda5 	bl	8001c30 <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030e8:	e008      	b.n	80030fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ea:	f7fe fda1 	bl	8001c30 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e03d      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030fc:	4b11      	ldr	r3, [pc, #68]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0f0      	beq.n	80030ea <HAL_RCC_OscConfig+0x46a>
 8003108:	e035      	b.n	8003176 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800310a:	4b10      	ldr	r3, [pc, #64]	; (800314c <HAL_RCC_OscConfig+0x4cc>)
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003110:	f7fe fd8e 	bl	8001c30 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003118:	f7fe fd8a 	bl	8001c30 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e026      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_RCC_OscConfig+0x4c4>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1f0      	bne.n	8003118 <HAL_RCC_OscConfig+0x498>
 8003136:	e01e      	b.n	8003176 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	69db      	ldr	r3, [r3, #28]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d107      	bne.n	8003150 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e019      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
 8003144:	40021000 	.word	0x40021000
 8003148:	40007000 	.word	0x40007000
 800314c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003150:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <HAL_RCC_OscConfig+0x500>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	429a      	cmp	r2, r3
 8003162:	d106      	bne.n	8003172 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316e:	429a      	cmp	r2, r3
 8003170:	d001      	beq.n	8003176 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40021000 	.word	0x40021000

08003184 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0d0      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003198:	4b6a      	ldr	r3, [pc, #424]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d910      	bls.n	80031c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a6:	4b67      	ldr	r3, [pc, #412]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 0207 	bic.w	r2, r3, #7
 80031ae:	4965      	ldr	r1, [pc, #404]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b6:	4b63      	ldr	r3, [pc, #396]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d001      	beq.n	80031c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0b8      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d020      	beq.n	8003216 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d005      	beq.n	80031ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031e0:	4b59      	ldr	r3, [pc, #356]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	4a58      	ldr	r2, [pc, #352]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 80031e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80031ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031f8:	4b53      	ldr	r3, [pc, #332]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4a52      	ldr	r2, [pc, #328]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003202:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003204:	4b50      	ldr	r3, [pc, #320]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	494d      	ldr	r1, [pc, #308]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003212:	4313      	orrs	r3, r2
 8003214:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d040      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d107      	bne.n	800323a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322a:	4b47      	ldr	r3, [pc, #284]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d115      	bne.n	8003262 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e07f      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d107      	bne.n	8003252 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003242:	4b41      	ldr	r3, [pc, #260]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d109      	bne.n	8003262 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e073      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003252:	4b3d      	ldr	r3, [pc, #244]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d101      	bne.n	8003262 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e06b      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003262:	4b39      	ldr	r3, [pc, #228]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f023 0203 	bic.w	r2, r3, #3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	4936      	ldr	r1, [pc, #216]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003270:	4313      	orrs	r3, r2
 8003272:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003274:	f7fe fcdc 	bl	8001c30 <HAL_GetTick>
 8003278:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327a:	e00a      	b.n	8003292 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800327c:	f7fe fcd8 	bl	8001c30 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	f241 3288 	movw	r2, #5000	; 0x1388
 800328a:	4293      	cmp	r3, r2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e053      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003292:	4b2d      	ldr	r3, [pc, #180]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f003 020c 	and.w	r2, r3, #12
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d1eb      	bne.n	800327c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032a4:	4b27      	ldr	r3, [pc, #156]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d210      	bcs.n	80032d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b2:	4b24      	ldr	r3, [pc, #144]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 0207 	bic.w	r2, r3, #7
 80032ba:	4922      	ldr	r1, [pc, #136]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b20      	ldr	r3, [pc, #128]	; (8003344 <HAL_RCC_ClockConfig+0x1c0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e032      	b.n	800333a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e0:	4b19      	ldr	r3, [pc, #100]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	4916      	ldr	r1, [pc, #88]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032fe:	4b12      	ldr	r3, [pc, #72]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	490e      	ldr	r1, [pc, #56]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 800330e:	4313      	orrs	r3, r2
 8003310:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003312:	f000 f821 	bl	8003358 <HAL_RCC_GetSysClockFreq>
 8003316:	4602      	mov	r2, r0
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_RCC_ClockConfig+0x1c4>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	490a      	ldr	r1, [pc, #40]	; (800334c <HAL_RCC_ClockConfig+0x1c8>)
 8003324:	5ccb      	ldrb	r3, [r1, r3]
 8003326:	fa22 f303 	lsr.w	r3, r2, r3
 800332a:	4a09      	ldr	r2, [pc, #36]	; (8003350 <HAL_RCC_ClockConfig+0x1cc>)
 800332c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800332e:	4b09      	ldr	r3, [pc, #36]	; (8003354 <HAL_RCC_ClockConfig+0x1d0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fac8 	bl	80018c8 <HAL_InitTick>

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40022000 	.word	0x40022000
 8003348:	40021000 	.word	0x40021000
 800334c:	08009b30 	.word	0x08009b30
 8003350:	20000000 	.word	0x20000000
 8003354:	20000004 	.word	0x20000004

08003358 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003358:	b490      	push	{r4, r7}
 800335a:	b08a      	sub	sp, #40	; 0x28
 800335c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800335e:	4b29      	ldr	r3, [pc, #164]	; (8003404 <HAL_RCC_GetSysClockFreq+0xac>)
 8003360:	1d3c      	adds	r4, r7, #4
 8003362:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003364:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003368:	f240 2301 	movw	r3, #513	; 0x201
 800336c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
 8003372:	2300      	movs	r3, #0
 8003374:	61bb      	str	r3, [r7, #24]
 8003376:	2300      	movs	r3, #0
 8003378:	627b      	str	r3, [r7, #36]	; 0x24
 800337a:	2300      	movs	r3, #0
 800337c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003382:	4b21      	ldr	r3, [pc, #132]	; (8003408 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f003 030c 	and.w	r3, r3, #12
 800338e:	2b04      	cmp	r3, #4
 8003390:	d002      	beq.n	8003398 <HAL_RCC_GetSysClockFreq+0x40>
 8003392:	2b08      	cmp	r3, #8
 8003394:	d003      	beq.n	800339e <HAL_RCC_GetSysClockFreq+0x46>
 8003396:	e02b      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003398:	4b1c      	ldr	r3, [pc, #112]	; (800340c <HAL_RCC_GetSysClockFreq+0xb4>)
 800339a:	623b      	str	r3, [r7, #32]
      break;
 800339c:	e02b      	b.n	80033f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	0c9b      	lsrs	r3, r3, #18
 80033a2:	f003 030f 	and.w	r3, r3, #15
 80033a6:	3328      	adds	r3, #40	; 0x28
 80033a8:	443b      	add	r3, r7
 80033aa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80033ae:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d012      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ba:	4b13      	ldr	r3, [pc, #76]	; (8003408 <HAL_RCC_GetSysClockFreq+0xb0>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	0c5b      	lsrs	r3, r3, #17
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	3328      	adds	r3, #40	; 0x28
 80033c6:	443b      	add	r3, r7
 80033c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80033cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	4a0e      	ldr	r2, [pc, #56]	; (800340c <HAL_RCC_GetSysClockFreq+0xb4>)
 80033d2:	fb03 f202 	mul.w	r2, r3, r2
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033dc:	627b      	str	r3, [r7, #36]	; 0x24
 80033de:	e004      	b.n	80033ea <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	4a0b      	ldr	r2, [pc, #44]	; (8003410 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033e4:	fb02 f303 	mul.w	r3, r2, r3
 80033e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	623b      	str	r3, [r7, #32]
      break;
 80033ee:	e002      	b.n	80033f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033f0:	4b06      	ldr	r3, [pc, #24]	; (800340c <HAL_RCC_GetSysClockFreq+0xb4>)
 80033f2:	623b      	str	r3, [r7, #32]
      break;
 80033f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033f6:	6a3b      	ldr	r3, [r7, #32]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3728      	adds	r7, #40	; 0x28
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc90      	pop	{r4, r7}
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	08009b18 	.word	0x08009b18
 8003408:	40021000 	.word	0x40021000
 800340c:	007a1200 	.word	0x007a1200
 8003410:	003d0900 	.word	0x003d0900

08003414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003418:	4b02      	ldr	r3, [pc, #8]	; (8003424 <HAL_RCC_GetHCLKFreq+0x10>)
 800341a:	681b      	ldr	r3, [r3, #0]
}
 800341c:	4618      	mov	r0, r3
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr
 8003424:	20000000 	.word	0x20000000

08003428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800342c:	f7ff fff2 	bl	8003414 <HAL_RCC_GetHCLKFreq>
 8003430:	4602      	mov	r2, r0
 8003432:	4b05      	ldr	r3, [pc, #20]	; (8003448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	0a1b      	lsrs	r3, r3, #8
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	4903      	ldr	r1, [pc, #12]	; (800344c <HAL_RCC_GetPCLK1Freq+0x24>)
 800343e:	5ccb      	ldrb	r3, [r1, r3]
 8003440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003444:	4618      	mov	r0, r3
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40021000 	.word	0x40021000
 800344c:	08009b40 	.word	0x08009b40

08003450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003454:	f7ff ffde 	bl	8003414 <HAL_RCC_GetHCLKFreq>
 8003458:	4602      	mov	r2, r0
 800345a:	4b05      	ldr	r3, [pc, #20]	; (8003470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	0adb      	lsrs	r3, r3, #11
 8003460:	f003 0307 	and.w	r3, r3, #7
 8003464:	4903      	ldr	r1, [pc, #12]	; (8003474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003466:	5ccb      	ldrb	r3, [r1, r3]
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800346c:	4618      	mov	r0, r3
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40021000 	.word	0x40021000
 8003474:	08009b40 	.word	0x08009b40

08003478 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	220f      	movs	r2, #15
 8003486:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003488:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <HAL_RCC_GetClockConfig+0x58>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 0203 	and.w	r2, r3, #3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003494:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <HAL_RCC_GetClockConfig+0x58>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80034a0:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <HAL_RCC_GetClockConfig+0x58>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80034ac:	4b08      	ldr	r3, [pc, #32]	; (80034d0 <HAL_RCC_GetClockConfig+0x58>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	08db      	lsrs	r3, r3, #3
 80034b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80034ba:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <HAL_RCC_GetClockConfig+0x5c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0207 	and.w	r2, r3, #7
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	40021000 	.word	0x40021000
 80034d4:	40022000 	.word	0x40022000

080034d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034e0:	4b0a      	ldr	r3, [pc, #40]	; (800350c <RCC_Delay+0x34>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a0a      	ldr	r2, [pc, #40]	; (8003510 <RCC_Delay+0x38>)
 80034e6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ea:	0a5b      	lsrs	r3, r3, #9
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80034f4:	bf00      	nop
  }
  while (Delay --);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	1e5a      	subs	r2, r3, #1
 80034fa:	60fa      	str	r2, [r7, #12]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f9      	bne.n	80034f4 <RCC_Delay+0x1c>
}
 8003500:	bf00      	nop
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	20000000 	.word	0x20000000
 8003510:	10624dd3 	.word	0x10624dd3

08003514 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800351c:	2300      	movs	r3, #0
 800351e:	613b      	str	r3, [r7, #16]
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d07d      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003530:	2300      	movs	r3, #0
 8003532:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003534:	4b4f      	ldr	r3, [pc, #316]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10d      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003540:	4b4c      	ldr	r3, [pc, #304]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	4a4b      	ldr	r2, [pc, #300]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800354a:	61d3      	str	r3, [r2, #28]
 800354c:	4b49      	ldr	r3, [pc, #292]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003558:	2301      	movs	r3, #1
 800355a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355c:	4b46      	ldr	r3, [pc, #280]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003564:	2b00      	cmp	r3, #0
 8003566:	d118      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003568:	4b43      	ldr	r3, [pc, #268]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a42      	ldr	r2, [pc, #264]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800356e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003572:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003574:	f7fe fb5c 	bl	8001c30 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800357a:	e008      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800357c:	f7fe fb58 	bl	8001c30 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b64      	cmp	r3, #100	; 0x64
 8003588:	d901      	bls.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e06d      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358e:	4b3a      	ldr	r3, [pc, #232]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800359a:	4b36      	ldr	r3, [pc, #216]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035a2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d02e      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d027      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035b8:	4b2e      	ldr	r3, [pc, #184]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035c0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035c2:	4b2e      	ldr	r3, [pc, #184]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035c8:	4b2c      	ldr	r3, [pc, #176]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035ce:	4a29      	ldr	r2, [pc, #164]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d014      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035de:	f7fe fb27 	bl	8001c30 <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035e4:	e00a      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e6:	f7fe fb23 	bl	8001c30 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d901      	bls.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e036      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035fc:	4b1d      	ldr	r3, [pc, #116]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0ee      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003608:	4b1a      	ldr	r3, [pc, #104]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	4917      	ldr	r1, [pc, #92]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003616:	4313      	orrs	r3, r2
 8003618:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800361a:	7dfb      	ldrb	r3, [r7, #23]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d105      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	4a13      	ldr	r2, [pc, #76]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003626:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800362a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d008      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003638:	4b0e      	ldr	r3, [pc, #56]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	490b      	ldr	r1, [pc, #44]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003646:	4313      	orrs	r3, r2
 8003648:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0310 	and.w	r3, r3, #16
 8003652:	2b00      	cmp	r3, #0
 8003654:	d008      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003656:	4b07      	ldr	r3, [pc, #28]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	4904      	ldr	r1, [pc, #16]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003664:	4313      	orrs	r3, r2
 8003666:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40021000 	.word	0x40021000
 8003678:	40007000 	.word	0x40007000
 800367c:	42420440 	.word	0x42420440

08003680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e041      	b.n	8003716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d106      	bne.n	80036ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fd ffec 	bl	8001684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3304      	adds	r3, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4610      	mov	r0, r2
 80036c0:	f001 f912 	bl	80048e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b01      	cmp	r3, #1
 8003732:	d001      	beq.n	8003738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e03a      	b.n	80037ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a18      	ldr	r2, [pc, #96]	; (80037b8 <HAL_TIM_Base_Start_IT+0x98>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00e      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x58>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003762:	d009      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x58>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a14      	ldr	r2, [pc, #80]	; (80037bc <HAL_TIM_Base_Start_IT+0x9c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d004      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x58>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a13      	ldr	r2, [pc, #76]	; (80037c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d111      	bne.n	800379c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b06      	cmp	r3, #6
 8003788:	d010      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379a:	e007      	b.n	80037ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bc80      	pop	{r7}
 80037b6:	4770      	bx	lr
 80037b8:	40012c00 	.word	0x40012c00
 80037bc:	40000400 	.word	0x40000400
 80037c0:	40000800 	.word	0x40000800

080037c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e041      	b.n	800385a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d106      	bne.n	80037f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f839 	bl	8003862 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	3304      	adds	r3, #4
 8003800:	4619      	mov	r1, r3
 8003802:	4610      	mov	r0, r2
 8003804:	f001 f870 	bl	80048e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr

08003874 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d109      	bne.n	800389c <HAL_TIM_PWM_Start_DMA+0x28>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	bf0c      	ite	eq
 8003894:	2301      	moveq	r3, #1
 8003896:	2300      	movne	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	e022      	b.n	80038e2 <HAL_TIM_PWM_Start_DMA+0x6e>
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d109      	bne.n	80038b6 <HAL_TIM_PWM_Start_DMA+0x42>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	bf0c      	ite	eq
 80038ae:	2301      	moveq	r3, #1
 80038b0:	2300      	movne	r3, #0
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	e015      	b.n	80038e2 <HAL_TIM_PWM_Start_DMA+0x6e>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d109      	bne.n	80038d0 <HAL_TIM_PWM_Start_DMA+0x5c>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	bf0c      	ite	eq
 80038c8:	2301      	moveq	r3, #1
 80038ca:	2300      	movne	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	e008      	b.n	80038e2 <HAL_TIM_PWM_Start_DMA+0x6e>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	bf0c      	ite	eq
 80038dc:	2301      	moveq	r3, #1
 80038de:	2300      	movne	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 80038e6:	2302      	movs	r3, #2
 80038e8:	e14e      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d109      	bne.n	8003904 <HAL_TIM_PWM_Start_DMA+0x90>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	bf0c      	ite	eq
 80038fc:	2301      	moveq	r3, #1
 80038fe:	2300      	movne	r3, #0
 8003900:	b2db      	uxtb	r3, r3
 8003902:	e022      	b.n	800394a <HAL_TIM_PWM_Start_DMA+0xd6>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b04      	cmp	r3, #4
 8003908:	d109      	bne.n	800391e <HAL_TIM_PWM_Start_DMA+0xaa>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b01      	cmp	r3, #1
 8003914:	bf0c      	ite	eq
 8003916:	2301      	moveq	r3, #1
 8003918:	2300      	movne	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	e015      	b.n	800394a <HAL_TIM_PWM_Start_DMA+0xd6>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b08      	cmp	r3, #8
 8003922:	d109      	bne.n	8003938 <HAL_TIM_PWM_Start_DMA+0xc4>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b01      	cmp	r3, #1
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	e008      	b.n	800394a <HAL_TIM_PWM_Start_DMA+0xd6>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b01      	cmp	r3, #1
 8003942:	bf0c      	ite	eq
 8003944:	2301      	moveq	r3, #1
 8003946:	2300      	movne	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d024      	beq.n	8003998 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d104      	bne.n	800395e <HAL_TIM_PWM_Start_DMA+0xea>
 8003954:	887b      	ldrh	r3, [r7, #2]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e114      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d104      	bne.n	800396e <HAL_TIM_PWM_Start_DMA+0xfa>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2202      	movs	r2, #2
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800396c:	e016      	b.n	800399c <HAL_TIM_PWM_Start_DMA+0x128>
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b04      	cmp	r3, #4
 8003972:	d104      	bne.n	800397e <HAL_TIM_PWM_Start_DMA+0x10a>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800397c:	e00e      	b.n	800399c <HAL_TIM_PWM_Start_DMA+0x128>
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	2b08      	cmp	r3, #8
 8003982:	d104      	bne.n	800398e <HAL_TIM_PWM_Start_DMA+0x11a>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800398c:	e006      	b.n	800399c <HAL_TIM_PWM_Start_DMA+0x128>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2202      	movs	r2, #2
 8003992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003996:	e001      	b.n	800399c <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e0f5      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
  }

  switch (Channel)
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b0c      	cmp	r3, #12
 80039a0:	f200 80ae 	bhi.w	8003b00 <HAL_TIM_PWM_Start_DMA+0x28c>
 80039a4:	a201      	add	r2, pc, #4	; (adr r2, 80039ac <HAL_TIM_PWM_Start_DMA+0x138>)
 80039a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039aa:	bf00      	nop
 80039ac:	080039e1 	.word	0x080039e1
 80039b0:	08003b01 	.word	0x08003b01
 80039b4:	08003b01 	.word	0x08003b01
 80039b8:	08003b01 	.word	0x08003b01
 80039bc:	08003a29 	.word	0x08003a29
 80039c0:	08003b01 	.word	0x08003b01
 80039c4:	08003b01 	.word	0x08003b01
 80039c8:	08003b01 	.word	0x08003b01
 80039cc:	08003a71 	.word	0x08003a71
 80039d0:	08003b01 	.word	0x08003b01
 80039d4:	08003b01 	.word	0x08003b01
 80039d8:	08003b01 	.word	0x08003b01
 80039dc:	08003ab9 	.word	0x08003ab9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	4a6a      	ldr	r2, [pc, #424]	; (8003b90 <HAL_TIM_PWM_Start_DMA+0x31c>)
 80039e6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	4a69      	ldr	r2, [pc, #420]	; (8003b94 <HAL_TIM_PWM_Start_DMA+0x320>)
 80039ee:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	4a68      	ldr	r2, [pc, #416]	; (8003b98 <HAL_TIM_PWM_Start_DMA+0x324>)
 80039f6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	3334      	adds	r3, #52	; 0x34
 8003a04:	461a      	mov	r2, r3
 8003a06:	887b      	ldrh	r3, [r7, #2]
 8003a08:	f7fe fe22 	bl	8002650 <HAL_DMA_Start_IT>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e0b8      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a24:	60da      	str	r2, [r3, #12]
      break;
 8003a26:	e06c      	b.n	8003b02 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2c:	4a58      	ldr	r2, [pc, #352]	; (8003b90 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a34:	4a57      	ldr	r2, [pc, #348]	; (8003b94 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003a36:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a3c:	4a56      	ldr	r2, [pc, #344]	; (8003b98 <HAL_TIM_PWM_Start_DMA+0x324>)
 8003a3e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003a44:	6879      	ldr	r1, [r7, #4]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3338      	adds	r3, #56	; 0x38
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	887b      	ldrh	r3, [r7, #2]
 8003a50:	f7fe fdfe 	bl	8002650 <HAL_DMA_Start_IT>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e094      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68da      	ldr	r2, [r3, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a6c:	60da      	str	r2, [r3, #12]
      break;
 8003a6e:	e048      	b.n	8003b02 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a74:	4a46      	ldr	r2, [pc, #280]	; (8003b90 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003a76:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7c:	4a45      	ldr	r2, [pc, #276]	; (8003b94 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a84:	4a44      	ldr	r2, [pc, #272]	; (8003b98 <HAL_TIM_PWM_Start_DMA+0x324>)
 8003a86:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	333c      	adds	r3, #60	; 0x3c
 8003a94:	461a      	mov	r2, r3
 8003a96:	887b      	ldrh	r3, [r7, #2]
 8003a98:	f7fe fdda 	bl	8002650 <HAL_DMA_Start_IT>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e070      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ab4:	60da      	str	r2, [r3, #12]
      break;
 8003ab6:	e024      	b.n	8003b02 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	4a34      	ldr	r2, [pc, #208]	; (8003b90 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8003abe:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac4:	4a33      	ldr	r2, [pc, #204]	; (8003b94 <HAL_TIM_PWM_Start_DMA+0x320>)
 8003ac6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003acc:	4a32      	ldr	r2, [pc, #200]	; (8003b98 <HAL_TIM_PWM_Start_DMA+0x324>)
 8003ace:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3340      	adds	r3, #64	; 0x40
 8003adc:	461a      	mov	r2, r3
 8003ade:	887b      	ldrh	r3, [r7, #2]
 8003ae0:	f7fe fdb6 	bl	8002650 <HAL_DMA_Start_IT>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e04c      	b.n	8003b88 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003afc:	60da      	str	r2, [r3, #12]
      break;
 8003afe:	e000      	b.n	8003b02 <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 8003b00:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2201      	movs	r2, #1
 8003b08:	68b9      	ldr	r1, [r7, #8]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f001 fb07 	bl	800511e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a21      	ldr	r2, [pc, #132]	; (8003b9c <HAL_TIM_PWM_Start_DMA+0x328>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d107      	bne.n	8003b2a <HAL_TIM_PWM_Start_DMA+0x2b6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a1b      	ldr	r2, [pc, #108]	; (8003b9c <HAL_TIM_PWM_Start_DMA+0x328>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d00e      	beq.n	8003b52 <HAL_TIM_PWM_Start_DMA+0x2de>
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b3c:	d009      	beq.n	8003b52 <HAL_TIM_PWM_Start_DMA+0x2de>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a17      	ldr	r2, [pc, #92]	; (8003ba0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d004      	beq.n	8003b52 <HAL_TIM_PWM_Start_DMA+0x2de>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a15      	ldr	r2, [pc, #84]	; (8003ba4 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d111      	bne.n	8003b76 <HAL_TIM_PWM_Start_DMA+0x302>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	2b06      	cmp	r3, #6
 8003b62:	d010      	beq.n	8003b86 <HAL_TIM_PWM_Start_DMA+0x312>
    {
      __HAL_TIM_ENABLE(htim);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0201 	orr.w	r2, r2, #1
 8003b72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b74:	e007      	b.n	8003b86 <HAL_TIM_PWM_Start_DMA+0x312>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f042 0201 	orr.w	r2, r2, #1
 8003b84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	080047d9 	.word	0x080047d9
 8003b94:	08004881 	.word	0x08004881
 8003b98:	08004747 	.word	0x08004747
 8003b9c:	40012c00 	.word	0x40012c00
 8003ba0:	40000400 	.word	0x40000400
 8003ba4:	40000800 	.word	0x40000800

08003ba8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e041      	b.n	8003c3e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d106      	bne.n	8003bd4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7fd fdb4 	bl	800173c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3304      	adds	r3, #4
 8003be4:	4619      	mov	r1, r3
 8003be6:	4610      	mov	r0, r2
 8003be8:	f000 fe7e 	bl	80048e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_IC_Start_IT+0x1a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	e013      	b.n	8003c8a <HAL_TIM_IC_Start_IT+0x42>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d104      	bne.n	8003c72 <HAL_TIM_IC_Start_IT+0x2a>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	e00b      	b.n	8003c8a <HAL_TIM_IC_Start_IT+0x42>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d104      	bne.n	8003c82 <HAL_TIM_IC_Start_IT+0x3a>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	e003      	b.n	8003c8a <HAL_TIM_IC_Start_IT+0x42>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d104      	bne.n	8003c9c <HAL_TIM_IC_Start_IT+0x54>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	e013      	b.n	8003cc4 <HAL_TIM_IC_Start_IT+0x7c>
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d104      	bne.n	8003cac <HAL_TIM_IC_Start_IT+0x64>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	e00b      	b.n	8003cc4 <HAL_TIM_IC_Start_IT+0x7c>
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	2b08      	cmp	r3, #8
 8003cb0:	d104      	bne.n	8003cbc <HAL_TIM_IC_Start_IT+0x74>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	e003      	b.n	8003cc4 <HAL_TIM_IC_Start_IT+0x7c>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d102      	bne.n	8003cd2 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ccc:	7bbb      	ldrb	r3, [r7, #14]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d001      	beq.n	8003cd6 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e0b3      	b.n	8003e3e <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d104      	bne.n	8003ce6 <HAL_TIM_IC_Start_IT+0x9e>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ce4:	e013      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0xc6>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b04      	cmp	r3, #4
 8003cea:	d104      	bne.n	8003cf6 <HAL_TIM_IC_Start_IT+0xae>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cf4:	e00b      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0xc6>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d104      	bne.n	8003d06 <HAL_TIM_IC_Start_IT+0xbe>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d04:	e003      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0xc6>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2202      	movs	r2, #2
 8003d0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d104      	bne.n	8003d1e <HAL_TIM_IC_Start_IT+0xd6>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d1c:	e013      	b.n	8003d46 <HAL_TIM_IC_Start_IT+0xfe>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d104      	bne.n	8003d2e <HAL_TIM_IC_Start_IT+0xe6>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d2c:	e00b      	b.n	8003d46 <HAL_TIM_IC_Start_IT+0xfe>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d104      	bne.n	8003d3e <HAL_TIM_IC_Start_IT+0xf6>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d3c:	e003      	b.n	8003d46 <HAL_TIM_IC_Start_IT+0xfe>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2202      	movs	r2, #2
 8003d42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b0c      	cmp	r3, #12
 8003d4a:	d841      	bhi.n	8003dd0 <HAL_TIM_IC_Start_IT+0x188>
 8003d4c:	a201      	add	r2, pc, #4	; (adr r2, 8003d54 <HAL_TIM_IC_Start_IT+0x10c>)
 8003d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d52:	bf00      	nop
 8003d54:	08003d89 	.word	0x08003d89
 8003d58:	08003dd1 	.word	0x08003dd1
 8003d5c:	08003dd1 	.word	0x08003dd1
 8003d60:	08003dd1 	.word	0x08003dd1
 8003d64:	08003d9b 	.word	0x08003d9b
 8003d68:	08003dd1 	.word	0x08003dd1
 8003d6c:	08003dd1 	.word	0x08003dd1
 8003d70:	08003dd1 	.word	0x08003dd1
 8003d74:	08003dad 	.word	0x08003dad
 8003d78:	08003dd1 	.word	0x08003dd1
 8003d7c:	08003dd1 	.word	0x08003dd1
 8003d80:	08003dd1 	.word	0x08003dd1
 8003d84:	08003dbf 	.word	0x08003dbf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0202 	orr.w	r2, r2, #2
 8003d96:	60da      	str	r2, [r3, #12]
      break;
 8003d98:	e01b      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68da      	ldr	r2, [r3, #12]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f042 0204 	orr.w	r2, r2, #4
 8003da8:	60da      	str	r2, [r3, #12]
      break;
 8003daa:	e012      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0208 	orr.w	r2, r2, #8
 8003dba:	60da      	str	r2, [r3, #12]
      break;
 8003dbc:	e009      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f042 0210 	orr.w	r2, r2, #16
 8003dcc:	60da      	str	r2, [r3, #12]
      break;
 8003dce:	e000      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8003dd0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	6839      	ldr	r1, [r7, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f001 f99f 	bl	800511e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a18      	ldr	r2, [pc, #96]	; (8003e48 <HAL_TIM_IC_Start_IT+0x200>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d00e      	beq.n	8003e08 <HAL_TIM_IC_Start_IT+0x1c0>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003df2:	d009      	beq.n	8003e08 <HAL_TIM_IC_Start_IT+0x1c0>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <HAL_TIM_IC_Start_IT+0x204>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d004      	beq.n	8003e08 <HAL_TIM_IC_Start_IT+0x1c0>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a13      	ldr	r2, [pc, #76]	; (8003e50 <HAL_TIM_IC_Start_IT+0x208>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d111      	bne.n	8003e2c <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b06      	cmp	r3, #6
 8003e18:	d010      	beq.n	8003e3c <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f042 0201 	orr.w	r2, r2, #1
 8003e28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e2a:	e007      	b.n	8003e3c <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40000400 	.word	0x40000400
 8003e50:	40000800 	.word	0x40000800

08003e54 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b0c      	cmp	r3, #12
 8003e62:	d841      	bhi.n	8003ee8 <HAL_TIM_IC_Stop_IT+0x94>
 8003e64:	a201      	add	r2, pc, #4	; (adr r2, 8003e6c <HAL_TIM_IC_Stop_IT+0x18>)
 8003e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6a:	bf00      	nop
 8003e6c:	08003ea1 	.word	0x08003ea1
 8003e70:	08003ee9 	.word	0x08003ee9
 8003e74:	08003ee9 	.word	0x08003ee9
 8003e78:	08003ee9 	.word	0x08003ee9
 8003e7c:	08003eb3 	.word	0x08003eb3
 8003e80:	08003ee9 	.word	0x08003ee9
 8003e84:	08003ee9 	.word	0x08003ee9
 8003e88:	08003ee9 	.word	0x08003ee9
 8003e8c:	08003ec5 	.word	0x08003ec5
 8003e90:	08003ee9 	.word	0x08003ee9
 8003e94:	08003ee9 	.word	0x08003ee9
 8003e98:	08003ee9 	.word	0x08003ee9
 8003e9c:	08003ed7 	.word	0x08003ed7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68da      	ldr	r2, [r3, #12]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0202 	bic.w	r2, r2, #2
 8003eae:	60da      	str	r2, [r3, #12]
      break;
 8003eb0:	e01b      	b.n	8003eea <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68da      	ldr	r2, [r3, #12]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0204 	bic.w	r2, r2, #4
 8003ec0:	60da      	str	r2, [r3, #12]
      break;
 8003ec2:	e012      	b.n	8003eea <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68da      	ldr	r2, [r3, #12]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0208 	bic.w	r2, r2, #8
 8003ed2:	60da      	str	r2, [r3, #12]
      break;
 8003ed4:	e009      	b.n	8003eea <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68da      	ldr	r2, [r3, #12]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 0210 	bic.w	r2, r2, #16
 8003ee4:	60da      	str	r2, [r3, #12]
      break;
 8003ee6:	e000      	b.n	8003eea <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8003ee8:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	6839      	ldr	r1, [r7, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f001 f913 	bl	800511e <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6a1a      	ldr	r2, [r3, #32]
 8003efe:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10f      	bne.n	8003f28 <HAL_TIM_IC_Stop_IT+0xd4>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6a1a      	ldr	r2, [r3, #32]
 8003f0e:	f240 4344 	movw	r3, #1092	; 0x444
 8003f12:	4013      	ands	r3, r2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d107      	bne.n	8003f28 <HAL_TIM_IC_Stop_IT+0xd4>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f022 0201 	bic.w	r2, r2, #1
 8003f26:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d104      	bne.n	8003f38 <HAL_TIM_IC_Stop_IT+0xe4>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f36:	e013      	b.n	8003f60 <HAL_TIM_IC_Stop_IT+0x10c>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	d104      	bne.n	8003f48 <HAL_TIM_IC_Stop_IT+0xf4>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f46:	e00b      	b.n	8003f60 <HAL_TIM_IC_Stop_IT+0x10c>
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	2b08      	cmp	r3, #8
 8003f4c:	d104      	bne.n	8003f58 <HAL_TIM_IC_Stop_IT+0x104>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f56:	e003      	b.n	8003f60 <HAL_TIM_IC_Stop_IT+0x10c>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d104      	bne.n	8003f70 <HAL_TIM_IC_Stop_IT+0x11c>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f6e:	e013      	b.n	8003f98 <HAL_TIM_IC_Stop_IT+0x144>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	d104      	bne.n	8003f80 <HAL_TIM_IC_Stop_IT+0x12c>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f7e:	e00b      	b.n	8003f98 <HAL_TIM_IC_Stop_IT+0x144>
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b08      	cmp	r3, #8
 8003f84:	d104      	bne.n	8003f90 <HAL_TIM_IC_Stop_IT+0x13c>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f8e:	e003      	b.n	8003f98 <HAL_TIM_IC_Stop_IT+0x144>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop

08003fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d122      	bne.n	8004000 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d11b      	bne.n	8004000 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f06f 0202 	mvn.w	r2, #2
 8003fd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f7fc fee2 	bl	8000db0 <HAL_TIM_IC_CaptureCallback>
 8003fec:	e005      	b.n	8003ffa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fb7c 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 fb82 	bl	80046fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f003 0304 	and.w	r3, r3, #4
 800400a:	2b04      	cmp	r3, #4
 800400c:	d122      	bne.n	8004054 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f003 0304 	and.w	r3, r3, #4
 8004018:	2b04      	cmp	r3, #4
 800401a:	d11b      	bne.n	8004054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0204 	mvn.w	r2, #4
 8004024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2202      	movs	r2, #2
 800402a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7fc feb8 	bl	8000db0 <HAL_TIM_IC_CaptureCallback>
 8004040:	e005      	b.n	800404e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fb52 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fb58 	bl	80046fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	f003 0308 	and.w	r3, r3, #8
 800405e:	2b08      	cmp	r3, #8
 8004060:	d122      	bne.n	80040a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0308 	and.w	r3, r3, #8
 800406c:	2b08      	cmp	r3, #8
 800406e:	d11b      	bne.n	80040a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f06f 0208 	mvn.w	r2, #8
 8004078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2204      	movs	r2, #4
 800407e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	f003 0303 	and.w	r3, r3, #3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7fc fe8e 	bl	8000db0 <HAL_TIM_IC_CaptureCallback>
 8004094:	e005      	b.n	80040a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 fb28 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 fb2e 	bl	80046fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	f003 0310 	and.w	r3, r3, #16
 80040b2:	2b10      	cmp	r3, #16
 80040b4:	d122      	bne.n	80040fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	f003 0310 	and.w	r3, r3, #16
 80040c0:	2b10      	cmp	r3, #16
 80040c2:	d11b      	bne.n	80040fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f06f 0210 	mvn.w	r2, #16
 80040cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2208      	movs	r2, #8
 80040d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fc fe64 	bl	8000db0 <HAL_TIM_IC_CaptureCallback>
 80040e8:	e005      	b.n	80040f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fafe 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 fb04 	bl	80046fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b01      	cmp	r3, #1
 8004108:	d10e      	bne.n	8004128 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b01      	cmp	r3, #1
 8004116:	d107      	bne.n	8004128 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f06f 0201 	mvn.w	r2, #1
 8004120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fd f9f6 	bl	8001514 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004132:	2b80      	cmp	r3, #128	; 0x80
 8004134:	d10e      	bne.n	8004154 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004140:	2b80      	cmp	r3, #128	; 0x80
 8004142:	d107      	bne.n	8004154 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800414c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f001 f8c2 	bl	80052d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415e:	2b40      	cmp	r3, #64	; 0x40
 8004160:	d10e      	bne.n	8004180 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800416c:	2b40      	cmp	r3, #64	; 0x40
 800416e:	d107      	bne.n	8004180 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fad1 	bl	8004722 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b20      	cmp	r3, #32
 800418c:	d10e      	bne.n	80041ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b20      	cmp	r3, #32
 800419a:	d107      	bne.n	80041ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0220 	mvn.w	r2, #32
 80041a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f001 f88d 	bl	80052c6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ac:	bf00      	nop
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_TIM_IC_ConfigChannel+0x1a>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e082      	b.n	80042d4 <HAL_TIM_IC_ConfigChannel+0x120>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d11b      	bne.n	8004214 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6818      	ldr	r0, [r3, #0]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	6819      	ldr	r1, [r3, #0]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f000 fdf4 	bl	8004dd8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699a      	ldr	r2, [r3, #24]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 020c 	bic.w	r2, r2, #12
 80041fe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6999      	ldr	r1, [r3, #24]
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	619a      	str	r2, [r3, #24]
 8004212:	e05a      	b.n	80042ca <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b04      	cmp	r3, #4
 8004218:	d11c      	bne.n	8004254 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6818      	ldr	r0, [r3, #0]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	6819      	ldr	r1, [r3, #0]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	685a      	ldr	r2, [r3, #4]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	f000 fe5d 	bl	8004ee8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	699a      	ldr	r2, [r3, #24]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800423c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6999      	ldr	r1, [r3, #24]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	021a      	lsls	r2, r3, #8
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	430a      	orrs	r2, r1
 8004250:	619a      	str	r2, [r3, #24]
 8004252:	e03a      	b.n	80042ca <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b08      	cmp	r3, #8
 8004258:	d11b      	bne.n	8004292 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6818      	ldr	r0, [r3, #0]
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	6819      	ldr	r1, [r3, #0]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	685a      	ldr	r2, [r3, #4]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	f000 fea8 	bl	8004fbe <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69da      	ldr	r2, [r3, #28]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 020c 	bic.w	r2, r2, #12
 800427c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	69d9      	ldr	r1, [r3, #28]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	61da      	str	r2, [r3, #28]
 8004290:	e01b      	b.n	80042ca <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6818      	ldr	r0, [r3, #0]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	6819      	ldr	r1, [r3, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f000 fec7 	bl	8005034 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	69da      	ldr	r2, [r3, #28]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80042b4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69d9      	ldr	r1, [r3, #28]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	021a      	lsls	r2, r3, #8
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d101      	bne.n	80042f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80042f2:	2302      	movs	r3, #2
 80042f4:	e0ac      	b.n	8004450 <HAL_TIM_PWM_ConfigChannel+0x174>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b0c      	cmp	r3, #12
 8004302:	f200 809f 	bhi.w	8004444 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004306:	a201      	add	r2, pc, #4	; (adr r2, 800430c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430c:	08004341 	.word	0x08004341
 8004310:	08004445 	.word	0x08004445
 8004314:	08004445 	.word	0x08004445
 8004318:	08004445 	.word	0x08004445
 800431c:	08004381 	.word	0x08004381
 8004320:	08004445 	.word	0x08004445
 8004324:	08004445 	.word	0x08004445
 8004328:	08004445 	.word	0x08004445
 800432c:	080043c3 	.word	0x080043c3
 8004330:	08004445 	.word	0x08004445
 8004334:	08004445 	.word	0x08004445
 8004338:	08004445 	.word	0x08004445
 800433c:	08004403 	.word	0x08004403
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fb30 	bl	80049ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699a      	ldr	r2, [r3, #24]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0208 	orr.w	r2, r2, #8
 800435a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699a      	ldr	r2, [r3, #24]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0204 	bic.w	r2, r2, #4
 800436a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6999      	ldr	r1, [r3, #24]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	691a      	ldr	r2, [r3, #16]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	619a      	str	r2, [r3, #24]
      break;
 800437e:	e062      	b.n	8004446 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fb76 	bl	8004a78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699a      	ldr	r2, [r3, #24]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800439a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6999      	ldr	r1, [r3, #24]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	021a      	lsls	r2, r3, #8
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	619a      	str	r2, [r3, #24]
      break;
 80043c0:	e041      	b.n	8004446 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68b9      	ldr	r1, [r7, #8]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fbbf 	bl	8004b4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	69da      	ldr	r2, [r3, #28]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0208 	orr.w	r2, r2, #8
 80043dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69da      	ldr	r2, [r3, #28]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 0204 	bic.w	r2, r2, #4
 80043ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69d9      	ldr	r1, [r3, #28]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	691a      	ldr	r2, [r3, #16]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	61da      	str	r2, [r3, #28]
      break;
 8004400:	e021      	b.n	8004446 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fc09 	bl	8004c20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69da      	ldr	r2, [r3, #28]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800441c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800442c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69d9      	ldr	r1, [r3, #28]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	021a      	lsls	r2, r3, #8
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	61da      	str	r2, [r3, #28]
      break;
 8004442:	e000      	b.n	8004446 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004444:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_TIM_ConfigClockSource+0x18>
 800446c:	2302      	movs	r3, #2
 800446e:	e0b3      	b.n	80045d8 <HAL_TIM_ConfigClockSource+0x180>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800448e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004496:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044a8:	d03e      	beq.n	8004528 <HAL_TIM_ConfigClockSource+0xd0>
 80044aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044ae:	f200 8087 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b6:	f000 8085 	beq.w	80045c4 <HAL_TIM_ConfigClockSource+0x16c>
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044be:	d87f      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044c0:	2b70      	cmp	r3, #112	; 0x70
 80044c2:	d01a      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0xa2>
 80044c4:	2b70      	cmp	r3, #112	; 0x70
 80044c6:	d87b      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044c8:	2b60      	cmp	r3, #96	; 0x60
 80044ca:	d050      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x116>
 80044cc:	2b60      	cmp	r3, #96	; 0x60
 80044ce:	d877      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044d0:	2b50      	cmp	r3, #80	; 0x50
 80044d2:	d03c      	beq.n	800454e <HAL_TIM_ConfigClockSource+0xf6>
 80044d4:	2b50      	cmp	r3, #80	; 0x50
 80044d6:	d873      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044d8:	2b40      	cmp	r3, #64	; 0x40
 80044da:	d058      	beq.n	800458e <HAL_TIM_ConfigClockSource+0x136>
 80044dc:	2b40      	cmp	r3, #64	; 0x40
 80044de:	d86f      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044e0:	2b30      	cmp	r3, #48	; 0x30
 80044e2:	d064      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x156>
 80044e4:	2b30      	cmp	r3, #48	; 0x30
 80044e6:	d86b      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044e8:	2b20      	cmp	r3, #32
 80044ea:	d060      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x156>
 80044ec:	2b20      	cmp	r3, #32
 80044ee:	d867      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d05c      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x156>
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d05a      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80044f8:	e062      	b.n	80045c0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6899      	ldr	r1, [r3, #8]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	f000 fde9 	bl	80050e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800451c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	609a      	str	r2, [r3, #8]
      break;
 8004526:	e04e      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6899      	ldr	r1, [r3, #8]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f000 fdd2 	bl	80050e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800454a:	609a      	str	r2, [r3, #8]
      break;
 800454c:	e03b      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	6859      	ldr	r1, [r3, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	461a      	mov	r2, r3
 800455c:	f000 fc96 	bl	8004e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2150      	movs	r1, #80	; 0x50
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fda0 	bl	80050ac <TIM_ITRx_SetConfig>
      break;
 800456c:	e02b      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	6859      	ldr	r1, [r3, #4]
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	461a      	mov	r2, r3
 800457c:	f000 fcf0 	bl	8004f60 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2160      	movs	r1, #96	; 0x60
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fd90 	bl	80050ac <TIM_ITRx_SetConfig>
      break;
 800458c:	e01b      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6818      	ldr	r0, [r3, #0]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	6859      	ldr	r1, [r3, #4]
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	461a      	mov	r2, r3
 800459c:	f000 fc76 	bl	8004e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2140      	movs	r1, #64	; 0x40
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fd80 	bl	80050ac <TIM_ITRx_SetConfig>
      break;
 80045ac:	e00b      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4619      	mov	r1, r3
 80045b8:	4610      	mov	r0, r2
 80045ba:	f000 fd77 	bl	80050ac <TIM_ITRx_SetConfig>
        break;
 80045be:	e002      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80045c0:	bf00      	nop
 80045c2:	e000      	b.n	80045c6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80045c4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3710      	adds	r7, #16
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d101      	bne.n	80045f8 <HAL_TIM_SlaveConfigSynchro+0x18>
 80045f4:	2302      	movs	r3, #2
 80045f6:	e031      	b.n	800465c <HAL_TIM_SlaveConfigSynchro+0x7c>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004608:	6839      	ldr	r1, [r7, #0]
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 fb56 	bl	8004cbc <TIM_SlaveTimer_SetConfig>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e018      	b.n	800465c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68da      	ldr	r2, [r3, #12]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004638:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68da      	ldr	r2, [r3, #12]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004648:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3708      	adds	r7, #8
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	2b0c      	cmp	r3, #12
 8004676:	d831      	bhi.n	80046dc <HAL_TIM_ReadCapturedValue+0x78>
 8004678:	a201      	add	r2, pc, #4	; (adr r2, 8004680 <HAL_TIM_ReadCapturedValue+0x1c>)
 800467a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800467e:	bf00      	nop
 8004680:	080046b5 	.word	0x080046b5
 8004684:	080046dd 	.word	0x080046dd
 8004688:	080046dd 	.word	0x080046dd
 800468c:	080046dd 	.word	0x080046dd
 8004690:	080046bf 	.word	0x080046bf
 8004694:	080046dd 	.word	0x080046dd
 8004698:	080046dd 	.word	0x080046dd
 800469c:	080046dd 	.word	0x080046dd
 80046a0:	080046c9 	.word	0x080046c9
 80046a4:	080046dd 	.word	0x080046dd
 80046a8:	080046dd 	.word	0x080046dd
 80046ac:	080046dd 	.word	0x080046dd
 80046b0:	080046d3 	.word	0x080046d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ba:	60fb      	str	r3, [r7, #12]

      break;
 80046bc:	e00f      	b.n	80046de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c4:	60fb      	str	r3, [r7, #12]

      break;
 80046c6:	e00a      	b.n	80046de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ce:	60fb      	str	r3, [r7, #12]

      break;
 80046d0:	e005      	b.n	80046de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d8:	60fb      	str	r3, [r7, #12]

      break;
 80046da:	e000      	b.n	80046de <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80046dc:	bf00      	nop
  }

  return tmpreg;
 80046de:	68fb      	ldr	r3, [r7, #12]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bc80      	pop	{r7}
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop

080046ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr

080046fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046fe:	b480      	push	{r7}
 8004700:	b083      	sub	sp, #12
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	bc80      	pop	{r7}
 800470e:	4770      	bx	lr

08004710 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	bc80      	pop	{r7}
 8004720:	4770      	bx	lr

08004722 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004752:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	429a      	cmp	r2, r3
 800475c:	d107      	bne.n	800476e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800476c:	e02a      	b.n	80047c4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	429a      	cmp	r2, r3
 8004776:	d107      	bne.n	8004788 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2202      	movs	r2, #2
 800477c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004786:	e01d      	b.n	80047c4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	429a      	cmp	r2, r3
 8004790:	d107      	bne.n	80047a2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2204      	movs	r2, #4
 8004796:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a0:	e010      	b.n	80047c4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d107      	bne.n	80047bc <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2208      	movs	r2, #8
 80047b0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80047ba:	e003      	b.n	80047c4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f7ff ffb5 	bl	8004734 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	771a      	strb	r2, [r3, #28]
}
 80047d0:	bf00      	nop
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d10b      	bne.n	8004808 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2201      	movs	r2, #1
 80047f4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d136      	bne.n	800486c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004806:	e031      	b.n	800486c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	429a      	cmp	r2, r3
 8004810:	d10b      	bne.n	800482a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2202      	movs	r2, #2
 8004816:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d125      	bne.n	800486c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004828:	e020      	b.n	800486c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	429a      	cmp	r2, r3
 8004832:	d10b      	bne.n	800484c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2204      	movs	r2, #4
 8004838:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d114      	bne.n	800486c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800484a:	e00f      	b.n	800486c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	429a      	cmp	r2, r3
 8004854:	d10a      	bne.n	800486c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2208      	movs	r2, #8
 800485a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d103      	bne.n	800486c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f7ff ff46 	bl	80046fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	771a      	strb	r2, [r3, #28]
}
 8004878:	bf00      	nop
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	429a      	cmp	r2, r3
 8004896:	d103      	bne.n	80048a0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	771a      	strb	r2, [r3, #28]
 800489e:	e019      	b.n	80048d4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d103      	bne.n	80048b2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2202      	movs	r2, #2
 80048ae:	771a      	strb	r2, [r3, #28]
 80048b0:	e010      	b.n	80048d4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d103      	bne.n	80048c4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2204      	movs	r2, #4
 80048c0:	771a      	strb	r2, [r3, #28]
 80048c2:	e007      	b.n	80048d4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d102      	bne.n	80048d4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2208      	movs	r2, #8
 80048d2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f7ff ff1b 	bl	8004710 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	771a      	strb	r2, [r3, #28]
}
 80048e0:	bf00      	nop
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a29      	ldr	r2, [pc, #164]	; (80049a0 <TIM_Base_SetConfig+0xb8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d00b      	beq.n	8004918 <TIM_Base_SetConfig+0x30>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004906:	d007      	beq.n	8004918 <TIM_Base_SetConfig+0x30>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a26      	ldr	r2, [pc, #152]	; (80049a4 <TIM_Base_SetConfig+0xbc>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d003      	beq.n	8004918 <TIM_Base_SetConfig+0x30>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a25      	ldr	r2, [pc, #148]	; (80049a8 <TIM_Base_SetConfig+0xc0>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d108      	bne.n	800492a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800491e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	4313      	orrs	r3, r2
 8004928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a1c      	ldr	r2, [pc, #112]	; (80049a0 <TIM_Base_SetConfig+0xb8>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d00b      	beq.n	800494a <TIM_Base_SetConfig+0x62>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004938:	d007      	beq.n	800494a <TIM_Base_SetConfig+0x62>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a19      	ldr	r2, [pc, #100]	; (80049a4 <TIM_Base_SetConfig+0xbc>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d003      	beq.n	800494a <TIM_Base_SetConfig+0x62>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a18      	ldr	r2, [pc, #96]	; (80049a8 <TIM_Base_SetConfig+0xc0>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d108      	bne.n	800495c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004950:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	4313      	orrs	r3, r2
 8004968:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a07      	ldr	r2, [pc, #28]	; (80049a0 <TIM_Base_SetConfig+0xb8>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d103      	bne.n	8004990 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	615a      	str	r2, [r3, #20]
}
 8004996:	bf00      	nop
 8004998:	3714      	adds	r7, #20
 800499a:	46bd      	mov	sp, r7
 800499c:	bc80      	pop	{r7}
 800499e:	4770      	bx	lr
 80049a0:	40012c00 	.word	0x40012c00
 80049a4:	40000400 	.word	0x40000400
 80049a8:	40000800 	.word	0x40000800

080049ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	f023 0201 	bic.w	r2, r3, #1
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0303 	bic.w	r3, r3, #3
 80049e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f023 0302 	bic.w	r3, r3, #2
 80049f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a1c      	ldr	r2, [pc, #112]	; (8004a74 <TIM_OC1_SetConfig+0xc8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d10c      	bne.n	8004a22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 0308 	bic.w	r3, r3, #8
 8004a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f023 0304 	bic.w	r3, r3, #4
 8004a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a13      	ldr	r2, [pc, #76]	; (8004a74 <TIM_OC1_SetConfig+0xc8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d111      	bne.n	8004a4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	621a      	str	r2, [r3, #32]
}
 8004a68:	bf00      	nop
 8004a6a:	371c      	adds	r7, #28
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bc80      	pop	{r7}
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40012c00 	.word	0x40012c00

08004a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	f023 0210 	bic.w	r2, r3, #16
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	021b      	lsls	r3, r3, #8
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 0320 	bic.w	r3, r3, #32
 8004ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a1d      	ldr	r2, [pc, #116]	; (8004b48 <TIM_OC2_SetConfig+0xd0>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d10d      	bne.n	8004af4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004af2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a14      	ldr	r2, [pc, #80]	; (8004b48 <TIM_OC2_SetConfig+0xd0>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d113      	bne.n	8004b24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	621a      	str	r2, [r3, #32]
}
 8004b3e:	bf00      	nop
 8004b40:	371c      	adds	r7, #28
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr
 8004b48:	40012c00 	.word	0x40012c00

08004b4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b087      	sub	sp, #28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	021b      	lsls	r3, r3, #8
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a1d      	ldr	r2, [pc, #116]	; (8004c1c <TIM_OC3_SetConfig+0xd0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d10d      	bne.n	8004bc6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	021b      	lsls	r3, r3, #8
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a14      	ldr	r2, [pc, #80]	; (8004c1c <TIM_OC3_SetConfig+0xd0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d113      	bne.n	8004bf6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	621a      	str	r2, [r3, #32]
}
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	40012c00 	.word	0x40012c00

08004c20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	021b      	lsls	r3, r3, #8
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	031b      	lsls	r3, r3, #12
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a0f      	ldr	r2, [pc, #60]	; (8004cb8 <TIM_OC4_SetConfig+0x98>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d109      	bne.n	8004c94 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	019b      	lsls	r3, r3, #6
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	621a      	str	r2, [r3, #32]
}
 8004cae:	bf00      	nop
 8004cb0:	371c      	adds	r7, #28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr
 8004cb8:	40012c00 	.word	0x40012c00

08004cbc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cd4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f023 0307 	bic.w	r3, r3, #7
 8004ce6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b70      	cmp	r3, #112	; 0x70
 8004d00:	d01a      	beq.n	8004d38 <TIM_SlaveTimer_SetConfig+0x7c>
 8004d02:	2b70      	cmp	r3, #112	; 0x70
 8004d04:	d860      	bhi.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
 8004d06:	2b60      	cmp	r3, #96	; 0x60
 8004d08:	d054      	beq.n	8004db4 <TIM_SlaveTimer_SetConfig+0xf8>
 8004d0a:	2b60      	cmp	r3, #96	; 0x60
 8004d0c:	d85c      	bhi.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
 8004d0e:	2b50      	cmp	r3, #80	; 0x50
 8004d10:	d046      	beq.n	8004da0 <TIM_SlaveTimer_SetConfig+0xe4>
 8004d12:	2b50      	cmp	r3, #80	; 0x50
 8004d14:	d858      	bhi.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
 8004d16:	2b40      	cmp	r3, #64	; 0x40
 8004d18:	d019      	beq.n	8004d4e <TIM_SlaveTimer_SetConfig+0x92>
 8004d1a:	2b40      	cmp	r3, #64	; 0x40
 8004d1c:	d854      	bhi.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
 8004d1e:	2b30      	cmp	r3, #48	; 0x30
 8004d20:	d054      	beq.n	8004dcc <TIM_SlaveTimer_SetConfig+0x110>
 8004d22:	2b30      	cmp	r3, #48	; 0x30
 8004d24:	d850      	bhi.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
 8004d26:	2b20      	cmp	r3, #32
 8004d28:	d050      	beq.n	8004dcc <TIM_SlaveTimer_SetConfig+0x110>
 8004d2a:	2b20      	cmp	r3, #32
 8004d2c:	d84c      	bhi.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d04c      	beq.n	8004dcc <TIM_SlaveTimer_SetConfig+0x110>
 8004d32:	2b10      	cmp	r3, #16
 8004d34:	d04a      	beq.n	8004dcc <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8004d36:	e047      	b.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6818      	ldr	r0, [r3, #0]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68d9      	ldr	r1, [r3, #12]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	f000 f9ca 	bl	80050e0 <TIM_ETR_SetConfig>
      break;
 8004d4c:	e03f      	b.n	8004dce <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2b05      	cmp	r3, #5
 8004d54:	d101      	bne.n	8004d5a <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e03a      	b.n	8004dd0 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6a1a      	ldr	r2, [r3, #32]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0201 	bic.w	r2, r2, #1
 8004d70:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d80:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	621a      	str	r2, [r3, #32]
      break;
 8004d9e:	e016      	b.n	8004dce <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	6899      	ldr	r1, [r3, #8]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	461a      	mov	r2, r3
 8004dae:	f000 f86d 	bl	8004e8c <TIM_TI1_ConfigInputStage>
      break;
 8004db2:	e00c      	b.n	8004dce <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6818      	ldr	r0, [r3, #0]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	6899      	ldr	r1, [r3, #8]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	f000 f8cd 	bl	8004f60 <TIM_TI2_ConfigInputStage>
      break;
 8004dc6:	e002      	b.n	8004dce <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8004dc8:	bf00      	nop
 8004dca:	e000      	b.n	8004dce <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8004dcc:	bf00      	nop
  }
  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3718      	adds	r7, #24
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	f023 0201 	bic.w	r2, r3, #1
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4a1f      	ldr	r2, [pc, #124]	; (8004e80 <TIM_TI1_SetConfig+0xa8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d00b      	beq.n	8004e1e <TIM_TI1_SetConfig+0x46>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0c:	d007      	beq.n	8004e1e <TIM_TI1_SetConfig+0x46>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4a1c      	ldr	r2, [pc, #112]	; (8004e84 <TIM_TI1_SetConfig+0xac>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d003      	beq.n	8004e1e <TIM_TI1_SetConfig+0x46>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4a1b      	ldr	r2, [pc, #108]	; (8004e88 <TIM_TI1_SetConfig+0xb0>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d101      	bne.n	8004e22 <TIM_TI1_SetConfig+0x4a>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e000      	b.n	8004e24 <TIM_TI1_SetConfig+0x4c>
 8004e22:	2300      	movs	r3, #0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f023 0303 	bic.w	r3, r3, #3
 8004e2e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]
 8004e38:	e003      	b.n	8004e42 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f043 0301 	orr.w	r3, r3, #1
 8004e40:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f023 030a 	bic.w	r3, r3, #10
 8004e5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f003 030a 	and.w	r3, r3, #10
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr
 8004e80:	40012c00 	.word	0x40012c00
 8004e84:	40000400 	.word	0x40000400
 8004e88:	40000800 	.word	0x40000800

08004e8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	f023 0201 	bic.w	r2, r3, #1
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004eb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f023 030a 	bic.w	r3, r3, #10
 8004ec8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	621a      	str	r2, [r3, #32]
}
 8004ede:	bf00      	nop
 8004ee0:	371c      	adds	r7, #28
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr

08004ee8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
 8004ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	f023 0210 	bic.w	r2, r3, #16
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f26:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	031b      	lsls	r3, r3, #12
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f3a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	621a      	str	r2, [r3, #32]
}
 8004f56:	bf00      	nop
 8004f58:	371c      	adds	r7, #28
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bc80      	pop	{r7}
 8004f5e:	4770      	bx	lr

08004f60 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b087      	sub	sp, #28
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	f023 0210 	bic.w	r2, r3, #16
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f8a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	031b      	lsls	r3, r3, #12
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f9c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	011b      	lsls	r3, r3, #4
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	621a      	str	r2, [r3, #32]
}
 8004fb4:	bf00      	nop
 8004fb6:	371c      	adds	r7, #28
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bc80      	pop	{r7}
 8004fbc:	4770      	bx	lr

08004fbe <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b087      	sub	sp, #28
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	607a      	str	r2, [r7, #4]
 8004fca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 0303 	bic.w	r3, r3, #3
 8004fea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ffa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	011b      	lsls	r3, r3, #4
 8005000:	b2db      	uxtb	r3, r3
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	4313      	orrs	r3, r2
 8005006:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800500e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	021b      	lsls	r3, r3, #8
 8005014:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	621a      	str	r2, [r3, #32]
}
 800502a:	bf00      	nop
 800502c:	371c      	adds	r7, #28
 800502e:	46bd      	mov	sp, r7
 8005030:	bc80      	pop	{r7}
 8005032:	4770      	bx	lr

08005034 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6a1b      	ldr	r3, [r3, #32]
 8005058:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005060:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	021b      	lsls	r3, r3, #8
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4313      	orrs	r3, r2
 800506a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005072:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	031b      	lsls	r3, r3, #12
 8005078:	b29b      	uxth	r3, r3
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005086:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	031b      	lsls	r3, r3, #12
 800508c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	621a      	str	r2, [r3, #32]
}
 80050a2:	bf00      	nop
 80050a4:	371c      	adds	r7, #28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bc80      	pop	{r7}
 80050aa:	4770      	bx	lr

080050ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f043 0307 	orr.w	r3, r3, #7
 80050ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	609a      	str	r2, [r3, #8]
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	bc80      	pop	{r7}
 80050de:	4770      	bx	lr

080050e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b087      	sub	sp, #28
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
 80050ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	021a      	lsls	r2, r3, #8
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	431a      	orrs	r2, r3
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	4313      	orrs	r3, r2
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	4313      	orrs	r3, r2
 800510c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	609a      	str	r2, [r3, #8]
}
 8005114:	bf00      	nop
 8005116:	371c      	adds	r7, #28
 8005118:	46bd      	mov	sp, r7
 800511a:	bc80      	pop	{r7}
 800511c:	4770      	bx	lr

0800511e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800511e:	b480      	push	{r7}
 8005120:	b087      	sub	sp, #28
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f003 031f 	and.w	r3, r3, #31
 8005130:	2201      	movs	r2, #1
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a1a      	ldr	r2, [r3, #32]
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	43db      	mvns	r3, r3
 8005140:	401a      	ands	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a1a      	ldr	r2, [r3, #32]
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	f003 031f 	and.w	r3, r3, #31
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	fa01 f303 	lsl.w	r3, r1, r3
 8005156:	431a      	orrs	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	621a      	str	r2, [r3, #32]
}
 800515c:	bf00      	nop
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr
	...

08005168 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800517c:	2302      	movs	r3, #2
 800517e:	e046      	b.n	800520e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a16      	ldr	r2, [pc, #88]	; (8005218 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d00e      	beq.n	80051e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051cc:	d009      	beq.n	80051e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a12      	ldr	r2, [pc, #72]	; (800521c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d004      	beq.n	80051e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a10      	ldr	r2, [pc, #64]	; (8005220 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d10c      	bne.n	80051fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3714      	adds	r7, #20
 8005212:	46bd      	mov	sp, r7
 8005214:	bc80      	pop	{r7}
 8005216:	4770      	bx	lr
 8005218:	40012c00 	.word	0x40012c00
 800521c:	40000400 	.word	0x40000400
 8005220:	40000800 	.word	0x40000800

08005224 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800522e:	2300      	movs	r3, #0
 8005230:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005238:	2b01      	cmp	r3, #1
 800523a:	d101      	bne.n	8005240 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800523c:	2302      	movs	r3, #2
 800523e:	e03d      	b.n	80052bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	4313      	orrs	r3, r2
 800528c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	4313      	orrs	r3, r2
 800529a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3714      	adds	r7, #20
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bc80      	pop	{r7}
 80052d6:	4770      	bx	lr

080052d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bc80      	pop	{r7}
 80052e8:	4770      	bx	lr

080052ea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b082      	sub	sp, #8
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d101      	bne.n	80052fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e03f      	b.n	800537c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b00      	cmp	r3, #0
 8005306:	d106      	bne.n	8005316 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7fc fa8d 	bl	8001830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2224      	movs	r2, #36	; 0x24
 800531a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68da      	ldr	r2, [r3, #12]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800532c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f904 	bl	800553c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	691a      	ldr	r2, [r3, #16]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005342:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	695a      	ldr	r2, [r3, #20]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005352:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68da      	ldr	r2, [r3, #12]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005362:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3708      	adds	r7, #8
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b08a      	sub	sp, #40	; 0x28
 8005388:	af02      	add	r7, sp, #8
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	603b      	str	r3, [r7, #0]
 8005390:	4613      	mov	r3, r2
 8005392:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d17c      	bne.n	800549e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_UART_Transmit+0x2c>
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e075      	b.n	80054a0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_UART_Transmit+0x3e>
 80053be:	2302      	movs	r3, #2
 80053c0:	e06e      	b.n	80054a0 <HAL_UART_Transmit+0x11c>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2221      	movs	r2, #33	; 0x21
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053d8:	f7fc fc2a 	bl	8001c30 <HAL_GetTick>
 80053dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	88fa      	ldrh	r2, [r7, #6]
 80053e2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	88fa      	ldrh	r2, [r7, #6]
 80053e8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f2:	d108      	bne.n	8005406 <HAL_UART_Transmit+0x82>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d104      	bne.n	8005406 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80053fc:	2300      	movs	r3, #0
 80053fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	61bb      	str	r3, [r7, #24]
 8005404:	e003      	b.n	800540e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800540a:	2300      	movs	r3, #0
 800540c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005416:	e02a      	b.n	800546e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	2200      	movs	r2, #0
 8005420:	2180      	movs	r1, #128	; 0x80
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 f840 	bl	80054a8 <UART_WaitOnFlagUntilTimeout>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e036      	b.n	80054a0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10b      	bne.n	8005450 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	881b      	ldrh	r3, [r3, #0]
 800543c:	461a      	mov	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005446:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	3302      	adds	r3, #2
 800544c:	61bb      	str	r3, [r7, #24]
 800544e:	e007      	b.n	8005460 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	781a      	ldrb	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	3301      	adds	r3, #1
 800545e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005464:	b29b      	uxth	r3, r3
 8005466:	3b01      	subs	r3, #1
 8005468:	b29a      	uxth	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1cf      	bne.n	8005418 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2200      	movs	r2, #0
 8005480:	2140      	movs	r1, #64	; 0x40
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 f810 	bl	80054a8 <UART_WaitOnFlagUntilTimeout>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e006      	b.n	80054a0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2220      	movs	r2, #32
 8005496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800549a:	2300      	movs	r3, #0
 800549c:	e000      	b.n	80054a0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800549e:	2302      	movs	r3, #2
  }
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3720      	adds	r7, #32
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	603b      	str	r3, [r7, #0]
 80054b4:	4613      	mov	r3, r2
 80054b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054b8:	e02c      	b.n	8005514 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054c0:	d028      	beq.n	8005514 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d007      	beq.n	80054d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80054c8:	f7fc fbb2 	bl	8001c30 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d21d      	bcs.n	8005514 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054e6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	695a      	ldr	r2, [r3, #20]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 0201 	bic.w	r2, r2, #1
 80054f6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2220      	movs	r2, #32
 80054fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e00f      	b.n	8005534 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	4013      	ands	r3, r2
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	429a      	cmp	r2, r3
 8005522:	bf0c      	ite	eq
 8005524:	2301      	moveq	r3, #1
 8005526:	2300      	movne	r3, #0
 8005528:	b2db      	uxtb	r3, r3
 800552a:	461a      	mov	r2, r3
 800552c:	79fb      	ldrb	r3, [r7, #7]
 800552e:	429a      	cmp	r2, r3
 8005530:	d0c3      	beq.n	80054ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	689a      	ldr	r2, [r3, #8]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	431a      	orrs	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	4313      	orrs	r3, r2
 800556a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005576:	f023 030c 	bic.w	r3, r3, #12
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	6812      	ldr	r2, [r2, #0]
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	430b      	orrs	r3, r1
 8005582:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	699a      	ldr	r2, [r3, #24]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	430a      	orrs	r2, r1
 8005598:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a2c      	ldr	r2, [pc, #176]	; (8005650 <UART_SetConfig+0x114>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d103      	bne.n	80055ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80055a4:	f7fd ff54 	bl	8003450 <HAL_RCC_GetPCLK2Freq>
 80055a8:	60f8      	str	r0, [r7, #12]
 80055aa:	e002      	b.n	80055b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80055ac:	f7fd ff3c 	bl	8003428 <HAL_RCC_GetPCLK1Freq>
 80055b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009a      	lsls	r2, r3, #2
 80055bc:	441a      	add	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c8:	4a22      	ldr	r2, [pc, #136]	; (8005654 <UART_SetConfig+0x118>)
 80055ca:	fba2 2303 	umull	r2, r3, r2, r3
 80055ce:	095b      	lsrs	r3, r3, #5
 80055d0:	0119      	lsls	r1, r3, #4
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4613      	mov	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	009a      	lsls	r2, r3, #2
 80055dc:	441a      	add	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80055e8:	4b1a      	ldr	r3, [pc, #104]	; (8005654 <UART_SetConfig+0x118>)
 80055ea:	fba3 0302 	umull	r0, r3, r3, r2
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	2064      	movs	r0, #100	; 0x64
 80055f2:	fb00 f303 	mul.w	r3, r0, r3
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	3332      	adds	r3, #50	; 0x32
 80055fc:	4a15      	ldr	r2, [pc, #84]	; (8005654 <UART_SetConfig+0x118>)
 80055fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005602:	095b      	lsrs	r3, r3, #5
 8005604:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005608:	4419      	add	r1, r3
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	4613      	mov	r3, r2
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	4413      	add	r3, r2
 8005612:	009a      	lsls	r2, r3, #2
 8005614:	441a      	add	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005620:	4b0c      	ldr	r3, [pc, #48]	; (8005654 <UART_SetConfig+0x118>)
 8005622:	fba3 0302 	umull	r0, r3, r3, r2
 8005626:	095b      	lsrs	r3, r3, #5
 8005628:	2064      	movs	r0, #100	; 0x64
 800562a:	fb00 f303 	mul.w	r3, r0, r3
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	3332      	adds	r3, #50	; 0x32
 8005634:	4a07      	ldr	r2, [pc, #28]	; (8005654 <UART_SetConfig+0x118>)
 8005636:	fba2 2303 	umull	r2, r3, r2, r3
 800563a:	095b      	lsrs	r3, r3, #5
 800563c:	f003 020f 	and.w	r2, r3, #15
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	440a      	add	r2, r1
 8005646:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005648:	bf00      	nop
 800564a:	3710      	adds	r7, #16
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	40013800 	.word	0x40013800
 8005654:	51eb851f 	.word	0x51eb851f

08005658 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005662:	2300      	movs	r3, #0
 8005664:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800566a:	2b84      	cmp	r3, #132	; 0x84
 800566c:	d005      	beq.n	800567a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800566e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	4413      	add	r3, r2
 8005676:	3303      	adds	r3, #3
 8005678:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800567a:	68fb      	ldr	r3, [r7, #12]
}
 800567c:	4618      	mov	r0, r3
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	bc80      	pop	{r7}
 8005684:	4770      	bx	lr

08005686 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800568a:	f000 fae7 	bl	8005c5c <vTaskStartScheduler>
  
  return osOK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	bd80      	pop	{r7, pc}

08005694 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005696:	b089      	sub	sp, #36	; 0x24
 8005698:	af04      	add	r7, sp, #16
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d020      	beq.n	80056e8 <osThreadCreate+0x54>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d01c      	beq.n	80056e8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685c      	ldr	r4, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681d      	ldr	r5, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691e      	ldr	r6, [r3, #16]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7ff ffc9 	bl	8005658 <makeFreeRtosPriority>
 80056c6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056d0:	9202      	str	r2, [sp, #8]
 80056d2:	9301      	str	r3, [sp, #4]
 80056d4:	9100      	str	r1, [sp, #0]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	4632      	mov	r2, r6
 80056da:	4629      	mov	r1, r5
 80056dc:	4620      	mov	r0, r4
 80056de:	f000 f8e8 	bl	80058b2 <xTaskCreateStatic>
 80056e2:	4603      	mov	r3, r0
 80056e4:	60fb      	str	r3, [r7, #12]
 80056e6:	e01c      	b.n	8005722 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685c      	ldr	r4, [r3, #4]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056f4:	b29e      	uxth	r6, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f7ff ffab 	bl	8005658 <makeFreeRtosPriority>
 8005702:	4602      	mov	r2, r0
 8005704:	f107 030c 	add.w	r3, r7, #12
 8005708:	9301      	str	r3, [sp, #4]
 800570a:	9200      	str	r2, [sp, #0]
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	4632      	mov	r2, r6
 8005710:	4629      	mov	r1, r5
 8005712:	4620      	mov	r0, r4
 8005714:	f000 f929 	bl	800596a <xTaskCreate>
 8005718:	4603      	mov	r3, r0
 800571a:	2b01      	cmp	r3, #1
 800571c:	d001      	beq.n	8005722 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800571e:	2300      	movs	r3, #0
 8005720:	e000      	b.n	8005724 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005722:	68fb      	ldr	r3, [r7, #12]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800572c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <osDelay+0x16>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	e000      	b.n	8005744 <osDelay+0x18>
 8005742:	2301      	movs	r3, #1
 8005744:	4618      	mov	r0, r3
 8005746:	f000 fa55 	bl	8005bf4 <vTaskDelay>
  
  return osOK;
 800574a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f103 0208 	add.w	r2, r3, #8
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800576c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f103 0208 	add.w	r2, r3, #8
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f103 0208 	add.w	r2, r3, #8
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	bc80      	pop	{r7}
 8005790:	4770      	bx	lr

08005792 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005792:	b480      	push	{r7}
 8005794:	b083      	sub	sp, #12
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bc80      	pop	{r7}
 80057a8:	4770      	bx	lr

080057aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057aa:	b480      	push	{r7}
 80057ac:	b085      	sub	sp, #20
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
 80057b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	683a      	ldr	r2, [r7, #0]
 80057d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	1c5a      	adds	r2, r3, #1
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	601a      	str	r2, [r3, #0]
}
 80057e6:	bf00      	nop
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr

080057f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005806:	d103      	bne.n	8005810 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	e00c      	b.n	800582a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3308      	adds	r3, #8
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	e002      	b.n	800581e <vListInsert+0x2e>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	429a      	cmp	r2, r3
 8005828:	d2f6      	bcs.n	8005818 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	601a      	str	r2, [r3, #0]
}
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	bc80      	pop	{r7}
 800585e:	4770      	bx	lr

08005860 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	6892      	ldr	r2, [r2, #8]
 8005876:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	6852      	ldr	r2, [r2, #4]
 8005880:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	429a      	cmp	r2, r3
 800588a:	d103      	bne.n	8005894 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689a      	ldr	r2, [r3, #8]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	1e5a      	subs	r2, r3, #1
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3714      	adds	r7, #20
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bc80      	pop	{r7}
 80058b0:	4770      	bx	lr

080058b2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b08e      	sub	sp, #56	; 0x38
 80058b6:	af04      	add	r7, sp, #16
 80058b8:	60f8      	str	r0, [r7, #12]
 80058ba:	60b9      	str	r1, [r7, #8]
 80058bc:	607a      	str	r2, [r7, #4]
 80058be:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80058c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10a      	bne.n	80058dc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ca:	f383 8811 	msr	BASEPRI, r3
 80058ce:	f3bf 8f6f 	isb	sy
 80058d2:	f3bf 8f4f 	dsb	sy
 80058d6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80058d8:	bf00      	nop
 80058da:	e7fe      	b.n	80058da <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80058dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <xTaskCreateStatic+0x46>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	61fb      	str	r3, [r7, #28]
}
 80058f4:	bf00      	nop
 80058f6:	e7fe      	b.n	80058f6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80058f8:	23b4      	movs	r3, #180	; 0xb4
 80058fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	2bb4      	cmp	r3, #180	; 0xb4
 8005900:	d00a      	beq.n	8005918 <xTaskCreateStatic+0x66>
	__asm volatile
 8005902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005906:	f383 8811 	msr	BASEPRI, r3
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	61bb      	str	r3, [r7, #24]
}
 8005914:	bf00      	nop
 8005916:	e7fe      	b.n	8005916 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591a:	2b00      	cmp	r3, #0
 800591c:	d01e      	beq.n	800595c <xTaskCreateStatic+0xaa>
 800591e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005920:	2b00      	cmp	r3, #0
 8005922:	d01b      	beq.n	800595c <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005926:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800592c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800592e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005930:	2202      	movs	r2, #2
 8005932:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005936:	2300      	movs	r3, #0
 8005938:	9303      	str	r3, [sp, #12]
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	9302      	str	r3, [sp, #8]
 800593e:	f107 0314 	add.w	r3, r7, #20
 8005942:	9301      	str	r3, [sp, #4]
 8005944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f850 	bl	80059f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005954:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005956:	f000 f8e3 	bl	8005b20 <prvAddNewTaskToReadyList>
 800595a:	e001      	b.n	8005960 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005960:	697b      	ldr	r3, [r7, #20]
	}
 8005962:	4618      	mov	r0, r3
 8005964:	3728      	adds	r7, #40	; 0x28
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800596a:	b580      	push	{r7, lr}
 800596c:	b08c      	sub	sp, #48	; 0x30
 800596e:	af04      	add	r7, sp, #16
 8005970:	60f8      	str	r0, [r7, #12]
 8005972:	60b9      	str	r1, [r7, #8]
 8005974:	603b      	str	r3, [r7, #0]
 8005976:	4613      	mov	r3, r2
 8005978:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4618      	mov	r0, r3
 8005980:	f000 fe96 	bl	80066b0 <pvPortMalloc>
 8005984:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00e      	beq.n	80059aa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800598c:	20b4      	movs	r0, #180	; 0xb4
 800598e:	f000 fe8f 	bl	80066b0 <pvPortMalloc>
 8005992:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	631a      	str	r2, [r3, #48]	; 0x30
 80059a0:	e005      	b.n	80059ae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059a2:	6978      	ldr	r0, [r7, #20]
 80059a4:	f000 ff48 	bl	8006838 <vPortFree>
 80059a8:	e001      	b.n	80059ae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80059aa:	2300      	movs	r3, #0
 80059ac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d017      	beq.n	80059e4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80059bc:	88fa      	ldrh	r2, [r7, #6]
 80059be:	2300      	movs	r3, #0
 80059c0:	9303      	str	r3, [sp, #12]
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	9302      	str	r3, [sp, #8]
 80059c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c8:	9301      	str	r3, [sp, #4]
 80059ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 f80e 	bl	80059f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059d8:	69f8      	ldr	r0, [r7, #28]
 80059da:	f000 f8a1 	bl	8005b20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80059de:	2301      	movs	r3, #1
 80059e0:	61bb      	str	r3, [r7, #24]
 80059e2:	e002      	b.n	80059ea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80059e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059e8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80059ea:	69bb      	ldr	r3, [r7, #24]
	}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3720      	adds	r7, #32
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b088      	sub	sp, #32
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
 8005a00:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	f023 0307 	bic.w	r3, r3, #7
 8005a1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <prvInitialiseNewTask+0x48>
	__asm volatile
 8005a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2a:	f383 8811 	msr	BASEPRI, r3
 8005a2e:	f3bf 8f6f 	isb	sy
 8005a32:	f3bf 8f4f 	dsb	sy
 8005a36:	617b      	str	r3, [r7, #20]
}
 8005a38:	bf00      	nop
 8005a3a:	e7fe      	b.n	8005a3a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	61fb      	str	r3, [r7, #28]
 8005a40:	e012      	b.n	8005a68 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	4413      	add	r3, r2
 8005a48:	7819      	ldrb	r1, [r3, #0]
 8005a4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	4413      	add	r3, r2
 8005a50:	3334      	adds	r3, #52	; 0x34
 8005a52:	460a      	mov	r2, r1
 8005a54:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d006      	beq.n	8005a70 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	3301      	adds	r3, #1
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	2b0f      	cmp	r3, #15
 8005a6c:	d9e9      	bls.n	8005a42 <prvInitialiseNewTask+0x4e>
 8005a6e:	e000      	b.n	8005a72 <prvInitialiseNewTask+0x7e>
		{
			break;
 8005a70:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a7c:	2b06      	cmp	r3, #6
 8005a7e:	d901      	bls.n	8005a84 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a80:	2306      	movs	r3, #6
 8005a82:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a88:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a8e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a92:	2200      	movs	r2, #0
 8005a94:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a98:	3304      	adds	r3, #4
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7ff fe79 	bl	8005792 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa2:	3318      	adds	r3, #24
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fe74 	bl	8005792 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005aae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ab2:	f1c3 0207 	rsb	r2, r3, #7
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005abc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005abe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad2:	334c      	adds	r3, #76	; 0x4c
 8005ad4:	2260      	movs	r2, #96	; 0x60
 8005ad6:	2100      	movs	r1, #0
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f001 f8f2 	bl	8006cc2 <memset>
 8005ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae0:	4a0c      	ldr	r2, [pc, #48]	; (8005b14 <prvInitialiseNewTask+0x120>)
 8005ae2:	651a      	str	r2, [r3, #80]	; 0x50
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae6:	4a0c      	ldr	r2, [pc, #48]	; (8005b18 <prvInitialiseNewTask+0x124>)
 8005ae8:	655a      	str	r2, [r3, #84]	; 0x54
 8005aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aec:	4a0b      	ldr	r2, [pc, #44]	; (8005b1c <prvInitialiseNewTask+0x128>)
 8005aee:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	68f9      	ldr	r1, [r7, #12]
 8005af4:	69b8      	ldr	r0, [r7, #24]
 8005af6:	f000 fc29 	bl	800634c <pxPortInitialiseStack>
 8005afa:	4602      	mov	r2, r0
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b0a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b0c:	bf00      	nop
 8005b0e:	3720      	adds	r7, #32
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	08009b68 	.word	0x08009b68
 8005b18:	08009b88 	.word	0x08009b88
 8005b1c:	08009b48 	.word	0x08009b48

08005b20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b28:	f000 fd00 	bl	800652c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b2c:	4b2a      	ldr	r3, [pc, #168]	; (8005bd8 <prvAddNewTaskToReadyList+0xb8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	3301      	adds	r3, #1
 8005b32:	4a29      	ldr	r2, [pc, #164]	; (8005bd8 <prvAddNewTaskToReadyList+0xb8>)
 8005b34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b36:	4b29      	ldr	r3, [pc, #164]	; (8005bdc <prvAddNewTaskToReadyList+0xbc>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d109      	bne.n	8005b52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b3e:	4a27      	ldr	r2, [pc, #156]	; (8005bdc <prvAddNewTaskToReadyList+0xbc>)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b44:	4b24      	ldr	r3, [pc, #144]	; (8005bd8 <prvAddNewTaskToReadyList+0xb8>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d110      	bne.n	8005b6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b4c:	f000 fad2 	bl	80060f4 <prvInitialiseTaskLists>
 8005b50:	e00d      	b.n	8005b6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b52:	4b23      	ldr	r3, [pc, #140]	; (8005be0 <prvAddNewTaskToReadyList+0xc0>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d109      	bne.n	8005b6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b5a:	4b20      	ldr	r3, [pc, #128]	; (8005bdc <prvAddNewTaskToReadyList+0xbc>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d802      	bhi.n	8005b6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b68:	4a1c      	ldr	r2, [pc, #112]	; (8005bdc <prvAddNewTaskToReadyList+0xbc>)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b6e:	4b1d      	ldr	r3, [pc, #116]	; (8005be4 <prvAddNewTaskToReadyList+0xc4>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3301      	adds	r3, #1
 8005b74:	4a1b      	ldr	r2, [pc, #108]	; (8005be4 <prvAddNewTaskToReadyList+0xc4>)
 8005b76:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	409a      	lsls	r2, r3
 8005b80:	4b19      	ldr	r3, [pc, #100]	; (8005be8 <prvAddNewTaskToReadyList+0xc8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	4a18      	ldr	r2, [pc, #96]	; (8005be8 <prvAddNewTaskToReadyList+0xc8>)
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b8e:	4613      	mov	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4a15      	ldr	r2, [pc, #84]	; (8005bec <prvAddNewTaskToReadyList+0xcc>)
 8005b98:	441a      	add	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4610      	mov	r0, r2
 8005ba2:	f7ff fe02 	bl	80057aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ba6:	f000 fcf1 	bl	800658c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005baa:	4b0d      	ldr	r3, [pc, #52]	; (8005be0 <prvAddNewTaskToReadyList+0xc0>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00e      	beq.n	8005bd0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005bb2:	4b0a      	ldr	r3, [pc, #40]	; (8005bdc <prvAddNewTaskToReadyList+0xbc>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d207      	bcs.n	8005bd0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005bc0:	4b0b      	ldr	r3, [pc, #44]	; (8005bf0 <prvAddNewTaskToReadyList+0xd0>)
 8005bc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bd0:	bf00      	nop
 8005bd2:	3708      	adds	r7, #8
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	200016dc 	.word	0x200016dc
 8005bdc:	200015dc 	.word	0x200015dc
 8005be0:	200016e8 	.word	0x200016e8
 8005be4:	200016f8 	.word	0x200016f8
 8005be8:	200016e4 	.word	0x200016e4
 8005bec:	200015e0 	.word	0x200015e0
 8005bf0:	e000ed04 	.word	0xe000ed04

08005bf4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d017      	beq.n	8005c36 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c06:	4b13      	ldr	r3, [pc, #76]	; (8005c54 <vTaskDelay+0x60>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00a      	beq.n	8005c24 <vTaskDelay+0x30>
	__asm volatile
 8005c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c12:	f383 8811 	msr	BASEPRI, r3
 8005c16:	f3bf 8f6f 	isb	sy
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	60bb      	str	r3, [r7, #8]
}
 8005c20:	bf00      	nop
 8005c22:	e7fe      	b.n	8005c22 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005c24:	f000 f884 	bl	8005d30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c28:	2100      	movs	r1, #0
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 fb28 	bl	8006280 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c30:	f000 f88c 	bl	8005d4c <xTaskResumeAll>
 8005c34:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d107      	bne.n	8005c4c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005c3c:	4b06      	ldr	r3, [pc, #24]	; (8005c58 <vTaskDelay+0x64>)
 8005c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c42:	601a      	str	r2, [r3, #0]
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c4c:	bf00      	nop
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	20001704 	.word	0x20001704
 8005c58:	e000ed04 	.word	0xe000ed04

08005c5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08a      	sub	sp, #40	; 0x28
 8005c60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c66:	2300      	movs	r3, #0
 8005c68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c6a:	463a      	mov	r2, r7
 8005c6c:	1d39      	adds	r1, r7, #4
 8005c6e:	f107 0308 	add.w	r3, r7, #8
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fa ffce 	bl	8000c14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c78:	6839      	ldr	r1, [r7, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	9202      	str	r2, [sp, #8]
 8005c80:	9301      	str	r3, [sp, #4]
 8005c82:	2300      	movs	r3, #0
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	2300      	movs	r3, #0
 8005c88:	460a      	mov	r2, r1
 8005c8a:	4921      	ldr	r1, [pc, #132]	; (8005d10 <vTaskStartScheduler+0xb4>)
 8005c8c:	4821      	ldr	r0, [pc, #132]	; (8005d14 <vTaskStartScheduler+0xb8>)
 8005c8e:	f7ff fe10 	bl	80058b2 <xTaskCreateStatic>
 8005c92:	4603      	mov	r3, r0
 8005c94:	4a20      	ldr	r2, [pc, #128]	; (8005d18 <vTaskStartScheduler+0xbc>)
 8005c96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c98:	4b1f      	ldr	r3, [pc, #124]	; (8005d18 <vTaskStartScheduler+0xbc>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d002      	beq.n	8005ca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e001      	b.n	8005caa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d11b      	bne.n	8005ce8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	613b      	str	r3, [r7, #16]
}
 8005cc2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005cc4:	4b15      	ldr	r3, [pc, #84]	; (8005d1c <vTaskStartScheduler+0xc0>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	334c      	adds	r3, #76	; 0x4c
 8005cca:	4a15      	ldr	r2, [pc, #84]	; (8005d20 <vTaskStartScheduler+0xc4>)
 8005ccc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cce:	4b15      	ldr	r3, [pc, #84]	; (8005d24 <vTaskStartScheduler+0xc8>)
 8005cd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cd6:	4b14      	ldr	r3, [pc, #80]	; (8005d28 <vTaskStartScheduler+0xcc>)
 8005cd8:	2201      	movs	r2, #1
 8005cda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005cdc:	4b13      	ldr	r3, [pc, #76]	; (8005d2c <vTaskStartScheduler+0xd0>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ce2:	f000 fbb1 	bl	8006448 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ce6:	e00e      	b.n	8005d06 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cee:	d10a      	bne.n	8005d06 <vTaskStartScheduler+0xaa>
	__asm volatile
 8005cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf4:	f383 8811 	msr	BASEPRI, r3
 8005cf8:	f3bf 8f6f 	isb	sy
 8005cfc:	f3bf 8f4f 	dsb	sy
 8005d00:	60fb      	str	r3, [r7, #12]
}
 8005d02:	bf00      	nop
 8005d04:	e7fe      	b.n	8005d04 <vTaskStartScheduler+0xa8>
}
 8005d06:	bf00      	nop
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	08009b28 	.word	0x08009b28
 8005d14:	080060c5 	.word	0x080060c5
 8005d18:	20001700 	.word	0x20001700
 8005d1c:	200015dc 	.word	0x200015dc
 8005d20:	20000010 	.word	0x20000010
 8005d24:	200016fc 	.word	0x200016fc
 8005d28:	200016e8 	.word	0x200016e8
 8005d2c:	200016e0 	.word	0x200016e0

08005d30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d30:	b480      	push	{r7}
 8005d32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005d34:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <vTaskSuspendAll+0x18>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	4a03      	ldr	r2, [pc, #12]	; (8005d48 <vTaskSuspendAll+0x18>)
 8005d3c:	6013      	str	r3, [r2, #0]
}
 8005d3e:	bf00      	nop
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	20001704 	.word	0x20001704

08005d4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d56:	2300      	movs	r3, #0
 8005d58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d5a:	4b41      	ldr	r3, [pc, #260]	; (8005e60 <xTaskResumeAll+0x114>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d10a      	bne.n	8005d78 <xTaskResumeAll+0x2c>
	__asm volatile
 8005d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	603b      	str	r3, [r7, #0]
}
 8005d74:	bf00      	nop
 8005d76:	e7fe      	b.n	8005d76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d78:	f000 fbd8 	bl	800652c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d7c:	4b38      	ldr	r3, [pc, #224]	; (8005e60 <xTaskResumeAll+0x114>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3b01      	subs	r3, #1
 8005d82:	4a37      	ldr	r2, [pc, #220]	; (8005e60 <xTaskResumeAll+0x114>)
 8005d84:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d86:	4b36      	ldr	r3, [pc, #216]	; (8005e60 <xTaskResumeAll+0x114>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d161      	bne.n	8005e52 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d8e:	4b35      	ldr	r3, [pc, #212]	; (8005e64 <xTaskResumeAll+0x118>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d05d      	beq.n	8005e52 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d96:	e02e      	b.n	8005df6 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005d98:	4b33      	ldr	r3, [pc, #204]	; (8005e68 <xTaskResumeAll+0x11c>)
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3318      	adds	r3, #24
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7ff fd5b 	bl	8005860 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	3304      	adds	r3, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7ff fd56 	bl	8005860 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db8:	2201      	movs	r2, #1
 8005dba:	409a      	lsls	r2, r3
 8005dbc:	4b2b      	ldr	r3, [pc, #172]	; (8005e6c <xTaskResumeAll+0x120>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	4a2a      	ldr	r2, [pc, #168]	; (8005e6c <xTaskResumeAll+0x120>)
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dca:	4613      	mov	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4413      	add	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4a27      	ldr	r2, [pc, #156]	; (8005e70 <xTaskResumeAll+0x124>)
 8005dd4:	441a      	add	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	3304      	adds	r3, #4
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4610      	mov	r0, r2
 8005dde:	f7ff fce4 	bl	80057aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005de6:	4b23      	ldr	r3, [pc, #140]	; (8005e74 <xTaskResumeAll+0x128>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d302      	bcc.n	8005df6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005df0:	4b21      	ldr	r3, [pc, #132]	; (8005e78 <xTaskResumeAll+0x12c>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005df6:	4b1c      	ldr	r3, [pc, #112]	; (8005e68 <xTaskResumeAll+0x11c>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d1cc      	bne.n	8005d98 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e04:	f000 fa18 	bl	8006238 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e08:	4b1c      	ldr	r3, [pc, #112]	; (8005e7c <xTaskResumeAll+0x130>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d010      	beq.n	8005e36 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e14:	f000 f836 	bl	8005e84 <xTaskIncrementTick>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d002      	beq.n	8005e24 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005e1e:	4b16      	ldr	r3, [pc, #88]	; (8005e78 <xTaskResumeAll+0x12c>)
 8005e20:	2201      	movs	r2, #1
 8005e22:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	3b01      	subs	r3, #1
 8005e28:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1f1      	bne.n	8005e14 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005e30:	4b12      	ldr	r3, [pc, #72]	; (8005e7c <xTaskResumeAll+0x130>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e36:	4b10      	ldr	r3, [pc, #64]	; (8005e78 <xTaskResumeAll+0x12c>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d009      	beq.n	8005e52 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e42:	4b0f      	ldr	r3, [pc, #60]	; (8005e80 <xTaskResumeAll+0x134>)
 8005e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	f3bf 8f4f 	dsb	sy
 8005e4e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e52:	f000 fb9b 	bl	800658c <vPortExitCritical>

	return xAlreadyYielded;
 8005e56:	68bb      	ldr	r3, [r7, #8]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	20001704 	.word	0x20001704
 8005e64:	200016dc 	.word	0x200016dc
 8005e68:	2000169c 	.word	0x2000169c
 8005e6c:	200016e4 	.word	0x200016e4
 8005e70:	200015e0 	.word	0x200015e0
 8005e74:	200015dc 	.word	0x200015dc
 8005e78:	200016f0 	.word	0x200016f0
 8005e7c:	200016ec 	.word	0x200016ec
 8005e80:	e000ed04 	.word	0xe000ed04

08005e84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e8e:	4b51      	ldr	r3, [pc, #324]	; (8005fd4 <xTaskIncrementTick+0x150>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f040 808d 	bne.w	8005fb2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e98:	4b4f      	ldr	r3, [pc, #316]	; (8005fd8 <xTaskIncrementTick+0x154>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ea0:	4a4d      	ldr	r2, [pc, #308]	; (8005fd8 <xTaskIncrementTick+0x154>)
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d120      	bne.n	8005eee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005eac:	4b4b      	ldr	r3, [pc, #300]	; (8005fdc <xTaskIncrementTick+0x158>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00a      	beq.n	8005ecc <xTaskIncrementTick+0x48>
	__asm volatile
 8005eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eba:	f383 8811 	msr	BASEPRI, r3
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	603b      	str	r3, [r7, #0]
}
 8005ec8:	bf00      	nop
 8005eca:	e7fe      	b.n	8005eca <xTaskIncrementTick+0x46>
 8005ecc:	4b43      	ldr	r3, [pc, #268]	; (8005fdc <xTaskIncrementTick+0x158>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	60fb      	str	r3, [r7, #12]
 8005ed2:	4b43      	ldr	r3, [pc, #268]	; (8005fe0 <xTaskIncrementTick+0x15c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a41      	ldr	r2, [pc, #260]	; (8005fdc <xTaskIncrementTick+0x158>)
 8005ed8:	6013      	str	r3, [r2, #0]
 8005eda:	4a41      	ldr	r2, [pc, #260]	; (8005fe0 <xTaskIncrementTick+0x15c>)
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6013      	str	r3, [r2, #0]
 8005ee0:	4b40      	ldr	r3, [pc, #256]	; (8005fe4 <xTaskIncrementTick+0x160>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	4a3f      	ldr	r2, [pc, #252]	; (8005fe4 <xTaskIncrementTick+0x160>)
 8005ee8:	6013      	str	r3, [r2, #0]
 8005eea:	f000 f9a5 	bl	8006238 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005eee:	4b3e      	ldr	r3, [pc, #248]	; (8005fe8 <xTaskIncrementTick+0x164>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d34d      	bcc.n	8005f94 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ef8:	4b38      	ldr	r3, [pc, #224]	; (8005fdc <xTaskIncrementTick+0x158>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <xTaskIncrementTick+0x82>
 8005f02:	2301      	movs	r3, #1
 8005f04:	e000      	b.n	8005f08 <xTaskIncrementTick+0x84>
 8005f06:	2300      	movs	r3, #0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d004      	beq.n	8005f16 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f0c:	4b36      	ldr	r3, [pc, #216]	; (8005fe8 <xTaskIncrementTick+0x164>)
 8005f0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f12:	601a      	str	r2, [r3, #0]
					break;
 8005f14:	e03e      	b.n	8005f94 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f16:	4b31      	ldr	r3, [pc, #196]	; (8005fdc <xTaskIncrementTick+0x158>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d203      	bcs.n	8005f36 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f2e:	4a2e      	ldr	r2, [pc, #184]	; (8005fe8 <xTaskIncrementTick+0x164>)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6013      	str	r3, [r2, #0]
						break;
 8005f34:	e02e      	b.n	8005f94 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	3304      	adds	r3, #4
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7ff fc90 	bl	8005860 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d004      	beq.n	8005f52 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	3318      	adds	r3, #24
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff fc87 	bl	8005860 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f56:	2201      	movs	r2, #1
 8005f58:	409a      	lsls	r2, r3
 8005f5a:	4b24      	ldr	r3, [pc, #144]	; (8005fec <xTaskIncrementTick+0x168>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	4a22      	ldr	r2, [pc, #136]	; (8005fec <xTaskIncrementTick+0x168>)
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f68:	4613      	mov	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4a1f      	ldr	r2, [pc, #124]	; (8005ff0 <xTaskIncrementTick+0x16c>)
 8005f72:	441a      	add	r2, r3
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	3304      	adds	r3, #4
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4610      	mov	r0, r2
 8005f7c:	f7ff fc15 	bl	80057aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f84:	4b1b      	ldr	r3, [pc, #108]	; (8005ff4 <xTaskIncrementTick+0x170>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d3b4      	bcc.n	8005ef8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f92:	e7b1      	b.n	8005ef8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f94:	4b17      	ldr	r3, [pc, #92]	; (8005ff4 <xTaskIncrementTick+0x170>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f9a:	4915      	ldr	r1, [pc, #84]	; (8005ff0 <xTaskIncrementTick+0x16c>)
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	440b      	add	r3, r1
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d907      	bls.n	8005fbc <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005fac:	2301      	movs	r3, #1
 8005fae:	617b      	str	r3, [r7, #20]
 8005fb0:	e004      	b.n	8005fbc <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005fb2:	4b11      	ldr	r3, [pc, #68]	; (8005ff8 <xTaskIncrementTick+0x174>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	4a0f      	ldr	r2, [pc, #60]	; (8005ff8 <xTaskIncrementTick+0x174>)
 8005fba:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005fbc:	4b0f      	ldr	r3, [pc, #60]	; (8005ffc <xTaskIncrementTick+0x178>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d001      	beq.n	8005fc8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005fc8:	697b      	ldr	r3, [r7, #20]
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3718      	adds	r7, #24
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	20001704 	.word	0x20001704
 8005fd8:	200016e0 	.word	0x200016e0
 8005fdc:	20001694 	.word	0x20001694
 8005fe0:	20001698 	.word	0x20001698
 8005fe4:	200016f4 	.word	0x200016f4
 8005fe8:	200016fc 	.word	0x200016fc
 8005fec:	200016e4 	.word	0x200016e4
 8005ff0:	200015e0 	.word	0x200015e0
 8005ff4:	200015dc 	.word	0x200015dc
 8005ff8:	200016ec 	.word	0x200016ec
 8005ffc:	200016f0 	.word	0x200016f0

08006000 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006006:	4b29      	ldr	r3, [pc, #164]	; (80060ac <vTaskSwitchContext+0xac>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d003      	beq.n	8006016 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800600e:	4b28      	ldr	r3, [pc, #160]	; (80060b0 <vTaskSwitchContext+0xb0>)
 8006010:	2201      	movs	r2, #1
 8006012:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006014:	e044      	b.n	80060a0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006016:	4b26      	ldr	r3, [pc, #152]	; (80060b0 <vTaskSwitchContext+0xb0>)
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800601c:	4b25      	ldr	r3, [pc, #148]	; (80060b4 <vTaskSwitchContext+0xb4>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	fab3 f383 	clz	r3, r3
 8006028:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800602a:	7afb      	ldrb	r3, [r7, #11]
 800602c:	f1c3 031f 	rsb	r3, r3, #31
 8006030:	617b      	str	r3, [r7, #20]
 8006032:	4921      	ldr	r1, [pc, #132]	; (80060b8 <vTaskSwitchContext+0xb8>)
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	4613      	mov	r3, r2
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	4413      	add	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	440b      	add	r3, r1
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10a      	bne.n	800605c <vTaskSwitchContext+0x5c>
	__asm volatile
 8006046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800604a:	f383 8811 	msr	BASEPRI, r3
 800604e:	f3bf 8f6f 	isb	sy
 8006052:	f3bf 8f4f 	dsb	sy
 8006056:	607b      	str	r3, [r7, #4]
}
 8006058:	bf00      	nop
 800605a:	e7fe      	b.n	800605a <vTaskSwitchContext+0x5a>
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	4613      	mov	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	4a14      	ldr	r2, [pc, #80]	; (80060b8 <vTaskSwitchContext+0xb8>)
 8006068:	4413      	add	r3, r2
 800606a:	613b      	str	r3, [r7, #16]
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	605a      	str	r2, [r3, #4]
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	3308      	adds	r3, #8
 800607e:	429a      	cmp	r2, r3
 8006080:	d104      	bne.n	800608c <vTaskSwitchContext+0x8c>
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	605a      	str	r2, [r3, #4]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	4a0a      	ldr	r2, [pc, #40]	; (80060bc <vTaskSwitchContext+0xbc>)
 8006094:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006096:	4b09      	ldr	r3, [pc, #36]	; (80060bc <vTaskSwitchContext+0xbc>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	334c      	adds	r3, #76	; 0x4c
 800609c:	4a08      	ldr	r2, [pc, #32]	; (80060c0 <vTaskSwitchContext+0xc0>)
 800609e:	6013      	str	r3, [r2, #0]
}
 80060a0:	bf00      	nop
 80060a2:	371c      	adds	r7, #28
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bc80      	pop	{r7}
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	20001704 	.word	0x20001704
 80060b0:	200016f0 	.word	0x200016f0
 80060b4:	200016e4 	.word	0x200016e4
 80060b8:	200015e0 	.word	0x200015e0
 80060bc:	200015dc 	.word	0x200015dc
 80060c0:	20000010 	.word	0x20000010

080060c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80060cc:	f000 f852 	bl	8006174 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80060d0:	4b06      	ldr	r3, [pc, #24]	; (80060ec <prvIdleTask+0x28>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d9f9      	bls.n	80060cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80060d8:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <prvIdleTask+0x2c>)
 80060da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060de:	601a      	str	r2, [r3, #0]
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80060e8:	e7f0      	b.n	80060cc <prvIdleTask+0x8>
 80060ea:	bf00      	nop
 80060ec:	200015e0 	.word	0x200015e0
 80060f0:	e000ed04 	.word	0xe000ed04

080060f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060fa:	2300      	movs	r3, #0
 80060fc:	607b      	str	r3, [r7, #4]
 80060fe:	e00c      	b.n	800611a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	4613      	mov	r3, r2
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	4a12      	ldr	r2, [pc, #72]	; (8006154 <prvInitialiseTaskLists+0x60>)
 800610c:	4413      	add	r3, r2
 800610e:	4618      	mov	r0, r3
 8006110:	f7ff fb20 	bl	8005754 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3301      	adds	r3, #1
 8006118:	607b      	str	r3, [r7, #4]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b06      	cmp	r3, #6
 800611e:	d9ef      	bls.n	8006100 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006120:	480d      	ldr	r0, [pc, #52]	; (8006158 <prvInitialiseTaskLists+0x64>)
 8006122:	f7ff fb17 	bl	8005754 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006126:	480d      	ldr	r0, [pc, #52]	; (800615c <prvInitialiseTaskLists+0x68>)
 8006128:	f7ff fb14 	bl	8005754 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800612c:	480c      	ldr	r0, [pc, #48]	; (8006160 <prvInitialiseTaskLists+0x6c>)
 800612e:	f7ff fb11 	bl	8005754 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006132:	480c      	ldr	r0, [pc, #48]	; (8006164 <prvInitialiseTaskLists+0x70>)
 8006134:	f7ff fb0e 	bl	8005754 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006138:	480b      	ldr	r0, [pc, #44]	; (8006168 <prvInitialiseTaskLists+0x74>)
 800613a:	f7ff fb0b 	bl	8005754 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800613e:	4b0b      	ldr	r3, [pc, #44]	; (800616c <prvInitialiseTaskLists+0x78>)
 8006140:	4a05      	ldr	r2, [pc, #20]	; (8006158 <prvInitialiseTaskLists+0x64>)
 8006142:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006144:	4b0a      	ldr	r3, [pc, #40]	; (8006170 <prvInitialiseTaskLists+0x7c>)
 8006146:	4a05      	ldr	r2, [pc, #20]	; (800615c <prvInitialiseTaskLists+0x68>)
 8006148:	601a      	str	r2, [r3, #0]
}
 800614a:	bf00      	nop
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	200015e0 	.word	0x200015e0
 8006158:	2000166c 	.word	0x2000166c
 800615c:	20001680 	.word	0x20001680
 8006160:	2000169c 	.word	0x2000169c
 8006164:	200016b0 	.word	0x200016b0
 8006168:	200016c8 	.word	0x200016c8
 800616c:	20001694 	.word	0x20001694
 8006170:	20001698 	.word	0x20001698

08006174 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800617a:	e019      	b.n	80061b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800617c:	f000 f9d6 	bl	800652c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006180:	4b10      	ldr	r3, [pc, #64]	; (80061c4 <prvCheckTasksWaitingTermination+0x50>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	3304      	adds	r3, #4
 800618c:	4618      	mov	r0, r3
 800618e:	f7ff fb67 	bl	8005860 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006192:	4b0d      	ldr	r3, [pc, #52]	; (80061c8 <prvCheckTasksWaitingTermination+0x54>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3b01      	subs	r3, #1
 8006198:	4a0b      	ldr	r2, [pc, #44]	; (80061c8 <prvCheckTasksWaitingTermination+0x54>)
 800619a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800619c:	4b0b      	ldr	r3, [pc, #44]	; (80061cc <prvCheckTasksWaitingTermination+0x58>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	4a0a      	ldr	r2, [pc, #40]	; (80061cc <prvCheckTasksWaitingTermination+0x58>)
 80061a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80061a6:	f000 f9f1 	bl	800658c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f810 	bl	80061d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061b0:	4b06      	ldr	r3, [pc, #24]	; (80061cc <prvCheckTasksWaitingTermination+0x58>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1e1      	bne.n	800617c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80061b8:	bf00      	nop
 80061ba:	bf00      	nop
 80061bc:	3708      	adds	r7, #8
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	200016b0 	.word	0x200016b0
 80061c8:	200016dc 	.word	0x200016dc
 80061cc:	200016c4 	.word	0x200016c4

080061d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	334c      	adds	r3, #76	; 0x4c
 80061dc:	4618      	mov	r0, r3
 80061de:	f001 faf1 	bl	80077c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d108      	bne.n	80061fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f0:	4618      	mov	r0, r3
 80061f2:	f000 fb21 	bl	8006838 <vPortFree>
				vPortFree( pxTCB );
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fb1e 	bl	8006838 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80061fc:	e018      	b.n	8006230 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006204:	2b01      	cmp	r3, #1
 8006206:	d103      	bne.n	8006210 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fb15 	bl	8006838 <vPortFree>
	}
 800620e:	e00f      	b.n	8006230 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006216:	2b02      	cmp	r3, #2
 8006218:	d00a      	beq.n	8006230 <prvDeleteTCB+0x60>
	__asm volatile
 800621a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621e:	f383 8811 	msr	BASEPRI, r3
 8006222:	f3bf 8f6f 	isb	sy
 8006226:	f3bf 8f4f 	dsb	sy
 800622a:	60fb      	str	r3, [r7, #12]
}
 800622c:	bf00      	nop
 800622e:	e7fe      	b.n	800622e <prvDeleteTCB+0x5e>
	}
 8006230:	bf00      	nop
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800623e:	4b0e      	ldr	r3, [pc, #56]	; (8006278 <prvResetNextTaskUnblockTime+0x40>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d101      	bne.n	800624c <prvResetNextTaskUnblockTime+0x14>
 8006248:	2301      	movs	r3, #1
 800624a:	e000      	b.n	800624e <prvResetNextTaskUnblockTime+0x16>
 800624c:	2300      	movs	r3, #0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d004      	beq.n	800625c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006252:	4b0a      	ldr	r3, [pc, #40]	; (800627c <prvResetNextTaskUnblockTime+0x44>)
 8006254:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006258:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800625a:	e008      	b.n	800626e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800625c:	4b06      	ldr	r3, [pc, #24]	; (8006278 <prvResetNextTaskUnblockTime+0x40>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	4a04      	ldr	r2, [pc, #16]	; (800627c <prvResetNextTaskUnblockTime+0x44>)
 800626c:	6013      	str	r3, [r2, #0]
}
 800626e:	bf00      	nop
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	bc80      	pop	{r7}
 8006276:	4770      	bx	lr
 8006278:	20001694 	.word	0x20001694
 800627c:	200016fc 	.word	0x200016fc

08006280 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800628a:	4b29      	ldr	r3, [pc, #164]	; (8006330 <prvAddCurrentTaskToDelayedList+0xb0>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006290:	4b28      	ldr	r3, [pc, #160]	; (8006334 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3304      	adds	r3, #4
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff fae2 	bl	8005860 <uxListRemove>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10b      	bne.n	80062ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80062a2:	4b24      	ldr	r3, [pc, #144]	; (8006334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a8:	2201      	movs	r2, #1
 80062aa:	fa02 f303 	lsl.w	r3, r2, r3
 80062ae:	43da      	mvns	r2, r3
 80062b0:	4b21      	ldr	r3, [pc, #132]	; (8006338 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4013      	ands	r3, r2
 80062b6:	4a20      	ldr	r2, [pc, #128]	; (8006338 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062c0:	d10a      	bne.n	80062d8 <prvAddCurrentTaskToDelayedList+0x58>
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d007      	beq.n	80062d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062c8:	4b1a      	ldr	r3, [pc, #104]	; (8006334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	3304      	adds	r3, #4
 80062ce:	4619      	mov	r1, r3
 80062d0:	481a      	ldr	r0, [pc, #104]	; (800633c <prvAddCurrentTaskToDelayedList+0xbc>)
 80062d2:	f7ff fa6a 	bl	80057aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062d6:	e026      	b.n	8006326 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4413      	add	r3, r2
 80062de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062e0:	4b14      	ldr	r3, [pc, #80]	; (8006334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d209      	bcs.n	8006304 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062f0:	4b13      	ldr	r3, [pc, #76]	; (8006340 <prvAddCurrentTaskToDelayedList+0xc0>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	4b0f      	ldr	r3, [pc, #60]	; (8006334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	3304      	adds	r3, #4
 80062fa:	4619      	mov	r1, r3
 80062fc:	4610      	mov	r0, r2
 80062fe:	f7ff fa77 	bl	80057f0 <vListInsert>
}
 8006302:	e010      	b.n	8006326 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006304:	4b0f      	ldr	r3, [pc, #60]	; (8006344 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	4b0a      	ldr	r3, [pc, #40]	; (8006334 <prvAddCurrentTaskToDelayedList+0xb4>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3304      	adds	r3, #4
 800630e:	4619      	mov	r1, r3
 8006310:	4610      	mov	r0, r2
 8006312:	f7ff fa6d 	bl	80057f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006316:	4b0c      	ldr	r3, [pc, #48]	; (8006348 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	429a      	cmp	r2, r3
 800631e:	d202      	bcs.n	8006326 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006320:	4a09      	ldr	r2, [pc, #36]	; (8006348 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	6013      	str	r3, [r2, #0]
}
 8006326:	bf00      	nop
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	200016e0 	.word	0x200016e0
 8006334:	200015dc 	.word	0x200015dc
 8006338:	200016e4 	.word	0x200016e4
 800633c:	200016c8 	.word	0x200016c8
 8006340:	20001698 	.word	0x20001698
 8006344:	20001694 	.word	0x20001694
 8006348:	200016fc 	.word	0x200016fc

0800634c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	3b04      	subs	r3, #4
 800635c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	3b04      	subs	r3, #4
 800636a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	f023 0201 	bic.w	r2, r3, #1
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3b04      	subs	r3, #4
 800637a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800637c:	4a08      	ldr	r2, [pc, #32]	; (80063a0 <pxPortInitialiseStack+0x54>)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	3b14      	subs	r3, #20
 8006386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	3b20      	subs	r3, #32
 8006392:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006394:	68fb      	ldr	r3, [r7, #12]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3714      	adds	r7, #20
 800639a:	46bd      	mov	sp, r7
 800639c:	bc80      	pop	{r7}
 800639e:	4770      	bx	lr
 80063a0:	080063a5 	.word	0x080063a5

080063a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80063aa:	2300      	movs	r3, #0
 80063ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063ae:	4b12      	ldr	r3, [pc, #72]	; (80063f8 <prvTaskExitError+0x54>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063b6:	d00a      	beq.n	80063ce <prvTaskExitError+0x2a>
	__asm volatile
 80063b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	60fb      	str	r3, [r7, #12]
}
 80063ca:	bf00      	nop
 80063cc:	e7fe      	b.n	80063cc <prvTaskExitError+0x28>
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d2:	f383 8811 	msr	BASEPRI, r3
 80063d6:	f3bf 8f6f 	isb	sy
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	60bb      	str	r3, [r7, #8]
}
 80063e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80063e2:	bf00      	nop
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0fc      	beq.n	80063e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80063ea:	bf00      	nop
 80063ec:	bf00      	nop
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bc80      	pop	{r7}
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	2000000c 	.word	0x2000000c
 80063fc:	00000000 	.word	0x00000000

08006400 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006400:	4b07      	ldr	r3, [pc, #28]	; (8006420 <pxCurrentTCBConst2>)
 8006402:	6819      	ldr	r1, [r3, #0]
 8006404:	6808      	ldr	r0, [r1, #0]
 8006406:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800640a:	f380 8809 	msr	PSP, r0
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f04f 0000 	mov.w	r0, #0
 8006416:	f380 8811 	msr	BASEPRI, r0
 800641a:	f04e 0e0d 	orr.w	lr, lr, #13
 800641e:	4770      	bx	lr

08006420 <pxCurrentTCBConst2>:
 8006420:	200015dc 	.word	0x200015dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop

08006428 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006428:	4806      	ldr	r0, [pc, #24]	; (8006444 <prvPortStartFirstTask+0x1c>)
 800642a:	6800      	ldr	r0, [r0, #0]
 800642c:	6800      	ldr	r0, [r0, #0]
 800642e:	f380 8808 	msr	MSP, r0
 8006432:	b662      	cpsie	i
 8006434:	b661      	cpsie	f
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	df00      	svc	0
 8006440:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006442:	bf00      	nop
 8006444:	e000ed08 	.word	0xe000ed08

08006448 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800644e:	4b32      	ldr	r3, [pc, #200]	; (8006518 <xPortStartScheduler+0xd0>)
 8006450:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	22ff      	movs	r2, #255	; 0xff
 800645e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	b2db      	uxtb	r3, r3
 8006466:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006468:	78fb      	ldrb	r3, [r7, #3]
 800646a:	b2db      	uxtb	r3, r3
 800646c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006470:	b2da      	uxtb	r2, r3
 8006472:	4b2a      	ldr	r3, [pc, #168]	; (800651c <xPortStartScheduler+0xd4>)
 8006474:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006476:	4b2a      	ldr	r3, [pc, #168]	; (8006520 <xPortStartScheduler+0xd8>)
 8006478:	2207      	movs	r2, #7
 800647a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800647c:	e009      	b.n	8006492 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800647e:	4b28      	ldr	r3, [pc, #160]	; (8006520 <xPortStartScheduler+0xd8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3b01      	subs	r3, #1
 8006484:	4a26      	ldr	r2, [pc, #152]	; (8006520 <xPortStartScheduler+0xd8>)
 8006486:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006488:	78fb      	ldrb	r3, [r7, #3]
 800648a:	b2db      	uxtb	r3, r3
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	b2db      	uxtb	r3, r3
 8006490:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006492:	78fb      	ldrb	r3, [r7, #3]
 8006494:	b2db      	uxtb	r3, r3
 8006496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800649a:	2b80      	cmp	r3, #128	; 0x80
 800649c:	d0ef      	beq.n	800647e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800649e:	4b20      	ldr	r3, [pc, #128]	; (8006520 <xPortStartScheduler+0xd8>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f1c3 0307 	rsb	r3, r3, #7
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d00a      	beq.n	80064c0 <xPortStartScheduler+0x78>
	__asm volatile
 80064aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ae:	f383 8811 	msr	BASEPRI, r3
 80064b2:	f3bf 8f6f 	isb	sy
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	60bb      	str	r3, [r7, #8]
}
 80064bc:	bf00      	nop
 80064be:	e7fe      	b.n	80064be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064c0:	4b17      	ldr	r3, [pc, #92]	; (8006520 <xPortStartScheduler+0xd8>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	021b      	lsls	r3, r3, #8
 80064c6:	4a16      	ldr	r2, [pc, #88]	; (8006520 <xPortStartScheduler+0xd8>)
 80064c8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064ca:	4b15      	ldr	r3, [pc, #84]	; (8006520 <xPortStartScheduler+0xd8>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80064d2:	4a13      	ldr	r2, [pc, #76]	; (8006520 <xPortStartScheduler+0xd8>)
 80064d4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064de:	4b11      	ldr	r3, [pc, #68]	; (8006524 <xPortStartScheduler+0xdc>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a10      	ldr	r2, [pc, #64]	; (8006524 <xPortStartScheduler+0xdc>)
 80064e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80064ea:	4b0e      	ldr	r3, [pc, #56]	; (8006524 <xPortStartScheduler+0xdc>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a0d      	ldr	r2, [pc, #52]	; (8006524 <xPortStartScheduler+0xdc>)
 80064f0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80064f4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80064f6:	f000 f8b9 	bl	800666c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80064fa:	4b0b      	ldr	r3, [pc, #44]	; (8006528 <xPortStartScheduler+0xe0>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006500:	f7ff ff92 	bl	8006428 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006504:	f7ff fd7c 	bl	8006000 <vTaskSwitchContext>
	prvTaskExitError();
 8006508:	f7ff ff4c 	bl	80063a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	e000e400 	.word	0xe000e400
 800651c:	20001708 	.word	0x20001708
 8006520:	2000170c 	.word	0x2000170c
 8006524:	e000ed20 	.word	0xe000ed20
 8006528:	2000000c 	.word	0x2000000c

0800652c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
	__asm volatile
 8006532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006536:	f383 8811 	msr	BASEPRI, r3
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	607b      	str	r3, [r7, #4]
}
 8006544:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006546:	4b0f      	ldr	r3, [pc, #60]	; (8006584 <vPortEnterCritical+0x58>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3301      	adds	r3, #1
 800654c:	4a0d      	ldr	r2, [pc, #52]	; (8006584 <vPortEnterCritical+0x58>)
 800654e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006550:	4b0c      	ldr	r3, [pc, #48]	; (8006584 <vPortEnterCritical+0x58>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d10f      	bne.n	8006578 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006558:	4b0b      	ldr	r3, [pc, #44]	; (8006588 <vPortEnterCritical+0x5c>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00a      	beq.n	8006578 <vPortEnterCritical+0x4c>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	603b      	str	r3, [r7, #0]
}
 8006574:	bf00      	nop
 8006576:	e7fe      	b.n	8006576 <vPortEnterCritical+0x4a>
	}
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	2000000c 	.word	0x2000000c
 8006588:	e000ed04 	.word	0xe000ed04

0800658c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006592:	4b11      	ldr	r3, [pc, #68]	; (80065d8 <vPortExitCritical+0x4c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10a      	bne.n	80065b0 <vPortExitCritical+0x24>
	__asm volatile
 800659a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800659e:	f383 8811 	msr	BASEPRI, r3
 80065a2:	f3bf 8f6f 	isb	sy
 80065a6:	f3bf 8f4f 	dsb	sy
 80065aa:	607b      	str	r3, [r7, #4]
}
 80065ac:	bf00      	nop
 80065ae:	e7fe      	b.n	80065ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80065b0:	4b09      	ldr	r3, [pc, #36]	; (80065d8 <vPortExitCritical+0x4c>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	4a08      	ldr	r2, [pc, #32]	; (80065d8 <vPortExitCritical+0x4c>)
 80065b8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80065ba:	4b07      	ldr	r3, [pc, #28]	; (80065d8 <vPortExitCritical+0x4c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d105      	bne.n	80065ce <vPortExitCritical+0x42>
 80065c2:	2300      	movs	r3, #0
 80065c4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80065cc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr
 80065d8:	2000000c 	.word	0x2000000c
 80065dc:	00000000 	.word	0x00000000

080065e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80065e0:	f3ef 8009 	mrs	r0, PSP
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	4b0d      	ldr	r3, [pc, #52]	; (8006620 <pxCurrentTCBConst>)
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80065f0:	6010      	str	r0, [r2, #0]
 80065f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80065f6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80065fa:	f380 8811 	msr	BASEPRI, r0
 80065fe:	f7ff fcff 	bl	8006000 <vTaskSwitchContext>
 8006602:	f04f 0000 	mov.w	r0, #0
 8006606:	f380 8811 	msr	BASEPRI, r0
 800660a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800660e:	6819      	ldr	r1, [r3, #0]
 8006610:	6808      	ldr	r0, [r1, #0]
 8006612:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006616:	f380 8809 	msr	PSP, r0
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	4770      	bx	lr

08006620 <pxCurrentTCBConst>:
 8006620:	200015dc 	.word	0x200015dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop

08006628 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	607b      	str	r3, [r7, #4]
}
 8006640:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006642:	f7ff fc1f 	bl	8005e84 <xTaskIncrementTick>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d003      	beq.n	8006654 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800664c:	4b06      	ldr	r3, [pc, #24]	; (8006668 <SysTick_Handler+0x40>)
 800664e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006652:	601a      	str	r2, [r3, #0]
 8006654:	2300      	movs	r3, #0
 8006656:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	f383 8811 	msr	BASEPRI, r3
}
 800665e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006660:	bf00      	nop
 8006662:	3708      	adds	r7, #8
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}
 8006668:	e000ed04 	.word	0xe000ed04

0800666c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006670:	4b0a      	ldr	r3, [pc, #40]	; (800669c <vPortSetupTimerInterrupt+0x30>)
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006676:	4b0a      	ldr	r3, [pc, #40]	; (80066a0 <vPortSetupTimerInterrupt+0x34>)
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800667c:	4b09      	ldr	r3, [pc, #36]	; (80066a4 <vPortSetupTimerInterrupt+0x38>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a09      	ldr	r2, [pc, #36]	; (80066a8 <vPortSetupTimerInterrupt+0x3c>)
 8006682:	fba2 2303 	umull	r2, r3, r2, r3
 8006686:	099b      	lsrs	r3, r3, #6
 8006688:	4a08      	ldr	r2, [pc, #32]	; (80066ac <vPortSetupTimerInterrupt+0x40>)
 800668a:	3b01      	subs	r3, #1
 800668c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800668e:	4b03      	ldr	r3, [pc, #12]	; (800669c <vPortSetupTimerInterrupt+0x30>)
 8006690:	2207      	movs	r2, #7
 8006692:	601a      	str	r2, [r3, #0]
}
 8006694:	bf00      	nop
 8006696:	46bd      	mov	sp, r7
 8006698:	bc80      	pop	{r7}
 800669a:	4770      	bx	lr
 800669c:	e000e010 	.word	0xe000e010
 80066a0:	e000e018 	.word	0xe000e018
 80066a4:	20000000 	.word	0x20000000
 80066a8:	10624dd3 	.word	0x10624dd3
 80066ac:	e000e014 	.word	0xe000e014

080066b0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b08a      	sub	sp, #40	; 0x28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80066b8:	2300      	movs	r3, #0
 80066ba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80066bc:	f7ff fb38 	bl	8005d30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80066c0:	4b58      	ldr	r3, [pc, #352]	; (8006824 <pvPortMalloc+0x174>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d101      	bne.n	80066cc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80066c8:	f000 f910 	bl	80068ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80066cc:	4b56      	ldr	r3, [pc, #344]	; (8006828 <pvPortMalloc+0x178>)
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4013      	ands	r3, r2
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f040 808e 	bne.w	80067f6 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d01d      	beq.n	800671c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80066e0:	2208      	movs	r2, #8
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4413      	add	r3, r2
 80066e6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d014      	beq.n	800671c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f023 0307 	bic.w	r3, r3, #7
 80066f8:	3308      	adds	r3, #8
 80066fa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f003 0307 	and.w	r3, r3, #7
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00a      	beq.n	800671c <pvPortMalloc+0x6c>
	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	617b      	str	r3, [r7, #20]
}
 8006718:	bf00      	nop
 800671a:	e7fe      	b.n	800671a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d069      	beq.n	80067f6 <pvPortMalloc+0x146>
 8006722:	4b42      	ldr	r3, [pc, #264]	; (800682c <pvPortMalloc+0x17c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	429a      	cmp	r2, r3
 800672a:	d864      	bhi.n	80067f6 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800672c:	4b40      	ldr	r3, [pc, #256]	; (8006830 <pvPortMalloc+0x180>)
 800672e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006730:	4b3f      	ldr	r3, [pc, #252]	; (8006830 <pvPortMalloc+0x180>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006736:	e004      	b.n	8006742 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	429a      	cmp	r2, r3
 800674a:	d903      	bls.n	8006754 <pvPortMalloc+0xa4>
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1f1      	bne.n	8006738 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006754:	4b33      	ldr	r3, [pc, #204]	; (8006824 <pvPortMalloc+0x174>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800675a:	429a      	cmp	r2, r3
 800675c:	d04b      	beq.n	80067f6 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800675e:	6a3b      	ldr	r3, [r7, #32]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2208      	movs	r2, #8
 8006764:	4413      	add	r3, r2
 8006766:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	6a3b      	ldr	r3, [r7, #32]
 800676e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	1ad2      	subs	r2, r2, r3
 8006778:	2308      	movs	r3, #8
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	429a      	cmp	r2, r3
 800677e:	d91f      	bls.n	80067c0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4413      	add	r3, r2
 8006786:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	f003 0307 	and.w	r3, r3, #7
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00a      	beq.n	80067a8 <pvPortMalloc+0xf8>
	__asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	613b      	str	r3, [r7, #16]
}
 80067a4:	bf00      	nop
 80067a6:	e7fe      	b.n	80067a6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80067a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067aa:	685a      	ldr	r2, [r3, #4]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	1ad2      	subs	r2, r2, r3
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80067b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80067ba:	69b8      	ldr	r0, [r7, #24]
 80067bc:	f000 f8f8 	bl	80069b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80067c0:	4b1a      	ldr	r3, [pc, #104]	; (800682c <pvPortMalloc+0x17c>)
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	4a18      	ldr	r2, [pc, #96]	; (800682c <pvPortMalloc+0x17c>)
 80067cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80067ce:	4b17      	ldr	r3, [pc, #92]	; (800682c <pvPortMalloc+0x17c>)
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	4b18      	ldr	r3, [pc, #96]	; (8006834 <pvPortMalloc+0x184>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d203      	bcs.n	80067e2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80067da:	4b14      	ldr	r3, [pc, #80]	; (800682c <pvPortMalloc+0x17c>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a15      	ldr	r2, [pc, #84]	; (8006834 <pvPortMalloc+0x184>)
 80067e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80067e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e4:	685a      	ldr	r2, [r3, #4]
 80067e6:	4b10      	ldr	r3, [pc, #64]	; (8006828 <pvPortMalloc+0x178>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	431a      	orrs	r2, r3
 80067ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80067f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80067f6:	f7ff faa9 	bl	8005d4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	f003 0307 	and.w	r3, r3, #7
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00a      	beq.n	800681a <pvPortMalloc+0x16a>
	__asm volatile
 8006804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006808:	f383 8811 	msr	BASEPRI, r3
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	f3bf 8f4f 	dsb	sy
 8006814:	60fb      	str	r3, [r7, #12]
}
 8006816:	bf00      	nop
 8006818:	e7fe      	b.n	8006818 <pvPortMalloc+0x168>
	return pvReturn;
 800681a:	69fb      	ldr	r3, [r7, #28]
}
 800681c:	4618      	mov	r0, r3
 800681e:	3728      	adds	r7, #40	; 0x28
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}
 8006824:	20002318 	.word	0x20002318
 8006828:	20002324 	.word	0x20002324
 800682c:	2000231c 	.word	0x2000231c
 8006830:	20002310 	.word	0x20002310
 8006834:	20002320 	.word	0x20002320

08006838 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d048      	beq.n	80068dc <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800684a:	2308      	movs	r3, #8
 800684c:	425b      	negs	r3, r3
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	4413      	add	r3, r2
 8006852:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	4b21      	ldr	r3, [pc, #132]	; (80068e4 <vPortFree+0xac>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4013      	ands	r3, r2
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10a      	bne.n	800687c <vPortFree+0x44>
	__asm volatile
 8006866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686a:	f383 8811 	msr	BASEPRI, r3
 800686e:	f3bf 8f6f 	isb	sy
 8006872:	f3bf 8f4f 	dsb	sy
 8006876:	60fb      	str	r3, [r7, #12]
}
 8006878:	bf00      	nop
 800687a:	e7fe      	b.n	800687a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00a      	beq.n	800689a <vPortFree+0x62>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	60bb      	str	r3, [r7, #8]
}
 8006896:	bf00      	nop
 8006898:	e7fe      	b.n	8006898 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	4b11      	ldr	r3, [pc, #68]	; (80068e4 <vPortFree+0xac>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4013      	ands	r3, r2
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d019      	beq.n	80068dc <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d115      	bne.n	80068dc <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	4b0b      	ldr	r3, [pc, #44]	; (80068e4 <vPortFree+0xac>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	43db      	mvns	r3, r3
 80068ba:	401a      	ands	r2, r3
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80068c0:	f7ff fa36 	bl	8005d30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	4b07      	ldr	r3, [pc, #28]	; (80068e8 <vPortFree+0xb0>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4413      	add	r3, r2
 80068ce:	4a06      	ldr	r2, [pc, #24]	; (80068e8 <vPortFree+0xb0>)
 80068d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80068d2:	6938      	ldr	r0, [r7, #16]
 80068d4:	f000 f86c 	bl	80069b0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80068d8:	f7ff fa38 	bl	8005d4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80068dc:	bf00      	nop
 80068de:	3718      	adds	r7, #24
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	20002324 	.word	0x20002324
 80068e8:	2000231c 	.word	0x2000231c

080068ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80068f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80068f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80068f8:	4b27      	ldr	r3, [pc, #156]	; (8006998 <prvHeapInit+0xac>)
 80068fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f003 0307 	and.w	r3, r3, #7
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00c      	beq.n	8006920 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3307      	adds	r3, #7
 800690a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f023 0307 	bic.w	r3, r3, #7
 8006912:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	4a1f      	ldr	r2, [pc, #124]	; (8006998 <prvHeapInit+0xac>)
 800691c:	4413      	add	r3, r2
 800691e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006924:	4a1d      	ldr	r2, [pc, #116]	; (800699c <prvHeapInit+0xb0>)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800692a:	4b1c      	ldr	r3, [pc, #112]	; (800699c <prvHeapInit+0xb0>)
 800692c:	2200      	movs	r2, #0
 800692e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	4413      	add	r3, r2
 8006936:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006938:	2208      	movs	r2, #8
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	1a9b      	subs	r3, r3, r2
 800693e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0307 	bic.w	r3, r3, #7
 8006946:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	4a15      	ldr	r2, [pc, #84]	; (80069a0 <prvHeapInit+0xb4>)
 800694c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800694e:	4b14      	ldr	r3, [pc, #80]	; (80069a0 <prvHeapInit+0xb4>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2200      	movs	r2, #0
 8006954:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006956:	4b12      	ldr	r3, [pc, #72]	; (80069a0 <prvHeapInit+0xb4>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2200      	movs	r2, #0
 800695c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	1ad2      	subs	r2, r2, r3
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800696c:	4b0c      	ldr	r3, [pc, #48]	; (80069a0 <prvHeapInit+0xb4>)
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	4a0a      	ldr	r2, [pc, #40]	; (80069a4 <prvHeapInit+0xb8>)
 800697a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	4a09      	ldr	r2, [pc, #36]	; (80069a8 <prvHeapInit+0xbc>)
 8006982:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006984:	4b09      	ldr	r3, [pc, #36]	; (80069ac <prvHeapInit+0xc0>)
 8006986:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800698a:	601a      	str	r2, [r3, #0]
}
 800698c:	bf00      	nop
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	bc80      	pop	{r7}
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	20001710 	.word	0x20001710
 800699c:	20002310 	.word	0x20002310
 80069a0:	20002318 	.word	0x20002318
 80069a4:	20002320 	.word	0x20002320
 80069a8:	2000231c 	.word	0x2000231c
 80069ac:	20002324 	.word	0x20002324

080069b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80069b8:	4b27      	ldr	r3, [pc, #156]	; (8006a58 <prvInsertBlockIntoFreeList+0xa8>)
 80069ba:	60fb      	str	r3, [r7, #12]
 80069bc:	e002      	b.n	80069c4 <prvInsertBlockIntoFreeList+0x14>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	60fb      	str	r3, [r7, #12]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d8f7      	bhi.n	80069be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	68ba      	ldr	r2, [r7, #8]
 80069d8:	4413      	add	r3, r2
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d108      	bne.n	80069f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	441a      	add	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	441a      	add	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d118      	bne.n	8006a38 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	4b14      	ldr	r3, [pc, #80]	; (8006a5c <prvInsertBlockIntoFreeList+0xac>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d00d      	beq.n	8006a2e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	441a      	add	r2, r3
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	e008      	b.n	8006a40 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a2e:	4b0b      	ldr	r3, [pc, #44]	; (8006a5c <prvInsertBlockIntoFreeList+0xac>)
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	601a      	str	r2, [r3, #0]
 8006a36:	e003      	b.n	8006a40 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d002      	beq.n	8006a4e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a4e:	bf00      	nop
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr
 8006a58:	20002310 	.word	0x20002310
 8006a5c:	20002318 	.word	0x20002318

08006a60 <__errno>:
 8006a60:	4b01      	ldr	r3, [pc, #4]	; (8006a68 <__errno+0x8>)
 8006a62:	6818      	ldr	r0, [r3, #0]
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	20000010 	.word	0x20000010

08006a6c <std>:
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	b510      	push	{r4, lr}
 8006a70:	4604      	mov	r4, r0
 8006a72:	e9c0 3300 	strd	r3, r3, [r0]
 8006a76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a7a:	6083      	str	r3, [r0, #8]
 8006a7c:	8181      	strh	r1, [r0, #12]
 8006a7e:	6643      	str	r3, [r0, #100]	; 0x64
 8006a80:	81c2      	strh	r2, [r0, #14]
 8006a82:	6183      	str	r3, [r0, #24]
 8006a84:	4619      	mov	r1, r3
 8006a86:	2208      	movs	r2, #8
 8006a88:	305c      	adds	r0, #92	; 0x5c
 8006a8a:	f000 f91a 	bl	8006cc2 <memset>
 8006a8e:	4b05      	ldr	r3, [pc, #20]	; (8006aa4 <std+0x38>)
 8006a90:	6224      	str	r4, [r4, #32]
 8006a92:	6263      	str	r3, [r4, #36]	; 0x24
 8006a94:	4b04      	ldr	r3, [pc, #16]	; (8006aa8 <std+0x3c>)
 8006a96:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a98:	4b04      	ldr	r3, [pc, #16]	; (8006aac <std+0x40>)
 8006a9a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a9c:	4b04      	ldr	r3, [pc, #16]	; (8006ab0 <std+0x44>)
 8006a9e:	6323      	str	r3, [r4, #48]	; 0x30
 8006aa0:	bd10      	pop	{r4, pc}
 8006aa2:	bf00      	nop
 8006aa4:	08007905 	.word	0x08007905
 8006aa8:	08007927 	.word	0x08007927
 8006aac:	0800795f 	.word	0x0800795f
 8006ab0:	08007983 	.word	0x08007983

08006ab4 <_cleanup_r>:
 8006ab4:	4901      	ldr	r1, [pc, #4]	; (8006abc <_cleanup_r+0x8>)
 8006ab6:	f000 b8af 	b.w	8006c18 <_fwalk_reent>
 8006aba:	bf00      	nop
 8006abc:	08008949 	.word	0x08008949

08006ac0 <__sfmoreglue>:
 8006ac0:	2268      	movs	r2, #104	; 0x68
 8006ac2:	b570      	push	{r4, r5, r6, lr}
 8006ac4:	1e4d      	subs	r5, r1, #1
 8006ac6:	4355      	muls	r5, r2
 8006ac8:	460e      	mov	r6, r1
 8006aca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ace:	f000 f921 	bl	8006d14 <_malloc_r>
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	b140      	cbz	r0, 8006ae8 <__sfmoreglue+0x28>
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	e9c0 1600 	strd	r1, r6, [r0]
 8006adc:	300c      	adds	r0, #12
 8006ade:	60a0      	str	r0, [r4, #8]
 8006ae0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ae4:	f000 f8ed 	bl	8006cc2 <memset>
 8006ae8:	4620      	mov	r0, r4
 8006aea:	bd70      	pop	{r4, r5, r6, pc}

08006aec <__sfp_lock_acquire>:
 8006aec:	4801      	ldr	r0, [pc, #4]	; (8006af4 <__sfp_lock_acquire+0x8>)
 8006aee:	f000 b8d8 	b.w	8006ca2 <__retarget_lock_acquire_recursive>
 8006af2:	bf00      	nop
 8006af4:	20002329 	.word	0x20002329

08006af8 <__sfp_lock_release>:
 8006af8:	4801      	ldr	r0, [pc, #4]	; (8006b00 <__sfp_lock_release+0x8>)
 8006afa:	f000 b8d3 	b.w	8006ca4 <__retarget_lock_release_recursive>
 8006afe:	bf00      	nop
 8006b00:	20002329 	.word	0x20002329

08006b04 <__sinit_lock_acquire>:
 8006b04:	4801      	ldr	r0, [pc, #4]	; (8006b0c <__sinit_lock_acquire+0x8>)
 8006b06:	f000 b8cc 	b.w	8006ca2 <__retarget_lock_acquire_recursive>
 8006b0a:	bf00      	nop
 8006b0c:	2000232a 	.word	0x2000232a

08006b10 <__sinit_lock_release>:
 8006b10:	4801      	ldr	r0, [pc, #4]	; (8006b18 <__sinit_lock_release+0x8>)
 8006b12:	f000 b8c7 	b.w	8006ca4 <__retarget_lock_release_recursive>
 8006b16:	bf00      	nop
 8006b18:	2000232a 	.word	0x2000232a

08006b1c <__sinit>:
 8006b1c:	b510      	push	{r4, lr}
 8006b1e:	4604      	mov	r4, r0
 8006b20:	f7ff fff0 	bl	8006b04 <__sinit_lock_acquire>
 8006b24:	69a3      	ldr	r3, [r4, #24]
 8006b26:	b11b      	cbz	r3, 8006b30 <__sinit+0x14>
 8006b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b2c:	f7ff bff0 	b.w	8006b10 <__sinit_lock_release>
 8006b30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b34:	6523      	str	r3, [r4, #80]	; 0x50
 8006b36:	4b13      	ldr	r3, [pc, #76]	; (8006b84 <__sinit+0x68>)
 8006b38:	4a13      	ldr	r2, [pc, #76]	; (8006b88 <__sinit+0x6c>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b3e:	42a3      	cmp	r3, r4
 8006b40:	bf08      	it	eq
 8006b42:	2301      	moveq	r3, #1
 8006b44:	4620      	mov	r0, r4
 8006b46:	bf08      	it	eq
 8006b48:	61a3      	streq	r3, [r4, #24]
 8006b4a:	f000 f81f 	bl	8006b8c <__sfp>
 8006b4e:	6060      	str	r0, [r4, #4]
 8006b50:	4620      	mov	r0, r4
 8006b52:	f000 f81b 	bl	8006b8c <__sfp>
 8006b56:	60a0      	str	r0, [r4, #8]
 8006b58:	4620      	mov	r0, r4
 8006b5a:	f000 f817 	bl	8006b8c <__sfp>
 8006b5e:	2200      	movs	r2, #0
 8006b60:	2104      	movs	r1, #4
 8006b62:	60e0      	str	r0, [r4, #12]
 8006b64:	6860      	ldr	r0, [r4, #4]
 8006b66:	f7ff ff81 	bl	8006a6c <std>
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	2109      	movs	r1, #9
 8006b6e:	68a0      	ldr	r0, [r4, #8]
 8006b70:	f7ff ff7c 	bl	8006a6c <std>
 8006b74:	2202      	movs	r2, #2
 8006b76:	2112      	movs	r1, #18
 8006b78:	68e0      	ldr	r0, [r4, #12]
 8006b7a:	f7ff ff77 	bl	8006a6c <std>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	61a3      	str	r3, [r4, #24]
 8006b82:	e7d1      	b.n	8006b28 <__sinit+0xc>
 8006b84:	08009ba8 	.word	0x08009ba8
 8006b88:	08006ab5 	.word	0x08006ab5

08006b8c <__sfp>:
 8006b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8e:	4607      	mov	r7, r0
 8006b90:	f7ff ffac 	bl	8006aec <__sfp_lock_acquire>
 8006b94:	4b1e      	ldr	r3, [pc, #120]	; (8006c10 <__sfp+0x84>)
 8006b96:	681e      	ldr	r6, [r3, #0]
 8006b98:	69b3      	ldr	r3, [r6, #24]
 8006b9a:	b913      	cbnz	r3, 8006ba2 <__sfp+0x16>
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	f7ff ffbd 	bl	8006b1c <__sinit>
 8006ba2:	3648      	adds	r6, #72	; 0x48
 8006ba4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	d503      	bpl.n	8006bb4 <__sfp+0x28>
 8006bac:	6833      	ldr	r3, [r6, #0]
 8006bae:	b30b      	cbz	r3, 8006bf4 <__sfp+0x68>
 8006bb0:	6836      	ldr	r6, [r6, #0]
 8006bb2:	e7f7      	b.n	8006ba4 <__sfp+0x18>
 8006bb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006bb8:	b9d5      	cbnz	r5, 8006bf0 <__sfp+0x64>
 8006bba:	4b16      	ldr	r3, [pc, #88]	; (8006c14 <__sfp+0x88>)
 8006bbc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006bc0:	60e3      	str	r3, [r4, #12]
 8006bc2:	6665      	str	r5, [r4, #100]	; 0x64
 8006bc4:	f000 f86c 	bl	8006ca0 <__retarget_lock_init_recursive>
 8006bc8:	f7ff ff96 	bl	8006af8 <__sfp_lock_release>
 8006bcc:	2208      	movs	r2, #8
 8006bce:	4629      	mov	r1, r5
 8006bd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006bd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006bd8:	6025      	str	r5, [r4, #0]
 8006bda:	61a5      	str	r5, [r4, #24]
 8006bdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006be0:	f000 f86f 	bl	8006cc2 <memset>
 8006be4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006be8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006bec:	4620      	mov	r0, r4
 8006bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bf0:	3468      	adds	r4, #104	; 0x68
 8006bf2:	e7d9      	b.n	8006ba8 <__sfp+0x1c>
 8006bf4:	2104      	movs	r1, #4
 8006bf6:	4638      	mov	r0, r7
 8006bf8:	f7ff ff62 	bl	8006ac0 <__sfmoreglue>
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	6030      	str	r0, [r6, #0]
 8006c00:	2800      	cmp	r0, #0
 8006c02:	d1d5      	bne.n	8006bb0 <__sfp+0x24>
 8006c04:	f7ff ff78 	bl	8006af8 <__sfp_lock_release>
 8006c08:	230c      	movs	r3, #12
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	e7ee      	b.n	8006bec <__sfp+0x60>
 8006c0e:	bf00      	nop
 8006c10:	08009ba8 	.word	0x08009ba8
 8006c14:	ffff0001 	.word	0xffff0001

08006c18 <_fwalk_reent>:
 8006c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c1c:	4606      	mov	r6, r0
 8006c1e:	4688      	mov	r8, r1
 8006c20:	2700      	movs	r7, #0
 8006c22:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c2a:	f1b9 0901 	subs.w	r9, r9, #1
 8006c2e:	d505      	bpl.n	8006c3c <_fwalk_reent+0x24>
 8006c30:	6824      	ldr	r4, [r4, #0]
 8006c32:	2c00      	cmp	r4, #0
 8006c34:	d1f7      	bne.n	8006c26 <_fwalk_reent+0xe>
 8006c36:	4638      	mov	r0, r7
 8006c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c3c:	89ab      	ldrh	r3, [r5, #12]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d907      	bls.n	8006c52 <_fwalk_reent+0x3a>
 8006c42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c46:	3301      	adds	r3, #1
 8006c48:	d003      	beq.n	8006c52 <_fwalk_reent+0x3a>
 8006c4a:	4629      	mov	r1, r5
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	47c0      	blx	r8
 8006c50:	4307      	orrs	r7, r0
 8006c52:	3568      	adds	r5, #104	; 0x68
 8006c54:	e7e9      	b.n	8006c2a <_fwalk_reent+0x12>
	...

08006c58 <__libc_init_array>:
 8006c58:	b570      	push	{r4, r5, r6, lr}
 8006c5a:	2600      	movs	r6, #0
 8006c5c:	4d0c      	ldr	r5, [pc, #48]	; (8006c90 <__libc_init_array+0x38>)
 8006c5e:	4c0d      	ldr	r4, [pc, #52]	; (8006c94 <__libc_init_array+0x3c>)
 8006c60:	1b64      	subs	r4, r4, r5
 8006c62:	10a4      	asrs	r4, r4, #2
 8006c64:	42a6      	cmp	r6, r4
 8006c66:	d109      	bne.n	8006c7c <__libc_init_array+0x24>
 8006c68:	f002 fef8 	bl	8009a5c <_init>
 8006c6c:	2600      	movs	r6, #0
 8006c6e:	4d0a      	ldr	r5, [pc, #40]	; (8006c98 <__libc_init_array+0x40>)
 8006c70:	4c0a      	ldr	r4, [pc, #40]	; (8006c9c <__libc_init_array+0x44>)
 8006c72:	1b64      	subs	r4, r4, r5
 8006c74:	10a4      	asrs	r4, r4, #2
 8006c76:	42a6      	cmp	r6, r4
 8006c78:	d105      	bne.n	8006c86 <__libc_init_array+0x2e>
 8006c7a:	bd70      	pop	{r4, r5, r6, pc}
 8006c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c80:	4798      	blx	r3
 8006c82:	3601      	adds	r6, #1
 8006c84:	e7ee      	b.n	8006c64 <__libc_init_array+0xc>
 8006c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c8a:	4798      	blx	r3
 8006c8c:	3601      	adds	r6, #1
 8006c8e:	e7f2      	b.n	8006c76 <__libc_init_array+0x1e>
 8006c90:	08009f24 	.word	0x08009f24
 8006c94:	08009f24 	.word	0x08009f24
 8006c98:	08009f24 	.word	0x08009f24
 8006c9c:	08009f28 	.word	0x08009f28

08006ca0 <__retarget_lock_init_recursive>:
 8006ca0:	4770      	bx	lr

08006ca2 <__retarget_lock_acquire_recursive>:
 8006ca2:	4770      	bx	lr

08006ca4 <__retarget_lock_release_recursive>:
 8006ca4:	4770      	bx	lr

08006ca6 <memcpy>:
 8006ca6:	440a      	add	r2, r1
 8006ca8:	4291      	cmp	r1, r2
 8006caa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006cae:	d100      	bne.n	8006cb2 <memcpy+0xc>
 8006cb0:	4770      	bx	lr
 8006cb2:	b510      	push	{r4, lr}
 8006cb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cb8:	4291      	cmp	r1, r2
 8006cba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cbe:	d1f9      	bne.n	8006cb4 <memcpy+0xe>
 8006cc0:	bd10      	pop	{r4, pc}

08006cc2 <memset>:
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	4402      	add	r2, r0
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d100      	bne.n	8006ccc <memset+0xa>
 8006cca:	4770      	bx	lr
 8006ccc:	f803 1b01 	strb.w	r1, [r3], #1
 8006cd0:	e7f9      	b.n	8006cc6 <memset+0x4>
	...

08006cd4 <sbrk_aligned>:
 8006cd4:	b570      	push	{r4, r5, r6, lr}
 8006cd6:	4e0e      	ldr	r6, [pc, #56]	; (8006d10 <sbrk_aligned+0x3c>)
 8006cd8:	460c      	mov	r4, r1
 8006cda:	6831      	ldr	r1, [r6, #0]
 8006cdc:	4605      	mov	r5, r0
 8006cde:	b911      	cbnz	r1, 8006ce6 <sbrk_aligned+0x12>
 8006ce0:	f000 fdcc 	bl	800787c <_sbrk_r>
 8006ce4:	6030      	str	r0, [r6, #0]
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	4628      	mov	r0, r5
 8006cea:	f000 fdc7 	bl	800787c <_sbrk_r>
 8006cee:	1c43      	adds	r3, r0, #1
 8006cf0:	d00a      	beq.n	8006d08 <sbrk_aligned+0x34>
 8006cf2:	1cc4      	adds	r4, r0, #3
 8006cf4:	f024 0403 	bic.w	r4, r4, #3
 8006cf8:	42a0      	cmp	r0, r4
 8006cfa:	d007      	beq.n	8006d0c <sbrk_aligned+0x38>
 8006cfc:	1a21      	subs	r1, r4, r0
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f000 fdbc 	bl	800787c <_sbrk_r>
 8006d04:	3001      	adds	r0, #1
 8006d06:	d101      	bne.n	8006d0c <sbrk_aligned+0x38>
 8006d08:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	bd70      	pop	{r4, r5, r6, pc}
 8006d10:	20002330 	.word	0x20002330

08006d14 <_malloc_r>:
 8006d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d18:	1ccd      	adds	r5, r1, #3
 8006d1a:	f025 0503 	bic.w	r5, r5, #3
 8006d1e:	3508      	adds	r5, #8
 8006d20:	2d0c      	cmp	r5, #12
 8006d22:	bf38      	it	cc
 8006d24:	250c      	movcc	r5, #12
 8006d26:	2d00      	cmp	r5, #0
 8006d28:	4607      	mov	r7, r0
 8006d2a:	db01      	blt.n	8006d30 <_malloc_r+0x1c>
 8006d2c:	42a9      	cmp	r1, r5
 8006d2e:	d905      	bls.n	8006d3c <_malloc_r+0x28>
 8006d30:	230c      	movs	r3, #12
 8006d32:	2600      	movs	r6, #0
 8006d34:	603b      	str	r3, [r7, #0]
 8006d36:	4630      	mov	r0, r6
 8006d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d3c:	4e2e      	ldr	r6, [pc, #184]	; (8006df8 <_malloc_r+0xe4>)
 8006d3e:	f001 fed1 	bl	8008ae4 <__malloc_lock>
 8006d42:	6833      	ldr	r3, [r6, #0]
 8006d44:	461c      	mov	r4, r3
 8006d46:	bb34      	cbnz	r4, 8006d96 <_malloc_r+0x82>
 8006d48:	4629      	mov	r1, r5
 8006d4a:	4638      	mov	r0, r7
 8006d4c:	f7ff ffc2 	bl	8006cd4 <sbrk_aligned>
 8006d50:	1c43      	adds	r3, r0, #1
 8006d52:	4604      	mov	r4, r0
 8006d54:	d14d      	bne.n	8006df2 <_malloc_r+0xde>
 8006d56:	6834      	ldr	r4, [r6, #0]
 8006d58:	4626      	mov	r6, r4
 8006d5a:	2e00      	cmp	r6, #0
 8006d5c:	d140      	bne.n	8006de0 <_malloc_r+0xcc>
 8006d5e:	6823      	ldr	r3, [r4, #0]
 8006d60:	4631      	mov	r1, r6
 8006d62:	4638      	mov	r0, r7
 8006d64:	eb04 0803 	add.w	r8, r4, r3
 8006d68:	f000 fd88 	bl	800787c <_sbrk_r>
 8006d6c:	4580      	cmp	r8, r0
 8006d6e:	d13a      	bne.n	8006de6 <_malloc_r+0xd2>
 8006d70:	6821      	ldr	r1, [r4, #0]
 8006d72:	3503      	adds	r5, #3
 8006d74:	1a6d      	subs	r5, r5, r1
 8006d76:	f025 0503 	bic.w	r5, r5, #3
 8006d7a:	3508      	adds	r5, #8
 8006d7c:	2d0c      	cmp	r5, #12
 8006d7e:	bf38      	it	cc
 8006d80:	250c      	movcc	r5, #12
 8006d82:	4638      	mov	r0, r7
 8006d84:	4629      	mov	r1, r5
 8006d86:	f7ff ffa5 	bl	8006cd4 <sbrk_aligned>
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	d02b      	beq.n	8006de6 <_malloc_r+0xd2>
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	442b      	add	r3, r5
 8006d92:	6023      	str	r3, [r4, #0]
 8006d94:	e00e      	b.n	8006db4 <_malloc_r+0xa0>
 8006d96:	6822      	ldr	r2, [r4, #0]
 8006d98:	1b52      	subs	r2, r2, r5
 8006d9a:	d41e      	bmi.n	8006dda <_malloc_r+0xc6>
 8006d9c:	2a0b      	cmp	r2, #11
 8006d9e:	d916      	bls.n	8006dce <_malloc_r+0xba>
 8006da0:	1961      	adds	r1, r4, r5
 8006da2:	42a3      	cmp	r3, r4
 8006da4:	6025      	str	r5, [r4, #0]
 8006da6:	bf18      	it	ne
 8006da8:	6059      	strne	r1, [r3, #4]
 8006daa:	6863      	ldr	r3, [r4, #4]
 8006dac:	bf08      	it	eq
 8006dae:	6031      	streq	r1, [r6, #0]
 8006db0:	5162      	str	r2, [r4, r5]
 8006db2:	604b      	str	r3, [r1, #4]
 8006db4:	4638      	mov	r0, r7
 8006db6:	f104 060b 	add.w	r6, r4, #11
 8006dba:	f001 fe99 	bl	8008af0 <__malloc_unlock>
 8006dbe:	f026 0607 	bic.w	r6, r6, #7
 8006dc2:	1d23      	adds	r3, r4, #4
 8006dc4:	1af2      	subs	r2, r6, r3
 8006dc6:	d0b6      	beq.n	8006d36 <_malloc_r+0x22>
 8006dc8:	1b9b      	subs	r3, r3, r6
 8006dca:	50a3      	str	r3, [r4, r2]
 8006dcc:	e7b3      	b.n	8006d36 <_malloc_r+0x22>
 8006dce:	6862      	ldr	r2, [r4, #4]
 8006dd0:	42a3      	cmp	r3, r4
 8006dd2:	bf0c      	ite	eq
 8006dd4:	6032      	streq	r2, [r6, #0]
 8006dd6:	605a      	strne	r2, [r3, #4]
 8006dd8:	e7ec      	b.n	8006db4 <_malloc_r+0xa0>
 8006dda:	4623      	mov	r3, r4
 8006ddc:	6864      	ldr	r4, [r4, #4]
 8006dde:	e7b2      	b.n	8006d46 <_malloc_r+0x32>
 8006de0:	4634      	mov	r4, r6
 8006de2:	6876      	ldr	r6, [r6, #4]
 8006de4:	e7b9      	b.n	8006d5a <_malloc_r+0x46>
 8006de6:	230c      	movs	r3, #12
 8006de8:	4638      	mov	r0, r7
 8006dea:	603b      	str	r3, [r7, #0]
 8006dec:	f001 fe80 	bl	8008af0 <__malloc_unlock>
 8006df0:	e7a1      	b.n	8006d36 <_malloc_r+0x22>
 8006df2:	6025      	str	r5, [r4, #0]
 8006df4:	e7de      	b.n	8006db4 <_malloc_r+0xa0>
 8006df6:	bf00      	nop
 8006df8:	2000232c 	.word	0x2000232c

08006dfc <__cvt>:
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e02:	461f      	mov	r7, r3
 8006e04:	bfbb      	ittet	lt
 8006e06:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006e0a:	461f      	movlt	r7, r3
 8006e0c:	2300      	movge	r3, #0
 8006e0e:	232d      	movlt	r3, #45	; 0x2d
 8006e10:	b088      	sub	sp, #32
 8006e12:	4614      	mov	r4, r2
 8006e14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e16:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006e18:	7013      	strb	r3, [r2, #0]
 8006e1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e1c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006e20:	f023 0820 	bic.w	r8, r3, #32
 8006e24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e28:	d005      	beq.n	8006e36 <__cvt+0x3a>
 8006e2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e2e:	d100      	bne.n	8006e32 <__cvt+0x36>
 8006e30:	3501      	adds	r5, #1
 8006e32:	2302      	movs	r3, #2
 8006e34:	e000      	b.n	8006e38 <__cvt+0x3c>
 8006e36:	2303      	movs	r3, #3
 8006e38:	aa07      	add	r2, sp, #28
 8006e3a:	9204      	str	r2, [sp, #16]
 8006e3c:	aa06      	add	r2, sp, #24
 8006e3e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006e42:	e9cd 3500 	strd	r3, r5, [sp]
 8006e46:	4622      	mov	r2, r4
 8006e48:	463b      	mov	r3, r7
 8006e4a:	f000 ff0d 	bl	8007c68 <_dtoa_r>
 8006e4e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e52:	4606      	mov	r6, r0
 8006e54:	d102      	bne.n	8006e5c <__cvt+0x60>
 8006e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e58:	07db      	lsls	r3, r3, #31
 8006e5a:	d522      	bpl.n	8006ea2 <__cvt+0xa6>
 8006e5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e60:	eb06 0905 	add.w	r9, r6, r5
 8006e64:	d110      	bne.n	8006e88 <__cvt+0x8c>
 8006e66:	7833      	ldrb	r3, [r6, #0]
 8006e68:	2b30      	cmp	r3, #48	; 0x30
 8006e6a:	d10a      	bne.n	8006e82 <__cvt+0x86>
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2300      	movs	r3, #0
 8006e70:	4620      	mov	r0, r4
 8006e72:	4639      	mov	r1, r7
 8006e74:	f7f9 fd98 	bl	80009a8 <__aeabi_dcmpeq>
 8006e78:	b918      	cbnz	r0, 8006e82 <__cvt+0x86>
 8006e7a:	f1c5 0501 	rsb	r5, r5, #1
 8006e7e:	f8ca 5000 	str.w	r5, [sl]
 8006e82:	f8da 3000 	ldr.w	r3, [sl]
 8006e86:	4499      	add	r9, r3
 8006e88:	2200      	movs	r2, #0
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	4639      	mov	r1, r7
 8006e90:	f7f9 fd8a 	bl	80009a8 <__aeabi_dcmpeq>
 8006e94:	b108      	cbz	r0, 8006e9a <__cvt+0x9e>
 8006e96:	f8cd 901c 	str.w	r9, [sp, #28]
 8006e9a:	2230      	movs	r2, #48	; 0x30
 8006e9c:	9b07      	ldr	r3, [sp, #28]
 8006e9e:	454b      	cmp	r3, r9
 8006ea0:	d307      	bcc.n	8006eb2 <__cvt+0xb6>
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	9b07      	ldr	r3, [sp, #28]
 8006ea6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ea8:	1b9b      	subs	r3, r3, r6
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	b008      	add	sp, #32
 8006eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb2:	1c59      	adds	r1, r3, #1
 8006eb4:	9107      	str	r1, [sp, #28]
 8006eb6:	701a      	strb	r2, [r3, #0]
 8006eb8:	e7f0      	b.n	8006e9c <__cvt+0xa0>

08006eba <__exponent>:
 8006eba:	4603      	mov	r3, r0
 8006ebc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ebe:	2900      	cmp	r1, #0
 8006ec0:	f803 2b02 	strb.w	r2, [r3], #2
 8006ec4:	bfb6      	itet	lt
 8006ec6:	222d      	movlt	r2, #45	; 0x2d
 8006ec8:	222b      	movge	r2, #43	; 0x2b
 8006eca:	4249      	neglt	r1, r1
 8006ecc:	2909      	cmp	r1, #9
 8006ece:	7042      	strb	r2, [r0, #1]
 8006ed0:	dd2b      	ble.n	8006f2a <__exponent+0x70>
 8006ed2:	f10d 0407 	add.w	r4, sp, #7
 8006ed6:	46a4      	mov	ip, r4
 8006ed8:	270a      	movs	r7, #10
 8006eda:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ede:	460a      	mov	r2, r1
 8006ee0:	46a6      	mov	lr, r4
 8006ee2:	fb07 1516 	mls	r5, r7, r6, r1
 8006ee6:	2a63      	cmp	r2, #99	; 0x63
 8006ee8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006eec:	4631      	mov	r1, r6
 8006eee:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006ef2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ef6:	dcf0      	bgt.n	8006eda <__exponent+0x20>
 8006ef8:	3130      	adds	r1, #48	; 0x30
 8006efa:	f1ae 0502 	sub.w	r5, lr, #2
 8006efe:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f02:	4629      	mov	r1, r5
 8006f04:	1c44      	adds	r4, r0, #1
 8006f06:	4561      	cmp	r1, ip
 8006f08:	d30a      	bcc.n	8006f20 <__exponent+0x66>
 8006f0a:	f10d 0209 	add.w	r2, sp, #9
 8006f0e:	eba2 020e 	sub.w	r2, r2, lr
 8006f12:	4565      	cmp	r5, ip
 8006f14:	bf88      	it	hi
 8006f16:	2200      	movhi	r2, #0
 8006f18:	4413      	add	r3, r2
 8006f1a:	1a18      	subs	r0, r3, r0
 8006f1c:	b003      	add	sp, #12
 8006f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f24:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f28:	e7ed      	b.n	8006f06 <__exponent+0x4c>
 8006f2a:	2330      	movs	r3, #48	; 0x30
 8006f2c:	3130      	adds	r1, #48	; 0x30
 8006f2e:	7083      	strb	r3, [r0, #2]
 8006f30:	70c1      	strb	r1, [r0, #3]
 8006f32:	1d03      	adds	r3, r0, #4
 8006f34:	e7f1      	b.n	8006f1a <__exponent+0x60>
	...

08006f38 <_printf_float>:
 8006f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f3c:	b091      	sub	sp, #68	; 0x44
 8006f3e:	460c      	mov	r4, r1
 8006f40:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006f44:	4616      	mov	r6, r2
 8006f46:	461f      	mov	r7, r3
 8006f48:	4605      	mov	r5, r0
 8006f4a:	f001 fd39 	bl	80089c0 <_localeconv_r>
 8006f4e:	6803      	ldr	r3, [r0, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	9309      	str	r3, [sp, #36]	; 0x24
 8006f54:	f7f9 f8fc 	bl	8000150 <strlen>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	930e      	str	r3, [sp, #56]	; 0x38
 8006f5c:	f8d8 3000 	ldr.w	r3, [r8]
 8006f60:	900a      	str	r0, [sp, #40]	; 0x28
 8006f62:	3307      	adds	r3, #7
 8006f64:	f023 0307 	bic.w	r3, r3, #7
 8006f68:	f103 0208 	add.w	r2, r3, #8
 8006f6c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006f70:	f8d4 b000 	ldr.w	fp, [r4]
 8006f74:	f8c8 2000 	str.w	r2, [r8]
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006f80:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006f84:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006f88:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f8e:	4640      	mov	r0, r8
 8006f90:	4b9c      	ldr	r3, [pc, #624]	; (8007204 <_printf_float+0x2cc>)
 8006f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006f94:	f7f9 fd3a 	bl	8000a0c <__aeabi_dcmpun>
 8006f98:	bb70      	cbnz	r0, 8006ff8 <_printf_float+0xc0>
 8006f9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f9e:	4640      	mov	r0, r8
 8006fa0:	4b98      	ldr	r3, [pc, #608]	; (8007204 <_printf_float+0x2cc>)
 8006fa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fa4:	f7f9 fd14 	bl	80009d0 <__aeabi_dcmple>
 8006fa8:	bb30      	cbnz	r0, 8006ff8 <_printf_float+0xc0>
 8006faa:	2200      	movs	r2, #0
 8006fac:	2300      	movs	r3, #0
 8006fae:	4640      	mov	r0, r8
 8006fb0:	4651      	mov	r1, sl
 8006fb2:	f7f9 fd03 	bl	80009bc <__aeabi_dcmplt>
 8006fb6:	b110      	cbz	r0, 8006fbe <_printf_float+0x86>
 8006fb8:	232d      	movs	r3, #45	; 0x2d
 8006fba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fbe:	4b92      	ldr	r3, [pc, #584]	; (8007208 <_printf_float+0x2d0>)
 8006fc0:	4892      	ldr	r0, [pc, #584]	; (800720c <_printf_float+0x2d4>)
 8006fc2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006fc6:	bf94      	ite	ls
 8006fc8:	4698      	movls	r8, r3
 8006fca:	4680      	movhi	r8, r0
 8006fcc:	2303      	movs	r3, #3
 8006fce:	f04f 0a00 	mov.w	sl, #0
 8006fd2:	6123      	str	r3, [r4, #16]
 8006fd4:	f02b 0304 	bic.w	r3, fp, #4
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	4633      	mov	r3, r6
 8006fdc:	4621      	mov	r1, r4
 8006fde:	4628      	mov	r0, r5
 8006fe0:	9700      	str	r7, [sp, #0]
 8006fe2:	aa0f      	add	r2, sp, #60	; 0x3c
 8006fe4:	f000 f9d4 	bl	8007390 <_printf_common>
 8006fe8:	3001      	adds	r0, #1
 8006fea:	f040 8090 	bne.w	800710e <_printf_float+0x1d6>
 8006fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ff2:	b011      	add	sp, #68	; 0x44
 8006ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff8:	4642      	mov	r2, r8
 8006ffa:	4653      	mov	r3, sl
 8006ffc:	4640      	mov	r0, r8
 8006ffe:	4651      	mov	r1, sl
 8007000:	f7f9 fd04 	bl	8000a0c <__aeabi_dcmpun>
 8007004:	b148      	cbz	r0, 800701a <_printf_float+0xe2>
 8007006:	f1ba 0f00 	cmp.w	sl, #0
 800700a:	bfb8      	it	lt
 800700c:	232d      	movlt	r3, #45	; 0x2d
 800700e:	4880      	ldr	r0, [pc, #512]	; (8007210 <_printf_float+0x2d8>)
 8007010:	bfb8      	it	lt
 8007012:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007016:	4b7f      	ldr	r3, [pc, #508]	; (8007214 <_printf_float+0x2dc>)
 8007018:	e7d3      	b.n	8006fc2 <_printf_float+0x8a>
 800701a:	6863      	ldr	r3, [r4, #4]
 800701c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	d142      	bne.n	80070aa <_printf_float+0x172>
 8007024:	2306      	movs	r3, #6
 8007026:	6063      	str	r3, [r4, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	9206      	str	r2, [sp, #24]
 800702c:	aa0e      	add	r2, sp, #56	; 0x38
 800702e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007032:	aa0d      	add	r2, sp, #52	; 0x34
 8007034:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007038:	9203      	str	r2, [sp, #12]
 800703a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800703e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007042:	6023      	str	r3, [r4, #0]
 8007044:	6863      	ldr	r3, [r4, #4]
 8007046:	4642      	mov	r2, r8
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	4628      	mov	r0, r5
 800704c:	4653      	mov	r3, sl
 800704e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007050:	f7ff fed4 	bl	8006dfc <__cvt>
 8007054:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007056:	4680      	mov	r8, r0
 8007058:	2947      	cmp	r1, #71	; 0x47
 800705a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800705c:	d108      	bne.n	8007070 <_printf_float+0x138>
 800705e:	1cc8      	adds	r0, r1, #3
 8007060:	db02      	blt.n	8007068 <_printf_float+0x130>
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	4299      	cmp	r1, r3
 8007066:	dd40      	ble.n	80070ea <_printf_float+0x1b2>
 8007068:	f1a9 0902 	sub.w	r9, r9, #2
 800706c:	fa5f f989 	uxtb.w	r9, r9
 8007070:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007074:	d81f      	bhi.n	80070b6 <_printf_float+0x17e>
 8007076:	464a      	mov	r2, r9
 8007078:	3901      	subs	r1, #1
 800707a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800707e:	910d      	str	r1, [sp, #52]	; 0x34
 8007080:	f7ff ff1b 	bl	8006eba <__exponent>
 8007084:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007086:	4682      	mov	sl, r0
 8007088:	1813      	adds	r3, r2, r0
 800708a:	2a01      	cmp	r2, #1
 800708c:	6123      	str	r3, [r4, #16]
 800708e:	dc02      	bgt.n	8007096 <_printf_float+0x15e>
 8007090:	6822      	ldr	r2, [r4, #0]
 8007092:	07d2      	lsls	r2, r2, #31
 8007094:	d501      	bpl.n	800709a <_printf_float+0x162>
 8007096:	3301      	adds	r3, #1
 8007098:	6123      	str	r3, [r4, #16]
 800709a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d09b      	beq.n	8006fda <_printf_float+0xa2>
 80070a2:	232d      	movs	r3, #45	; 0x2d
 80070a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070a8:	e797      	b.n	8006fda <_printf_float+0xa2>
 80070aa:	2947      	cmp	r1, #71	; 0x47
 80070ac:	d1bc      	bne.n	8007028 <_printf_float+0xf0>
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1ba      	bne.n	8007028 <_printf_float+0xf0>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7b7      	b.n	8007026 <_printf_float+0xee>
 80070b6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80070ba:	d118      	bne.n	80070ee <_printf_float+0x1b6>
 80070bc:	2900      	cmp	r1, #0
 80070be:	6863      	ldr	r3, [r4, #4]
 80070c0:	dd0b      	ble.n	80070da <_printf_float+0x1a2>
 80070c2:	6121      	str	r1, [r4, #16]
 80070c4:	b913      	cbnz	r3, 80070cc <_printf_float+0x194>
 80070c6:	6822      	ldr	r2, [r4, #0]
 80070c8:	07d0      	lsls	r0, r2, #31
 80070ca:	d502      	bpl.n	80070d2 <_printf_float+0x19a>
 80070cc:	3301      	adds	r3, #1
 80070ce:	440b      	add	r3, r1
 80070d0:	6123      	str	r3, [r4, #16]
 80070d2:	f04f 0a00 	mov.w	sl, #0
 80070d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80070d8:	e7df      	b.n	800709a <_printf_float+0x162>
 80070da:	b913      	cbnz	r3, 80070e2 <_printf_float+0x1aa>
 80070dc:	6822      	ldr	r2, [r4, #0]
 80070de:	07d2      	lsls	r2, r2, #31
 80070e0:	d501      	bpl.n	80070e6 <_printf_float+0x1ae>
 80070e2:	3302      	adds	r3, #2
 80070e4:	e7f4      	b.n	80070d0 <_printf_float+0x198>
 80070e6:	2301      	movs	r3, #1
 80070e8:	e7f2      	b.n	80070d0 <_printf_float+0x198>
 80070ea:	f04f 0967 	mov.w	r9, #103	; 0x67
 80070ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070f0:	4299      	cmp	r1, r3
 80070f2:	db05      	blt.n	8007100 <_printf_float+0x1c8>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	6121      	str	r1, [r4, #16]
 80070f8:	07d8      	lsls	r0, r3, #31
 80070fa:	d5ea      	bpl.n	80070d2 <_printf_float+0x19a>
 80070fc:	1c4b      	adds	r3, r1, #1
 80070fe:	e7e7      	b.n	80070d0 <_printf_float+0x198>
 8007100:	2900      	cmp	r1, #0
 8007102:	bfcc      	ite	gt
 8007104:	2201      	movgt	r2, #1
 8007106:	f1c1 0202 	rsble	r2, r1, #2
 800710a:	4413      	add	r3, r2
 800710c:	e7e0      	b.n	80070d0 <_printf_float+0x198>
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	055a      	lsls	r2, r3, #21
 8007112:	d407      	bmi.n	8007124 <_printf_float+0x1ec>
 8007114:	6923      	ldr	r3, [r4, #16]
 8007116:	4642      	mov	r2, r8
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	d12b      	bne.n	800717a <_printf_float+0x242>
 8007122:	e764      	b.n	8006fee <_printf_float+0xb6>
 8007124:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007128:	f240 80dd 	bls.w	80072e6 <_printf_float+0x3ae>
 800712c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007130:	2200      	movs	r2, #0
 8007132:	2300      	movs	r3, #0
 8007134:	f7f9 fc38 	bl	80009a8 <__aeabi_dcmpeq>
 8007138:	2800      	cmp	r0, #0
 800713a:	d033      	beq.n	80071a4 <_printf_float+0x26c>
 800713c:	2301      	movs	r3, #1
 800713e:	4631      	mov	r1, r6
 8007140:	4628      	mov	r0, r5
 8007142:	4a35      	ldr	r2, [pc, #212]	; (8007218 <_printf_float+0x2e0>)
 8007144:	47b8      	blx	r7
 8007146:	3001      	adds	r0, #1
 8007148:	f43f af51 	beq.w	8006fee <_printf_float+0xb6>
 800714c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007150:	429a      	cmp	r2, r3
 8007152:	db02      	blt.n	800715a <_printf_float+0x222>
 8007154:	6823      	ldr	r3, [r4, #0]
 8007156:	07d8      	lsls	r0, r3, #31
 8007158:	d50f      	bpl.n	800717a <_printf_float+0x242>
 800715a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800715e:	4631      	mov	r1, r6
 8007160:	4628      	mov	r0, r5
 8007162:	47b8      	blx	r7
 8007164:	3001      	adds	r0, #1
 8007166:	f43f af42 	beq.w	8006fee <_printf_float+0xb6>
 800716a:	f04f 0800 	mov.w	r8, #0
 800716e:	f104 091a 	add.w	r9, r4, #26
 8007172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007174:	3b01      	subs	r3, #1
 8007176:	4543      	cmp	r3, r8
 8007178:	dc09      	bgt.n	800718e <_printf_float+0x256>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	079b      	lsls	r3, r3, #30
 800717e:	f100 8102 	bmi.w	8007386 <_printf_float+0x44e>
 8007182:	68e0      	ldr	r0, [r4, #12]
 8007184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007186:	4298      	cmp	r0, r3
 8007188:	bfb8      	it	lt
 800718a:	4618      	movlt	r0, r3
 800718c:	e731      	b.n	8006ff2 <_printf_float+0xba>
 800718e:	2301      	movs	r3, #1
 8007190:	464a      	mov	r2, r9
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	f43f af28 	beq.w	8006fee <_printf_float+0xb6>
 800719e:	f108 0801 	add.w	r8, r8, #1
 80071a2:	e7e6      	b.n	8007172 <_printf_float+0x23a>
 80071a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	dc38      	bgt.n	800721c <_printf_float+0x2e4>
 80071aa:	2301      	movs	r3, #1
 80071ac:	4631      	mov	r1, r6
 80071ae:	4628      	mov	r0, r5
 80071b0:	4a19      	ldr	r2, [pc, #100]	; (8007218 <_printf_float+0x2e0>)
 80071b2:	47b8      	blx	r7
 80071b4:	3001      	adds	r0, #1
 80071b6:	f43f af1a 	beq.w	8006fee <_printf_float+0xb6>
 80071ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80071be:	4313      	orrs	r3, r2
 80071c0:	d102      	bne.n	80071c8 <_printf_float+0x290>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	07d9      	lsls	r1, r3, #31
 80071c6:	d5d8      	bpl.n	800717a <_printf_float+0x242>
 80071c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071cc:	4631      	mov	r1, r6
 80071ce:	4628      	mov	r0, r5
 80071d0:	47b8      	blx	r7
 80071d2:	3001      	adds	r0, #1
 80071d4:	f43f af0b 	beq.w	8006fee <_printf_float+0xb6>
 80071d8:	f04f 0900 	mov.w	r9, #0
 80071dc:	f104 0a1a 	add.w	sl, r4, #26
 80071e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071e2:	425b      	negs	r3, r3
 80071e4:	454b      	cmp	r3, r9
 80071e6:	dc01      	bgt.n	80071ec <_printf_float+0x2b4>
 80071e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071ea:	e794      	b.n	8007116 <_printf_float+0x1de>
 80071ec:	2301      	movs	r3, #1
 80071ee:	4652      	mov	r2, sl
 80071f0:	4631      	mov	r1, r6
 80071f2:	4628      	mov	r0, r5
 80071f4:	47b8      	blx	r7
 80071f6:	3001      	adds	r0, #1
 80071f8:	f43f aef9 	beq.w	8006fee <_printf_float+0xb6>
 80071fc:	f109 0901 	add.w	r9, r9, #1
 8007200:	e7ee      	b.n	80071e0 <_printf_float+0x2a8>
 8007202:	bf00      	nop
 8007204:	7fefffff 	.word	0x7fefffff
 8007208:	08009bac 	.word	0x08009bac
 800720c:	08009bb0 	.word	0x08009bb0
 8007210:	08009bb8 	.word	0x08009bb8
 8007214:	08009bb4 	.word	0x08009bb4
 8007218:	08009bbc 	.word	0x08009bbc
 800721c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800721e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007220:	429a      	cmp	r2, r3
 8007222:	bfa8      	it	ge
 8007224:	461a      	movge	r2, r3
 8007226:	2a00      	cmp	r2, #0
 8007228:	4691      	mov	r9, r2
 800722a:	dc37      	bgt.n	800729c <_printf_float+0x364>
 800722c:	f04f 0b00 	mov.w	fp, #0
 8007230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007234:	f104 021a 	add.w	r2, r4, #26
 8007238:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800723c:	ebaa 0309 	sub.w	r3, sl, r9
 8007240:	455b      	cmp	r3, fp
 8007242:	dc33      	bgt.n	80072ac <_printf_float+0x374>
 8007244:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007248:	429a      	cmp	r2, r3
 800724a:	db3b      	blt.n	80072c4 <_printf_float+0x38c>
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	07da      	lsls	r2, r3, #31
 8007250:	d438      	bmi.n	80072c4 <_printf_float+0x38c>
 8007252:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007254:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007256:	eba3 020a 	sub.w	r2, r3, sl
 800725a:	eba3 0901 	sub.w	r9, r3, r1
 800725e:	4591      	cmp	r9, r2
 8007260:	bfa8      	it	ge
 8007262:	4691      	movge	r9, r2
 8007264:	f1b9 0f00 	cmp.w	r9, #0
 8007268:	dc34      	bgt.n	80072d4 <_printf_float+0x39c>
 800726a:	f04f 0800 	mov.w	r8, #0
 800726e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007272:	f104 0a1a 	add.w	sl, r4, #26
 8007276:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800727a:	1a9b      	subs	r3, r3, r2
 800727c:	eba3 0309 	sub.w	r3, r3, r9
 8007280:	4543      	cmp	r3, r8
 8007282:	f77f af7a 	ble.w	800717a <_printf_float+0x242>
 8007286:	2301      	movs	r3, #1
 8007288:	4652      	mov	r2, sl
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f aeac 	beq.w	8006fee <_printf_float+0xb6>
 8007296:	f108 0801 	add.w	r8, r8, #1
 800729a:	e7ec      	b.n	8007276 <_printf_float+0x33e>
 800729c:	4613      	mov	r3, r2
 800729e:	4631      	mov	r1, r6
 80072a0:	4642      	mov	r2, r8
 80072a2:	4628      	mov	r0, r5
 80072a4:	47b8      	blx	r7
 80072a6:	3001      	adds	r0, #1
 80072a8:	d1c0      	bne.n	800722c <_printf_float+0x2f4>
 80072aa:	e6a0      	b.n	8006fee <_printf_float+0xb6>
 80072ac:	2301      	movs	r3, #1
 80072ae:	4631      	mov	r1, r6
 80072b0:	4628      	mov	r0, r5
 80072b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80072b4:	47b8      	blx	r7
 80072b6:	3001      	adds	r0, #1
 80072b8:	f43f ae99 	beq.w	8006fee <_printf_float+0xb6>
 80072bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072be:	f10b 0b01 	add.w	fp, fp, #1
 80072c2:	e7b9      	b.n	8007238 <_printf_float+0x300>
 80072c4:	4631      	mov	r1, r6
 80072c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b8      	blx	r7
 80072ce:	3001      	adds	r0, #1
 80072d0:	d1bf      	bne.n	8007252 <_printf_float+0x31a>
 80072d2:	e68c      	b.n	8006fee <_printf_float+0xb6>
 80072d4:	464b      	mov	r3, r9
 80072d6:	4631      	mov	r1, r6
 80072d8:	4628      	mov	r0, r5
 80072da:	eb08 020a 	add.w	r2, r8, sl
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	d1c2      	bne.n	800726a <_printf_float+0x332>
 80072e4:	e683      	b.n	8006fee <_printf_float+0xb6>
 80072e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072e8:	2a01      	cmp	r2, #1
 80072ea:	dc01      	bgt.n	80072f0 <_printf_float+0x3b8>
 80072ec:	07db      	lsls	r3, r3, #31
 80072ee:	d537      	bpl.n	8007360 <_printf_float+0x428>
 80072f0:	2301      	movs	r3, #1
 80072f2:	4642      	mov	r2, r8
 80072f4:	4631      	mov	r1, r6
 80072f6:	4628      	mov	r0, r5
 80072f8:	47b8      	blx	r7
 80072fa:	3001      	adds	r0, #1
 80072fc:	f43f ae77 	beq.w	8006fee <_printf_float+0xb6>
 8007300:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007304:	4631      	mov	r1, r6
 8007306:	4628      	mov	r0, r5
 8007308:	47b8      	blx	r7
 800730a:	3001      	adds	r0, #1
 800730c:	f43f ae6f 	beq.w	8006fee <_printf_float+0xb6>
 8007310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007314:	2200      	movs	r2, #0
 8007316:	2300      	movs	r3, #0
 8007318:	f7f9 fb46 	bl	80009a8 <__aeabi_dcmpeq>
 800731c:	b9d8      	cbnz	r0, 8007356 <_printf_float+0x41e>
 800731e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007320:	f108 0201 	add.w	r2, r8, #1
 8007324:	3b01      	subs	r3, #1
 8007326:	4631      	mov	r1, r6
 8007328:	4628      	mov	r0, r5
 800732a:	47b8      	blx	r7
 800732c:	3001      	adds	r0, #1
 800732e:	d10e      	bne.n	800734e <_printf_float+0x416>
 8007330:	e65d      	b.n	8006fee <_printf_float+0xb6>
 8007332:	2301      	movs	r3, #1
 8007334:	464a      	mov	r2, r9
 8007336:	4631      	mov	r1, r6
 8007338:	4628      	mov	r0, r5
 800733a:	47b8      	blx	r7
 800733c:	3001      	adds	r0, #1
 800733e:	f43f ae56 	beq.w	8006fee <_printf_float+0xb6>
 8007342:	f108 0801 	add.w	r8, r8, #1
 8007346:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007348:	3b01      	subs	r3, #1
 800734a:	4543      	cmp	r3, r8
 800734c:	dcf1      	bgt.n	8007332 <_printf_float+0x3fa>
 800734e:	4653      	mov	r3, sl
 8007350:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007354:	e6e0      	b.n	8007118 <_printf_float+0x1e0>
 8007356:	f04f 0800 	mov.w	r8, #0
 800735a:	f104 091a 	add.w	r9, r4, #26
 800735e:	e7f2      	b.n	8007346 <_printf_float+0x40e>
 8007360:	2301      	movs	r3, #1
 8007362:	4642      	mov	r2, r8
 8007364:	e7df      	b.n	8007326 <_printf_float+0x3ee>
 8007366:	2301      	movs	r3, #1
 8007368:	464a      	mov	r2, r9
 800736a:	4631      	mov	r1, r6
 800736c:	4628      	mov	r0, r5
 800736e:	47b8      	blx	r7
 8007370:	3001      	adds	r0, #1
 8007372:	f43f ae3c 	beq.w	8006fee <_printf_float+0xb6>
 8007376:	f108 0801 	add.w	r8, r8, #1
 800737a:	68e3      	ldr	r3, [r4, #12]
 800737c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800737e:	1a5b      	subs	r3, r3, r1
 8007380:	4543      	cmp	r3, r8
 8007382:	dcf0      	bgt.n	8007366 <_printf_float+0x42e>
 8007384:	e6fd      	b.n	8007182 <_printf_float+0x24a>
 8007386:	f04f 0800 	mov.w	r8, #0
 800738a:	f104 0919 	add.w	r9, r4, #25
 800738e:	e7f4      	b.n	800737a <_printf_float+0x442>

08007390 <_printf_common>:
 8007390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007394:	4616      	mov	r6, r2
 8007396:	4699      	mov	r9, r3
 8007398:	688a      	ldr	r2, [r1, #8]
 800739a:	690b      	ldr	r3, [r1, #16]
 800739c:	4607      	mov	r7, r0
 800739e:	4293      	cmp	r3, r2
 80073a0:	bfb8      	it	lt
 80073a2:	4613      	movlt	r3, r2
 80073a4:	6033      	str	r3, [r6, #0]
 80073a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073aa:	460c      	mov	r4, r1
 80073ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073b0:	b10a      	cbz	r2, 80073b6 <_printf_common+0x26>
 80073b2:	3301      	adds	r3, #1
 80073b4:	6033      	str	r3, [r6, #0]
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	0699      	lsls	r1, r3, #26
 80073ba:	bf42      	ittt	mi
 80073bc:	6833      	ldrmi	r3, [r6, #0]
 80073be:	3302      	addmi	r3, #2
 80073c0:	6033      	strmi	r3, [r6, #0]
 80073c2:	6825      	ldr	r5, [r4, #0]
 80073c4:	f015 0506 	ands.w	r5, r5, #6
 80073c8:	d106      	bne.n	80073d8 <_printf_common+0x48>
 80073ca:	f104 0a19 	add.w	sl, r4, #25
 80073ce:	68e3      	ldr	r3, [r4, #12]
 80073d0:	6832      	ldr	r2, [r6, #0]
 80073d2:	1a9b      	subs	r3, r3, r2
 80073d4:	42ab      	cmp	r3, r5
 80073d6:	dc28      	bgt.n	800742a <_printf_common+0x9a>
 80073d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80073dc:	1e13      	subs	r3, r2, #0
 80073de:	6822      	ldr	r2, [r4, #0]
 80073e0:	bf18      	it	ne
 80073e2:	2301      	movne	r3, #1
 80073e4:	0692      	lsls	r2, r2, #26
 80073e6:	d42d      	bmi.n	8007444 <_printf_common+0xb4>
 80073e8:	4649      	mov	r1, r9
 80073ea:	4638      	mov	r0, r7
 80073ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073f0:	47c0      	blx	r8
 80073f2:	3001      	adds	r0, #1
 80073f4:	d020      	beq.n	8007438 <_printf_common+0xa8>
 80073f6:	6823      	ldr	r3, [r4, #0]
 80073f8:	68e5      	ldr	r5, [r4, #12]
 80073fa:	f003 0306 	and.w	r3, r3, #6
 80073fe:	2b04      	cmp	r3, #4
 8007400:	bf18      	it	ne
 8007402:	2500      	movne	r5, #0
 8007404:	6832      	ldr	r2, [r6, #0]
 8007406:	f04f 0600 	mov.w	r6, #0
 800740a:	68a3      	ldr	r3, [r4, #8]
 800740c:	bf08      	it	eq
 800740e:	1aad      	subeq	r5, r5, r2
 8007410:	6922      	ldr	r2, [r4, #16]
 8007412:	bf08      	it	eq
 8007414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007418:	4293      	cmp	r3, r2
 800741a:	bfc4      	itt	gt
 800741c:	1a9b      	subgt	r3, r3, r2
 800741e:	18ed      	addgt	r5, r5, r3
 8007420:	341a      	adds	r4, #26
 8007422:	42b5      	cmp	r5, r6
 8007424:	d11a      	bne.n	800745c <_printf_common+0xcc>
 8007426:	2000      	movs	r0, #0
 8007428:	e008      	b.n	800743c <_printf_common+0xac>
 800742a:	2301      	movs	r3, #1
 800742c:	4652      	mov	r2, sl
 800742e:	4649      	mov	r1, r9
 8007430:	4638      	mov	r0, r7
 8007432:	47c0      	blx	r8
 8007434:	3001      	adds	r0, #1
 8007436:	d103      	bne.n	8007440 <_printf_common+0xb0>
 8007438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800743c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007440:	3501      	adds	r5, #1
 8007442:	e7c4      	b.n	80073ce <_printf_common+0x3e>
 8007444:	2030      	movs	r0, #48	; 0x30
 8007446:	18e1      	adds	r1, r4, r3
 8007448:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800744c:	1c5a      	adds	r2, r3, #1
 800744e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007452:	4422      	add	r2, r4
 8007454:	3302      	adds	r3, #2
 8007456:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800745a:	e7c5      	b.n	80073e8 <_printf_common+0x58>
 800745c:	2301      	movs	r3, #1
 800745e:	4622      	mov	r2, r4
 8007460:	4649      	mov	r1, r9
 8007462:	4638      	mov	r0, r7
 8007464:	47c0      	blx	r8
 8007466:	3001      	adds	r0, #1
 8007468:	d0e6      	beq.n	8007438 <_printf_common+0xa8>
 800746a:	3601      	adds	r6, #1
 800746c:	e7d9      	b.n	8007422 <_printf_common+0x92>
	...

08007470 <_printf_i>:
 8007470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007474:	7e0f      	ldrb	r7, [r1, #24]
 8007476:	4691      	mov	r9, r2
 8007478:	2f78      	cmp	r7, #120	; 0x78
 800747a:	4680      	mov	r8, r0
 800747c:	460c      	mov	r4, r1
 800747e:	469a      	mov	sl, r3
 8007480:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007482:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007486:	d807      	bhi.n	8007498 <_printf_i+0x28>
 8007488:	2f62      	cmp	r7, #98	; 0x62
 800748a:	d80a      	bhi.n	80074a2 <_printf_i+0x32>
 800748c:	2f00      	cmp	r7, #0
 800748e:	f000 80d9 	beq.w	8007644 <_printf_i+0x1d4>
 8007492:	2f58      	cmp	r7, #88	; 0x58
 8007494:	f000 80a4 	beq.w	80075e0 <_printf_i+0x170>
 8007498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800749c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074a0:	e03a      	b.n	8007518 <_printf_i+0xa8>
 80074a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074a6:	2b15      	cmp	r3, #21
 80074a8:	d8f6      	bhi.n	8007498 <_printf_i+0x28>
 80074aa:	a101      	add	r1, pc, #4	; (adr r1, 80074b0 <_printf_i+0x40>)
 80074ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b0:	08007509 	.word	0x08007509
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	08007499 	.word	0x08007499
 80074bc:	08007499 	.word	0x08007499
 80074c0:	08007499 	.word	0x08007499
 80074c4:	08007499 	.word	0x08007499
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	08007499 	.word	0x08007499
 80074d0:	08007499 	.word	0x08007499
 80074d4:	08007499 	.word	0x08007499
 80074d8:	08007499 	.word	0x08007499
 80074dc:	0800762b 	.word	0x0800762b
 80074e0:	0800754d 	.word	0x0800754d
 80074e4:	0800760d 	.word	0x0800760d
 80074e8:	08007499 	.word	0x08007499
 80074ec:	08007499 	.word	0x08007499
 80074f0:	0800764d 	.word	0x0800764d
 80074f4:	08007499 	.word	0x08007499
 80074f8:	0800754d 	.word	0x0800754d
 80074fc:	08007499 	.word	0x08007499
 8007500:	08007499 	.word	0x08007499
 8007504:	08007615 	.word	0x08007615
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	1d1a      	adds	r2, r3, #4
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	602a      	str	r2, [r5, #0]
 8007510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007518:	2301      	movs	r3, #1
 800751a:	e0a4      	b.n	8007666 <_printf_i+0x1f6>
 800751c:	6820      	ldr	r0, [r4, #0]
 800751e:	6829      	ldr	r1, [r5, #0]
 8007520:	0606      	lsls	r6, r0, #24
 8007522:	f101 0304 	add.w	r3, r1, #4
 8007526:	d50a      	bpl.n	800753e <_printf_i+0xce>
 8007528:	680e      	ldr	r6, [r1, #0]
 800752a:	602b      	str	r3, [r5, #0]
 800752c:	2e00      	cmp	r6, #0
 800752e:	da03      	bge.n	8007538 <_printf_i+0xc8>
 8007530:	232d      	movs	r3, #45	; 0x2d
 8007532:	4276      	negs	r6, r6
 8007534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007538:	230a      	movs	r3, #10
 800753a:	485e      	ldr	r0, [pc, #376]	; (80076b4 <_printf_i+0x244>)
 800753c:	e019      	b.n	8007572 <_printf_i+0x102>
 800753e:	680e      	ldr	r6, [r1, #0]
 8007540:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007544:	602b      	str	r3, [r5, #0]
 8007546:	bf18      	it	ne
 8007548:	b236      	sxthne	r6, r6
 800754a:	e7ef      	b.n	800752c <_printf_i+0xbc>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	6820      	ldr	r0, [r4, #0]
 8007550:	1d19      	adds	r1, r3, #4
 8007552:	6029      	str	r1, [r5, #0]
 8007554:	0601      	lsls	r1, r0, #24
 8007556:	d501      	bpl.n	800755c <_printf_i+0xec>
 8007558:	681e      	ldr	r6, [r3, #0]
 800755a:	e002      	b.n	8007562 <_printf_i+0xf2>
 800755c:	0646      	lsls	r6, r0, #25
 800755e:	d5fb      	bpl.n	8007558 <_printf_i+0xe8>
 8007560:	881e      	ldrh	r6, [r3, #0]
 8007562:	2f6f      	cmp	r7, #111	; 0x6f
 8007564:	bf0c      	ite	eq
 8007566:	2308      	moveq	r3, #8
 8007568:	230a      	movne	r3, #10
 800756a:	4852      	ldr	r0, [pc, #328]	; (80076b4 <_printf_i+0x244>)
 800756c:	2100      	movs	r1, #0
 800756e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007572:	6865      	ldr	r5, [r4, #4]
 8007574:	2d00      	cmp	r5, #0
 8007576:	bfa8      	it	ge
 8007578:	6821      	ldrge	r1, [r4, #0]
 800757a:	60a5      	str	r5, [r4, #8]
 800757c:	bfa4      	itt	ge
 800757e:	f021 0104 	bicge.w	r1, r1, #4
 8007582:	6021      	strge	r1, [r4, #0]
 8007584:	b90e      	cbnz	r6, 800758a <_printf_i+0x11a>
 8007586:	2d00      	cmp	r5, #0
 8007588:	d04d      	beq.n	8007626 <_printf_i+0x1b6>
 800758a:	4615      	mov	r5, r2
 800758c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007590:	fb03 6711 	mls	r7, r3, r1, r6
 8007594:	5dc7      	ldrb	r7, [r0, r7]
 8007596:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800759a:	4637      	mov	r7, r6
 800759c:	42bb      	cmp	r3, r7
 800759e:	460e      	mov	r6, r1
 80075a0:	d9f4      	bls.n	800758c <_printf_i+0x11c>
 80075a2:	2b08      	cmp	r3, #8
 80075a4:	d10b      	bne.n	80075be <_printf_i+0x14e>
 80075a6:	6823      	ldr	r3, [r4, #0]
 80075a8:	07de      	lsls	r6, r3, #31
 80075aa:	d508      	bpl.n	80075be <_printf_i+0x14e>
 80075ac:	6923      	ldr	r3, [r4, #16]
 80075ae:	6861      	ldr	r1, [r4, #4]
 80075b0:	4299      	cmp	r1, r3
 80075b2:	bfde      	ittt	le
 80075b4:	2330      	movle	r3, #48	; 0x30
 80075b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075ba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80075be:	1b52      	subs	r2, r2, r5
 80075c0:	6122      	str	r2, [r4, #16]
 80075c2:	464b      	mov	r3, r9
 80075c4:	4621      	mov	r1, r4
 80075c6:	4640      	mov	r0, r8
 80075c8:	f8cd a000 	str.w	sl, [sp]
 80075cc:	aa03      	add	r2, sp, #12
 80075ce:	f7ff fedf 	bl	8007390 <_printf_common>
 80075d2:	3001      	adds	r0, #1
 80075d4:	d14c      	bne.n	8007670 <_printf_i+0x200>
 80075d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075da:	b004      	add	sp, #16
 80075dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e0:	4834      	ldr	r0, [pc, #208]	; (80076b4 <_printf_i+0x244>)
 80075e2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80075e6:	6829      	ldr	r1, [r5, #0]
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	f851 6b04 	ldr.w	r6, [r1], #4
 80075ee:	6029      	str	r1, [r5, #0]
 80075f0:	061d      	lsls	r5, r3, #24
 80075f2:	d514      	bpl.n	800761e <_printf_i+0x1ae>
 80075f4:	07df      	lsls	r7, r3, #31
 80075f6:	bf44      	itt	mi
 80075f8:	f043 0320 	orrmi.w	r3, r3, #32
 80075fc:	6023      	strmi	r3, [r4, #0]
 80075fe:	b91e      	cbnz	r6, 8007608 <_printf_i+0x198>
 8007600:	6823      	ldr	r3, [r4, #0]
 8007602:	f023 0320 	bic.w	r3, r3, #32
 8007606:	6023      	str	r3, [r4, #0]
 8007608:	2310      	movs	r3, #16
 800760a:	e7af      	b.n	800756c <_printf_i+0xfc>
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	f043 0320 	orr.w	r3, r3, #32
 8007612:	6023      	str	r3, [r4, #0]
 8007614:	2378      	movs	r3, #120	; 0x78
 8007616:	4828      	ldr	r0, [pc, #160]	; (80076b8 <_printf_i+0x248>)
 8007618:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800761c:	e7e3      	b.n	80075e6 <_printf_i+0x176>
 800761e:	0659      	lsls	r1, r3, #25
 8007620:	bf48      	it	mi
 8007622:	b2b6      	uxthmi	r6, r6
 8007624:	e7e6      	b.n	80075f4 <_printf_i+0x184>
 8007626:	4615      	mov	r5, r2
 8007628:	e7bb      	b.n	80075a2 <_printf_i+0x132>
 800762a:	682b      	ldr	r3, [r5, #0]
 800762c:	6826      	ldr	r6, [r4, #0]
 800762e:	1d18      	adds	r0, r3, #4
 8007630:	6961      	ldr	r1, [r4, #20]
 8007632:	6028      	str	r0, [r5, #0]
 8007634:	0635      	lsls	r5, r6, #24
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	d501      	bpl.n	800763e <_printf_i+0x1ce>
 800763a:	6019      	str	r1, [r3, #0]
 800763c:	e002      	b.n	8007644 <_printf_i+0x1d4>
 800763e:	0670      	lsls	r0, r6, #25
 8007640:	d5fb      	bpl.n	800763a <_printf_i+0x1ca>
 8007642:	8019      	strh	r1, [r3, #0]
 8007644:	2300      	movs	r3, #0
 8007646:	4615      	mov	r5, r2
 8007648:	6123      	str	r3, [r4, #16]
 800764a:	e7ba      	b.n	80075c2 <_printf_i+0x152>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	2100      	movs	r1, #0
 8007650:	1d1a      	adds	r2, r3, #4
 8007652:	602a      	str	r2, [r5, #0]
 8007654:	681d      	ldr	r5, [r3, #0]
 8007656:	6862      	ldr	r2, [r4, #4]
 8007658:	4628      	mov	r0, r5
 800765a:	f001 fa35 	bl	8008ac8 <memchr>
 800765e:	b108      	cbz	r0, 8007664 <_printf_i+0x1f4>
 8007660:	1b40      	subs	r0, r0, r5
 8007662:	6060      	str	r0, [r4, #4]
 8007664:	6863      	ldr	r3, [r4, #4]
 8007666:	6123      	str	r3, [r4, #16]
 8007668:	2300      	movs	r3, #0
 800766a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800766e:	e7a8      	b.n	80075c2 <_printf_i+0x152>
 8007670:	462a      	mov	r2, r5
 8007672:	4649      	mov	r1, r9
 8007674:	4640      	mov	r0, r8
 8007676:	6923      	ldr	r3, [r4, #16]
 8007678:	47d0      	blx	sl
 800767a:	3001      	adds	r0, #1
 800767c:	d0ab      	beq.n	80075d6 <_printf_i+0x166>
 800767e:	6823      	ldr	r3, [r4, #0]
 8007680:	079b      	lsls	r3, r3, #30
 8007682:	d413      	bmi.n	80076ac <_printf_i+0x23c>
 8007684:	68e0      	ldr	r0, [r4, #12]
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	4298      	cmp	r0, r3
 800768a:	bfb8      	it	lt
 800768c:	4618      	movlt	r0, r3
 800768e:	e7a4      	b.n	80075da <_printf_i+0x16a>
 8007690:	2301      	movs	r3, #1
 8007692:	4632      	mov	r2, r6
 8007694:	4649      	mov	r1, r9
 8007696:	4640      	mov	r0, r8
 8007698:	47d0      	blx	sl
 800769a:	3001      	adds	r0, #1
 800769c:	d09b      	beq.n	80075d6 <_printf_i+0x166>
 800769e:	3501      	adds	r5, #1
 80076a0:	68e3      	ldr	r3, [r4, #12]
 80076a2:	9903      	ldr	r1, [sp, #12]
 80076a4:	1a5b      	subs	r3, r3, r1
 80076a6:	42ab      	cmp	r3, r5
 80076a8:	dcf2      	bgt.n	8007690 <_printf_i+0x220>
 80076aa:	e7eb      	b.n	8007684 <_printf_i+0x214>
 80076ac:	2500      	movs	r5, #0
 80076ae:	f104 0619 	add.w	r6, r4, #25
 80076b2:	e7f5      	b.n	80076a0 <_printf_i+0x230>
 80076b4:	08009bbe 	.word	0x08009bbe
 80076b8:	08009bcf 	.word	0x08009bcf

080076bc <_puts_r>:
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	460e      	mov	r6, r1
 80076c0:	4605      	mov	r5, r0
 80076c2:	b118      	cbz	r0, 80076cc <_puts_r+0x10>
 80076c4:	6983      	ldr	r3, [r0, #24]
 80076c6:	b90b      	cbnz	r3, 80076cc <_puts_r+0x10>
 80076c8:	f7ff fa28 	bl	8006b1c <__sinit>
 80076cc:	69ab      	ldr	r3, [r5, #24]
 80076ce:	68ac      	ldr	r4, [r5, #8]
 80076d0:	b913      	cbnz	r3, 80076d8 <_puts_r+0x1c>
 80076d2:	4628      	mov	r0, r5
 80076d4:	f7ff fa22 	bl	8006b1c <__sinit>
 80076d8:	4b2c      	ldr	r3, [pc, #176]	; (800778c <_puts_r+0xd0>)
 80076da:	429c      	cmp	r4, r3
 80076dc:	d120      	bne.n	8007720 <_puts_r+0x64>
 80076de:	686c      	ldr	r4, [r5, #4]
 80076e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076e2:	07db      	lsls	r3, r3, #31
 80076e4:	d405      	bmi.n	80076f2 <_puts_r+0x36>
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	0598      	lsls	r0, r3, #22
 80076ea:	d402      	bmi.n	80076f2 <_puts_r+0x36>
 80076ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076ee:	f7ff fad8 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 80076f2:	89a3      	ldrh	r3, [r4, #12]
 80076f4:	0719      	lsls	r1, r3, #28
 80076f6:	d51d      	bpl.n	8007734 <_puts_r+0x78>
 80076f8:	6923      	ldr	r3, [r4, #16]
 80076fa:	b1db      	cbz	r3, 8007734 <_puts_r+0x78>
 80076fc:	3e01      	subs	r6, #1
 80076fe:	68a3      	ldr	r3, [r4, #8]
 8007700:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007704:	3b01      	subs	r3, #1
 8007706:	60a3      	str	r3, [r4, #8]
 8007708:	bb39      	cbnz	r1, 800775a <_puts_r+0x9e>
 800770a:	2b00      	cmp	r3, #0
 800770c:	da38      	bge.n	8007780 <_puts_r+0xc4>
 800770e:	4622      	mov	r2, r4
 8007710:	210a      	movs	r1, #10
 8007712:	4628      	mov	r0, r5
 8007714:	f000 f93a 	bl	800798c <__swbuf_r>
 8007718:	3001      	adds	r0, #1
 800771a:	d011      	beq.n	8007740 <_puts_r+0x84>
 800771c:	250a      	movs	r5, #10
 800771e:	e011      	b.n	8007744 <_puts_r+0x88>
 8007720:	4b1b      	ldr	r3, [pc, #108]	; (8007790 <_puts_r+0xd4>)
 8007722:	429c      	cmp	r4, r3
 8007724:	d101      	bne.n	800772a <_puts_r+0x6e>
 8007726:	68ac      	ldr	r4, [r5, #8]
 8007728:	e7da      	b.n	80076e0 <_puts_r+0x24>
 800772a:	4b1a      	ldr	r3, [pc, #104]	; (8007794 <_puts_r+0xd8>)
 800772c:	429c      	cmp	r4, r3
 800772e:	bf08      	it	eq
 8007730:	68ec      	ldreq	r4, [r5, #12]
 8007732:	e7d5      	b.n	80076e0 <_puts_r+0x24>
 8007734:	4621      	mov	r1, r4
 8007736:	4628      	mov	r0, r5
 8007738:	f000 f98c 	bl	8007a54 <__swsetup_r>
 800773c:	2800      	cmp	r0, #0
 800773e:	d0dd      	beq.n	80076fc <_puts_r+0x40>
 8007740:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007744:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007746:	07da      	lsls	r2, r3, #31
 8007748:	d405      	bmi.n	8007756 <_puts_r+0x9a>
 800774a:	89a3      	ldrh	r3, [r4, #12]
 800774c:	059b      	lsls	r3, r3, #22
 800774e:	d402      	bmi.n	8007756 <_puts_r+0x9a>
 8007750:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007752:	f7ff faa7 	bl	8006ca4 <__retarget_lock_release_recursive>
 8007756:	4628      	mov	r0, r5
 8007758:	bd70      	pop	{r4, r5, r6, pc}
 800775a:	2b00      	cmp	r3, #0
 800775c:	da04      	bge.n	8007768 <_puts_r+0xac>
 800775e:	69a2      	ldr	r2, [r4, #24]
 8007760:	429a      	cmp	r2, r3
 8007762:	dc06      	bgt.n	8007772 <_puts_r+0xb6>
 8007764:	290a      	cmp	r1, #10
 8007766:	d004      	beq.n	8007772 <_puts_r+0xb6>
 8007768:	6823      	ldr	r3, [r4, #0]
 800776a:	1c5a      	adds	r2, r3, #1
 800776c:	6022      	str	r2, [r4, #0]
 800776e:	7019      	strb	r1, [r3, #0]
 8007770:	e7c5      	b.n	80076fe <_puts_r+0x42>
 8007772:	4622      	mov	r2, r4
 8007774:	4628      	mov	r0, r5
 8007776:	f000 f909 	bl	800798c <__swbuf_r>
 800777a:	3001      	adds	r0, #1
 800777c:	d1bf      	bne.n	80076fe <_puts_r+0x42>
 800777e:	e7df      	b.n	8007740 <_puts_r+0x84>
 8007780:	250a      	movs	r5, #10
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	1c5a      	adds	r2, r3, #1
 8007786:	6022      	str	r2, [r4, #0]
 8007788:	701d      	strb	r5, [r3, #0]
 800778a:	e7db      	b.n	8007744 <_puts_r+0x88>
 800778c:	08009b68 	.word	0x08009b68
 8007790:	08009b88 	.word	0x08009b88
 8007794:	08009b48 	.word	0x08009b48

08007798 <puts>:
 8007798:	4b02      	ldr	r3, [pc, #8]	; (80077a4 <puts+0xc>)
 800779a:	4601      	mov	r1, r0
 800779c:	6818      	ldr	r0, [r3, #0]
 800779e:	f7ff bf8d 	b.w	80076bc <_puts_r>
 80077a2:	bf00      	nop
 80077a4:	20000010 	.word	0x20000010

080077a8 <cleanup_glue>:
 80077a8:	b538      	push	{r3, r4, r5, lr}
 80077aa:	460c      	mov	r4, r1
 80077ac:	6809      	ldr	r1, [r1, #0]
 80077ae:	4605      	mov	r5, r0
 80077b0:	b109      	cbz	r1, 80077b6 <cleanup_glue+0xe>
 80077b2:	f7ff fff9 	bl	80077a8 <cleanup_glue>
 80077b6:	4621      	mov	r1, r4
 80077b8:	4628      	mov	r0, r5
 80077ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077be:	f001 bd33 	b.w	8009228 <_free_r>
	...

080077c4 <_reclaim_reent>:
 80077c4:	4b2c      	ldr	r3, [pc, #176]	; (8007878 <_reclaim_reent+0xb4>)
 80077c6:	b570      	push	{r4, r5, r6, lr}
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4604      	mov	r4, r0
 80077cc:	4283      	cmp	r3, r0
 80077ce:	d051      	beq.n	8007874 <_reclaim_reent+0xb0>
 80077d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80077d2:	b143      	cbz	r3, 80077e6 <_reclaim_reent+0x22>
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d14a      	bne.n	8007870 <_reclaim_reent+0xac>
 80077da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077dc:	6819      	ldr	r1, [r3, #0]
 80077de:	b111      	cbz	r1, 80077e6 <_reclaim_reent+0x22>
 80077e0:	4620      	mov	r0, r4
 80077e2:	f001 fd21 	bl	8009228 <_free_r>
 80077e6:	6961      	ldr	r1, [r4, #20]
 80077e8:	b111      	cbz	r1, 80077f0 <_reclaim_reent+0x2c>
 80077ea:	4620      	mov	r0, r4
 80077ec:	f001 fd1c 	bl	8009228 <_free_r>
 80077f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80077f2:	b111      	cbz	r1, 80077fa <_reclaim_reent+0x36>
 80077f4:	4620      	mov	r0, r4
 80077f6:	f001 fd17 	bl	8009228 <_free_r>
 80077fa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80077fc:	b111      	cbz	r1, 8007804 <_reclaim_reent+0x40>
 80077fe:	4620      	mov	r0, r4
 8007800:	f001 fd12 	bl	8009228 <_free_r>
 8007804:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007806:	b111      	cbz	r1, 800780e <_reclaim_reent+0x4a>
 8007808:	4620      	mov	r0, r4
 800780a:	f001 fd0d 	bl	8009228 <_free_r>
 800780e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007810:	b111      	cbz	r1, 8007818 <_reclaim_reent+0x54>
 8007812:	4620      	mov	r0, r4
 8007814:	f001 fd08 	bl	8009228 <_free_r>
 8007818:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800781a:	b111      	cbz	r1, 8007822 <_reclaim_reent+0x5e>
 800781c:	4620      	mov	r0, r4
 800781e:	f001 fd03 	bl	8009228 <_free_r>
 8007822:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007824:	b111      	cbz	r1, 800782c <_reclaim_reent+0x68>
 8007826:	4620      	mov	r0, r4
 8007828:	f001 fcfe 	bl	8009228 <_free_r>
 800782c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800782e:	b111      	cbz	r1, 8007836 <_reclaim_reent+0x72>
 8007830:	4620      	mov	r0, r4
 8007832:	f001 fcf9 	bl	8009228 <_free_r>
 8007836:	69a3      	ldr	r3, [r4, #24]
 8007838:	b1e3      	cbz	r3, 8007874 <_reclaim_reent+0xb0>
 800783a:	4620      	mov	r0, r4
 800783c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800783e:	4798      	blx	r3
 8007840:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007842:	b1b9      	cbz	r1, 8007874 <_reclaim_reent+0xb0>
 8007844:	4620      	mov	r0, r4
 8007846:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800784a:	f7ff bfad 	b.w	80077a8 <cleanup_glue>
 800784e:	5949      	ldr	r1, [r1, r5]
 8007850:	b941      	cbnz	r1, 8007864 <_reclaim_reent+0xa0>
 8007852:	3504      	adds	r5, #4
 8007854:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007856:	2d80      	cmp	r5, #128	; 0x80
 8007858:	68d9      	ldr	r1, [r3, #12]
 800785a:	d1f8      	bne.n	800784e <_reclaim_reent+0x8a>
 800785c:	4620      	mov	r0, r4
 800785e:	f001 fce3 	bl	8009228 <_free_r>
 8007862:	e7ba      	b.n	80077da <_reclaim_reent+0x16>
 8007864:	680e      	ldr	r6, [r1, #0]
 8007866:	4620      	mov	r0, r4
 8007868:	f001 fcde 	bl	8009228 <_free_r>
 800786c:	4631      	mov	r1, r6
 800786e:	e7ef      	b.n	8007850 <_reclaim_reent+0x8c>
 8007870:	2500      	movs	r5, #0
 8007872:	e7ef      	b.n	8007854 <_reclaim_reent+0x90>
 8007874:	bd70      	pop	{r4, r5, r6, pc}
 8007876:	bf00      	nop
 8007878:	20000010 	.word	0x20000010

0800787c <_sbrk_r>:
 800787c:	b538      	push	{r3, r4, r5, lr}
 800787e:	2300      	movs	r3, #0
 8007880:	4d05      	ldr	r5, [pc, #20]	; (8007898 <_sbrk_r+0x1c>)
 8007882:	4604      	mov	r4, r0
 8007884:	4608      	mov	r0, r1
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	f7fa f948 	bl	8001b1c <_sbrk>
 800788c:	1c43      	adds	r3, r0, #1
 800788e:	d102      	bne.n	8007896 <_sbrk_r+0x1a>
 8007890:	682b      	ldr	r3, [r5, #0]
 8007892:	b103      	cbz	r3, 8007896 <_sbrk_r+0x1a>
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	bd38      	pop	{r3, r4, r5, pc}
 8007898:	20002334 	.word	0x20002334

0800789c <sniprintf>:
 800789c:	b40c      	push	{r2, r3}
 800789e:	b530      	push	{r4, r5, lr}
 80078a0:	4b17      	ldr	r3, [pc, #92]	; (8007900 <sniprintf+0x64>)
 80078a2:	1e0c      	subs	r4, r1, #0
 80078a4:	681d      	ldr	r5, [r3, #0]
 80078a6:	b09d      	sub	sp, #116	; 0x74
 80078a8:	da08      	bge.n	80078bc <sniprintf+0x20>
 80078aa:	238b      	movs	r3, #139	; 0x8b
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078b0:	602b      	str	r3, [r5, #0]
 80078b2:	b01d      	add	sp, #116	; 0x74
 80078b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80078b8:	b002      	add	sp, #8
 80078ba:	4770      	bx	lr
 80078bc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80078c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80078c4:	bf0c      	ite	eq
 80078c6:	4623      	moveq	r3, r4
 80078c8:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80078cc:	9304      	str	r3, [sp, #16]
 80078ce:	9307      	str	r3, [sp, #28]
 80078d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80078d4:	9002      	str	r0, [sp, #8]
 80078d6:	9006      	str	r0, [sp, #24]
 80078d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80078dc:	4628      	mov	r0, r5
 80078de:	ab21      	add	r3, sp, #132	; 0x84
 80078e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80078e2:	a902      	add	r1, sp, #8
 80078e4:	9301      	str	r3, [sp, #4]
 80078e6:	f001 fd43 	bl	8009370 <_svfiprintf_r>
 80078ea:	1c43      	adds	r3, r0, #1
 80078ec:	bfbc      	itt	lt
 80078ee:	238b      	movlt	r3, #139	; 0x8b
 80078f0:	602b      	strlt	r3, [r5, #0]
 80078f2:	2c00      	cmp	r4, #0
 80078f4:	d0dd      	beq.n	80078b2 <sniprintf+0x16>
 80078f6:	2200      	movs	r2, #0
 80078f8:	9b02      	ldr	r3, [sp, #8]
 80078fa:	701a      	strb	r2, [r3, #0]
 80078fc:	e7d9      	b.n	80078b2 <sniprintf+0x16>
 80078fe:	bf00      	nop
 8007900:	20000010 	.word	0x20000010

08007904 <__sread>:
 8007904:	b510      	push	{r4, lr}
 8007906:	460c      	mov	r4, r1
 8007908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790c:	f001 fe30 	bl	8009570 <_read_r>
 8007910:	2800      	cmp	r0, #0
 8007912:	bfab      	itete	ge
 8007914:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007916:	89a3      	ldrhlt	r3, [r4, #12]
 8007918:	181b      	addge	r3, r3, r0
 800791a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800791e:	bfac      	ite	ge
 8007920:	6563      	strge	r3, [r4, #84]	; 0x54
 8007922:	81a3      	strhlt	r3, [r4, #12]
 8007924:	bd10      	pop	{r4, pc}

08007926 <__swrite>:
 8007926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800792a:	461f      	mov	r7, r3
 800792c:	898b      	ldrh	r3, [r1, #12]
 800792e:	4605      	mov	r5, r0
 8007930:	05db      	lsls	r3, r3, #23
 8007932:	460c      	mov	r4, r1
 8007934:	4616      	mov	r6, r2
 8007936:	d505      	bpl.n	8007944 <__swrite+0x1e>
 8007938:	2302      	movs	r3, #2
 800793a:	2200      	movs	r2, #0
 800793c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007940:	f001 f842 	bl	80089c8 <_lseek_r>
 8007944:	89a3      	ldrh	r3, [r4, #12]
 8007946:	4632      	mov	r2, r6
 8007948:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800794c:	81a3      	strh	r3, [r4, #12]
 800794e:	4628      	mov	r0, r5
 8007950:	463b      	mov	r3, r7
 8007952:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800795a:	f000 b869 	b.w	8007a30 <_write_r>

0800795e <__sseek>:
 800795e:	b510      	push	{r4, lr}
 8007960:	460c      	mov	r4, r1
 8007962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007966:	f001 f82f 	bl	80089c8 <_lseek_r>
 800796a:	1c43      	adds	r3, r0, #1
 800796c:	89a3      	ldrh	r3, [r4, #12]
 800796e:	bf15      	itete	ne
 8007970:	6560      	strne	r0, [r4, #84]	; 0x54
 8007972:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007976:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800797a:	81a3      	strheq	r3, [r4, #12]
 800797c:	bf18      	it	ne
 800797e:	81a3      	strhne	r3, [r4, #12]
 8007980:	bd10      	pop	{r4, pc}

08007982 <__sclose>:
 8007982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007986:	f000 b8d3 	b.w	8007b30 <_close_r>
	...

0800798c <__swbuf_r>:
 800798c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798e:	460e      	mov	r6, r1
 8007990:	4614      	mov	r4, r2
 8007992:	4605      	mov	r5, r0
 8007994:	b118      	cbz	r0, 800799e <__swbuf_r+0x12>
 8007996:	6983      	ldr	r3, [r0, #24]
 8007998:	b90b      	cbnz	r3, 800799e <__swbuf_r+0x12>
 800799a:	f7ff f8bf 	bl	8006b1c <__sinit>
 800799e:	4b21      	ldr	r3, [pc, #132]	; (8007a24 <__swbuf_r+0x98>)
 80079a0:	429c      	cmp	r4, r3
 80079a2:	d12b      	bne.n	80079fc <__swbuf_r+0x70>
 80079a4:	686c      	ldr	r4, [r5, #4]
 80079a6:	69a3      	ldr	r3, [r4, #24]
 80079a8:	60a3      	str	r3, [r4, #8]
 80079aa:	89a3      	ldrh	r3, [r4, #12]
 80079ac:	071a      	lsls	r2, r3, #28
 80079ae:	d52f      	bpl.n	8007a10 <__swbuf_r+0x84>
 80079b0:	6923      	ldr	r3, [r4, #16]
 80079b2:	b36b      	cbz	r3, 8007a10 <__swbuf_r+0x84>
 80079b4:	6923      	ldr	r3, [r4, #16]
 80079b6:	6820      	ldr	r0, [r4, #0]
 80079b8:	b2f6      	uxtb	r6, r6
 80079ba:	1ac0      	subs	r0, r0, r3
 80079bc:	6963      	ldr	r3, [r4, #20]
 80079be:	4637      	mov	r7, r6
 80079c0:	4283      	cmp	r3, r0
 80079c2:	dc04      	bgt.n	80079ce <__swbuf_r+0x42>
 80079c4:	4621      	mov	r1, r4
 80079c6:	4628      	mov	r0, r5
 80079c8:	f000 ffbe 	bl	8008948 <_fflush_r>
 80079cc:	bb30      	cbnz	r0, 8007a1c <__swbuf_r+0x90>
 80079ce:	68a3      	ldr	r3, [r4, #8]
 80079d0:	3001      	adds	r0, #1
 80079d2:	3b01      	subs	r3, #1
 80079d4:	60a3      	str	r3, [r4, #8]
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	1c5a      	adds	r2, r3, #1
 80079da:	6022      	str	r2, [r4, #0]
 80079dc:	701e      	strb	r6, [r3, #0]
 80079de:	6963      	ldr	r3, [r4, #20]
 80079e0:	4283      	cmp	r3, r0
 80079e2:	d004      	beq.n	80079ee <__swbuf_r+0x62>
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	07db      	lsls	r3, r3, #31
 80079e8:	d506      	bpl.n	80079f8 <__swbuf_r+0x6c>
 80079ea:	2e0a      	cmp	r6, #10
 80079ec:	d104      	bne.n	80079f8 <__swbuf_r+0x6c>
 80079ee:	4621      	mov	r1, r4
 80079f0:	4628      	mov	r0, r5
 80079f2:	f000 ffa9 	bl	8008948 <_fflush_r>
 80079f6:	b988      	cbnz	r0, 8007a1c <__swbuf_r+0x90>
 80079f8:	4638      	mov	r0, r7
 80079fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079fc:	4b0a      	ldr	r3, [pc, #40]	; (8007a28 <__swbuf_r+0x9c>)
 80079fe:	429c      	cmp	r4, r3
 8007a00:	d101      	bne.n	8007a06 <__swbuf_r+0x7a>
 8007a02:	68ac      	ldr	r4, [r5, #8]
 8007a04:	e7cf      	b.n	80079a6 <__swbuf_r+0x1a>
 8007a06:	4b09      	ldr	r3, [pc, #36]	; (8007a2c <__swbuf_r+0xa0>)
 8007a08:	429c      	cmp	r4, r3
 8007a0a:	bf08      	it	eq
 8007a0c:	68ec      	ldreq	r4, [r5, #12]
 8007a0e:	e7ca      	b.n	80079a6 <__swbuf_r+0x1a>
 8007a10:	4621      	mov	r1, r4
 8007a12:	4628      	mov	r0, r5
 8007a14:	f000 f81e 	bl	8007a54 <__swsetup_r>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	d0cb      	beq.n	80079b4 <__swbuf_r+0x28>
 8007a1c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a20:	e7ea      	b.n	80079f8 <__swbuf_r+0x6c>
 8007a22:	bf00      	nop
 8007a24:	08009b68 	.word	0x08009b68
 8007a28:	08009b88 	.word	0x08009b88
 8007a2c:	08009b48 	.word	0x08009b48

08007a30 <_write_r>:
 8007a30:	b538      	push	{r3, r4, r5, lr}
 8007a32:	4604      	mov	r4, r0
 8007a34:	4608      	mov	r0, r1
 8007a36:	4611      	mov	r1, r2
 8007a38:	2200      	movs	r2, #0
 8007a3a:	4d05      	ldr	r5, [pc, #20]	; (8007a50 <_write_r+0x20>)
 8007a3c:	602a      	str	r2, [r5, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f7f9 f926 	bl	8000c90 <_write>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	d102      	bne.n	8007a4e <_write_r+0x1e>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	b103      	cbz	r3, 8007a4e <_write_r+0x1e>
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	bd38      	pop	{r3, r4, r5, pc}
 8007a50:	20002334 	.word	0x20002334

08007a54 <__swsetup_r>:
 8007a54:	4b32      	ldr	r3, [pc, #200]	; (8007b20 <__swsetup_r+0xcc>)
 8007a56:	b570      	push	{r4, r5, r6, lr}
 8007a58:	681d      	ldr	r5, [r3, #0]
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	b125      	cbz	r5, 8007a6a <__swsetup_r+0x16>
 8007a60:	69ab      	ldr	r3, [r5, #24]
 8007a62:	b913      	cbnz	r3, 8007a6a <__swsetup_r+0x16>
 8007a64:	4628      	mov	r0, r5
 8007a66:	f7ff f859 	bl	8006b1c <__sinit>
 8007a6a:	4b2e      	ldr	r3, [pc, #184]	; (8007b24 <__swsetup_r+0xd0>)
 8007a6c:	429c      	cmp	r4, r3
 8007a6e:	d10f      	bne.n	8007a90 <__swsetup_r+0x3c>
 8007a70:	686c      	ldr	r4, [r5, #4]
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a78:	0719      	lsls	r1, r3, #28
 8007a7a:	d42c      	bmi.n	8007ad6 <__swsetup_r+0x82>
 8007a7c:	06dd      	lsls	r5, r3, #27
 8007a7e:	d411      	bmi.n	8007aa4 <__swsetup_r+0x50>
 8007a80:	2309      	movs	r3, #9
 8007a82:	6033      	str	r3, [r6, #0]
 8007a84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a8c:	81a3      	strh	r3, [r4, #12]
 8007a8e:	e03e      	b.n	8007b0e <__swsetup_r+0xba>
 8007a90:	4b25      	ldr	r3, [pc, #148]	; (8007b28 <__swsetup_r+0xd4>)
 8007a92:	429c      	cmp	r4, r3
 8007a94:	d101      	bne.n	8007a9a <__swsetup_r+0x46>
 8007a96:	68ac      	ldr	r4, [r5, #8]
 8007a98:	e7eb      	b.n	8007a72 <__swsetup_r+0x1e>
 8007a9a:	4b24      	ldr	r3, [pc, #144]	; (8007b2c <__swsetup_r+0xd8>)
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	bf08      	it	eq
 8007aa0:	68ec      	ldreq	r4, [r5, #12]
 8007aa2:	e7e6      	b.n	8007a72 <__swsetup_r+0x1e>
 8007aa4:	0758      	lsls	r0, r3, #29
 8007aa6:	d512      	bpl.n	8007ace <__swsetup_r+0x7a>
 8007aa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007aaa:	b141      	cbz	r1, 8007abe <__swsetup_r+0x6a>
 8007aac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ab0:	4299      	cmp	r1, r3
 8007ab2:	d002      	beq.n	8007aba <__swsetup_r+0x66>
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	f001 fbb7 	bl	8009228 <_free_r>
 8007aba:	2300      	movs	r3, #0
 8007abc:	6363      	str	r3, [r4, #52]	; 0x34
 8007abe:	89a3      	ldrh	r3, [r4, #12]
 8007ac0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ac4:	81a3      	strh	r3, [r4, #12]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	6063      	str	r3, [r4, #4]
 8007aca:	6923      	ldr	r3, [r4, #16]
 8007acc:	6023      	str	r3, [r4, #0]
 8007ace:	89a3      	ldrh	r3, [r4, #12]
 8007ad0:	f043 0308 	orr.w	r3, r3, #8
 8007ad4:	81a3      	strh	r3, [r4, #12]
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	b94b      	cbnz	r3, 8007aee <__swsetup_r+0x9a>
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ae0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ae4:	d003      	beq.n	8007aee <__swsetup_r+0x9a>
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	4630      	mov	r0, r6
 8007aea:	f000 ffa5 	bl	8008a38 <__smakebuf_r>
 8007aee:	89a0      	ldrh	r0, [r4, #12]
 8007af0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007af4:	f010 0301 	ands.w	r3, r0, #1
 8007af8:	d00a      	beq.n	8007b10 <__swsetup_r+0xbc>
 8007afa:	2300      	movs	r3, #0
 8007afc:	60a3      	str	r3, [r4, #8]
 8007afe:	6963      	ldr	r3, [r4, #20]
 8007b00:	425b      	negs	r3, r3
 8007b02:	61a3      	str	r3, [r4, #24]
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	b943      	cbnz	r3, 8007b1a <__swsetup_r+0xc6>
 8007b08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b0c:	d1ba      	bne.n	8007a84 <__swsetup_r+0x30>
 8007b0e:	bd70      	pop	{r4, r5, r6, pc}
 8007b10:	0781      	lsls	r1, r0, #30
 8007b12:	bf58      	it	pl
 8007b14:	6963      	ldrpl	r3, [r4, #20]
 8007b16:	60a3      	str	r3, [r4, #8]
 8007b18:	e7f4      	b.n	8007b04 <__swsetup_r+0xb0>
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	e7f7      	b.n	8007b0e <__swsetup_r+0xba>
 8007b1e:	bf00      	nop
 8007b20:	20000010 	.word	0x20000010
 8007b24:	08009b68 	.word	0x08009b68
 8007b28:	08009b88 	.word	0x08009b88
 8007b2c:	08009b48 	.word	0x08009b48

08007b30 <_close_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	2300      	movs	r3, #0
 8007b34:	4d05      	ldr	r5, [pc, #20]	; (8007b4c <_close_r+0x1c>)
 8007b36:	4604      	mov	r4, r0
 8007b38:	4608      	mov	r0, r1
 8007b3a:	602b      	str	r3, [r5, #0]
 8007b3c:	f7f9 ffbe 	bl	8001abc <_close>
 8007b40:	1c43      	adds	r3, r0, #1
 8007b42:	d102      	bne.n	8007b4a <_close_r+0x1a>
 8007b44:	682b      	ldr	r3, [r5, #0]
 8007b46:	b103      	cbz	r3, 8007b4a <_close_r+0x1a>
 8007b48:	6023      	str	r3, [r4, #0]
 8007b4a:	bd38      	pop	{r3, r4, r5, pc}
 8007b4c:	20002334 	.word	0x20002334

08007b50 <quorem>:
 8007b50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b54:	6903      	ldr	r3, [r0, #16]
 8007b56:	690c      	ldr	r4, [r1, #16]
 8007b58:	4607      	mov	r7, r0
 8007b5a:	42a3      	cmp	r3, r4
 8007b5c:	f2c0 8082 	blt.w	8007c64 <quorem+0x114>
 8007b60:	3c01      	subs	r4, #1
 8007b62:	f100 0514 	add.w	r5, r0, #20
 8007b66:	f101 0814 	add.w	r8, r1, #20
 8007b6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007b84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b88:	d331      	bcc.n	8007bee <quorem+0x9e>
 8007b8a:	f04f 0e00 	mov.w	lr, #0
 8007b8e:	4640      	mov	r0, r8
 8007b90:	46ac      	mov	ip, r5
 8007b92:	46f2      	mov	sl, lr
 8007b94:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b98:	b293      	uxth	r3, r2
 8007b9a:	fb06 e303 	mla	r3, r6, r3, lr
 8007b9e:	0c12      	lsrs	r2, r2, #16
 8007ba0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	fb06 e202 	mla	r2, r6, r2, lr
 8007baa:	ebaa 0303 	sub.w	r3, sl, r3
 8007bae:	f8dc a000 	ldr.w	sl, [ip]
 8007bb2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007bb6:	fa1f fa8a 	uxth.w	sl, sl
 8007bba:	4453      	add	r3, sl
 8007bbc:	f8dc a000 	ldr.w	sl, [ip]
 8007bc0:	b292      	uxth	r2, r2
 8007bc2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007bc6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bd0:	4581      	cmp	r9, r0
 8007bd2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007bd6:	f84c 3b04 	str.w	r3, [ip], #4
 8007bda:	d2db      	bcs.n	8007b94 <quorem+0x44>
 8007bdc:	f855 300b 	ldr.w	r3, [r5, fp]
 8007be0:	b92b      	cbnz	r3, 8007bee <quorem+0x9e>
 8007be2:	9b01      	ldr	r3, [sp, #4]
 8007be4:	3b04      	subs	r3, #4
 8007be6:	429d      	cmp	r5, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	d32f      	bcc.n	8007c4c <quorem+0xfc>
 8007bec:	613c      	str	r4, [r7, #16]
 8007bee:	4638      	mov	r0, r7
 8007bf0:	f001 fa02 	bl	8008ff8 <__mcmp>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	db25      	blt.n	8007c44 <quorem+0xf4>
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	f04f 0c00 	mov.w	ip, #0
 8007bfe:	3601      	adds	r6, #1
 8007c00:	f858 1b04 	ldr.w	r1, [r8], #4
 8007c04:	f8d0 e000 	ldr.w	lr, [r0]
 8007c08:	b28b      	uxth	r3, r1
 8007c0a:	ebac 0303 	sub.w	r3, ip, r3
 8007c0e:	fa1f f28e 	uxth.w	r2, lr
 8007c12:	4413      	add	r3, r2
 8007c14:	0c0a      	lsrs	r2, r1, #16
 8007c16:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007c1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c24:	45c1      	cmp	r9, r8
 8007c26:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007c2a:	f840 3b04 	str.w	r3, [r0], #4
 8007c2e:	d2e7      	bcs.n	8007c00 <quorem+0xb0>
 8007c30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c38:	b922      	cbnz	r2, 8007c44 <quorem+0xf4>
 8007c3a:	3b04      	subs	r3, #4
 8007c3c:	429d      	cmp	r5, r3
 8007c3e:	461a      	mov	r2, r3
 8007c40:	d30a      	bcc.n	8007c58 <quorem+0x108>
 8007c42:	613c      	str	r4, [r7, #16]
 8007c44:	4630      	mov	r0, r6
 8007c46:	b003      	add	sp, #12
 8007c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4c:	6812      	ldr	r2, [r2, #0]
 8007c4e:	3b04      	subs	r3, #4
 8007c50:	2a00      	cmp	r2, #0
 8007c52:	d1cb      	bne.n	8007bec <quorem+0x9c>
 8007c54:	3c01      	subs	r4, #1
 8007c56:	e7c6      	b.n	8007be6 <quorem+0x96>
 8007c58:	6812      	ldr	r2, [r2, #0]
 8007c5a:	3b04      	subs	r3, #4
 8007c5c:	2a00      	cmp	r2, #0
 8007c5e:	d1f0      	bne.n	8007c42 <quorem+0xf2>
 8007c60:	3c01      	subs	r4, #1
 8007c62:	e7eb      	b.n	8007c3c <quorem+0xec>
 8007c64:	2000      	movs	r0, #0
 8007c66:	e7ee      	b.n	8007c46 <quorem+0xf6>

08007c68 <_dtoa_r>:
 8007c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	4616      	mov	r6, r2
 8007c6e:	461f      	mov	r7, r3
 8007c70:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007c72:	b099      	sub	sp, #100	; 0x64
 8007c74:	4605      	mov	r5, r0
 8007c76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007c7a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007c7e:	b974      	cbnz	r4, 8007c9e <_dtoa_r+0x36>
 8007c80:	2010      	movs	r0, #16
 8007c82:	f000 ff19 	bl	8008ab8 <malloc>
 8007c86:	4602      	mov	r2, r0
 8007c88:	6268      	str	r0, [r5, #36]	; 0x24
 8007c8a:	b920      	cbnz	r0, 8007c96 <_dtoa_r+0x2e>
 8007c8c:	21ea      	movs	r1, #234	; 0xea
 8007c8e:	4ba8      	ldr	r3, [pc, #672]	; (8007f30 <_dtoa_r+0x2c8>)
 8007c90:	48a8      	ldr	r0, [pc, #672]	; (8007f34 <_dtoa_r+0x2cc>)
 8007c92:	f001 fc7f 	bl	8009594 <__assert_func>
 8007c96:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c9a:	6004      	str	r4, [r0, #0]
 8007c9c:	60c4      	str	r4, [r0, #12]
 8007c9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007ca0:	6819      	ldr	r1, [r3, #0]
 8007ca2:	b151      	cbz	r1, 8007cba <_dtoa_r+0x52>
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	4093      	lsls	r3, r2
 8007caa:	604a      	str	r2, [r1, #4]
 8007cac:	608b      	str	r3, [r1, #8]
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f000 ff64 	bl	8008b7c <_Bfree>
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007cb8:	601a      	str	r2, [r3, #0]
 8007cba:	1e3b      	subs	r3, r7, #0
 8007cbc:	bfaf      	iteee	ge
 8007cbe:	2300      	movge	r3, #0
 8007cc0:	2201      	movlt	r2, #1
 8007cc2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007cc6:	9305      	strlt	r3, [sp, #20]
 8007cc8:	bfa8      	it	ge
 8007cca:	f8c8 3000 	strge.w	r3, [r8]
 8007cce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007cd2:	4b99      	ldr	r3, [pc, #612]	; (8007f38 <_dtoa_r+0x2d0>)
 8007cd4:	bfb8      	it	lt
 8007cd6:	f8c8 2000 	strlt.w	r2, [r8]
 8007cda:	ea33 0309 	bics.w	r3, r3, r9
 8007cde:	d119      	bne.n	8007d14 <_dtoa_r+0xac>
 8007ce0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ce4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cec:	4333      	orrs	r3, r6
 8007cee:	f000 857f 	beq.w	80087f0 <_dtoa_r+0xb88>
 8007cf2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007cf4:	b953      	cbnz	r3, 8007d0c <_dtoa_r+0xa4>
 8007cf6:	4b91      	ldr	r3, [pc, #580]	; (8007f3c <_dtoa_r+0x2d4>)
 8007cf8:	e022      	b.n	8007d40 <_dtoa_r+0xd8>
 8007cfa:	4b91      	ldr	r3, [pc, #580]	; (8007f40 <_dtoa_r+0x2d8>)
 8007cfc:	9303      	str	r3, [sp, #12]
 8007cfe:	3308      	adds	r3, #8
 8007d00:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007d02:	6013      	str	r3, [r2, #0]
 8007d04:	9803      	ldr	r0, [sp, #12]
 8007d06:	b019      	add	sp, #100	; 0x64
 8007d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0c:	4b8b      	ldr	r3, [pc, #556]	; (8007f3c <_dtoa_r+0x2d4>)
 8007d0e:	9303      	str	r3, [sp, #12]
 8007d10:	3303      	adds	r3, #3
 8007d12:	e7f5      	b.n	8007d00 <_dtoa_r+0x98>
 8007d14:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007d18:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007d1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d20:	2200      	movs	r2, #0
 8007d22:	2300      	movs	r3, #0
 8007d24:	f7f8 fe40 	bl	80009a8 <__aeabi_dcmpeq>
 8007d28:	4680      	mov	r8, r0
 8007d2a:	b158      	cbz	r0, 8007d44 <_dtoa_r+0xdc>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007d30:	6013      	str	r3, [r2, #0]
 8007d32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 8558 	beq.w	80087ea <_dtoa_r+0xb82>
 8007d3a:	4882      	ldr	r0, [pc, #520]	; (8007f44 <_dtoa_r+0x2dc>)
 8007d3c:	6018      	str	r0, [r3, #0]
 8007d3e:	1e43      	subs	r3, r0, #1
 8007d40:	9303      	str	r3, [sp, #12]
 8007d42:	e7df      	b.n	8007d04 <_dtoa_r+0x9c>
 8007d44:	ab16      	add	r3, sp, #88	; 0x58
 8007d46:	9301      	str	r3, [sp, #4]
 8007d48:	ab17      	add	r3, sp, #92	; 0x5c
 8007d4a:	9300      	str	r3, [sp, #0]
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d52:	f001 f9f9 	bl	8009148 <__d2b>
 8007d56:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007d5a:	4683      	mov	fp, r0
 8007d5c:	2c00      	cmp	r4, #0
 8007d5e:	d07f      	beq.n	8007e60 <_dtoa_r+0x1f8>
 8007d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d66:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007d6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d6e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007d72:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007d76:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	4b72      	ldr	r3, [pc, #456]	; (8007f48 <_dtoa_r+0x2e0>)
 8007d7e:	f7f8 f9f3 	bl	8000168 <__aeabi_dsub>
 8007d82:	a365      	add	r3, pc, #404	; (adr r3, 8007f18 <_dtoa_r+0x2b0>)
 8007d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d88:	f7f8 fba6 	bl	80004d8 <__aeabi_dmul>
 8007d8c:	a364      	add	r3, pc, #400	; (adr r3, 8007f20 <_dtoa_r+0x2b8>)
 8007d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d92:	f7f8 f9eb 	bl	800016c <__adddf3>
 8007d96:	4606      	mov	r6, r0
 8007d98:	4620      	mov	r0, r4
 8007d9a:	460f      	mov	r7, r1
 8007d9c:	f7f8 fb32 	bl	8000404 <__aeabi_i2d>
 8007da0:	a361      	add	r3, pc, #388	; (adr r3, 8007f28 <_dtoa_r+0x2c0>)
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	f7f8 fb97 	bl	80004d8 <__aeabi_dmul>
 8007daa:	4602      	mov	r2, r0
 8007dac:	460b      	mov	r3, r1
 8007dae:	4630      	mov	r0, r6
 8007db0:	4639      	mov	r1, r7
 8007db2:	f7f8 f9db 	bl	800016c <__adddf3>
 8007db6:	4606      	mov	r6, r0
 8007db8:	460f      	mov	r7, r1
 8007dba:	f7f8 fe3d 	bl	8000a38 <__aeabi_d2iz>
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	4682      	mov	sl, r0
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	f7f8 fdf8 	bl	80009bc <__aeabi_dcmplt>
 8007dcc:	b148      	cbz	r0, 8007de2 <_dtoa_r+0x17a>
 8007dce:	4650      	mov	r0, sl
 8007dd0:	f7f8 fb18 	bl	8000404 <__aeabi_i2d>
 8007dd4:	4632      	mov	r2, r6
 8007dd6:	463b      	mov	r3, r7
 8007dd8:	f7f8 fde6 	bl	80009a8 <__aeabi_dcmpeq>
 8007ddc:	b908      	cbnz	r0, 8007de2 <_dtoa_r+0x17a>
 8007dde:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007de2:	f1ba 0f16 	cmp.w	sl, #22
 8007de6:	d858      	bhi.n	8007e9a <_dtoa_r+0x232>
 8007de8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007dec:	4b57      	ldr	r3, [pc, #348]	; (8007f4c <_dtoa_r+0x2e4>)
 8007dee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df6:	f7f8 fde1 	bl	80009bc <__aeabi_dcmplt>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	d04f      	beq.n	8007e9e <_dtoa_r+0x236>
 8007dfe:	2300      	movs	r3, #0
 8007e00:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007e04:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e08:	1b1c      	subs	r4, r3, r4
 8007e0a:	1e63      	subs	r3, r4, #1
 8007e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e0e:	bf49      	itett	mi
 8007e10:	f1c4 0301 	rsbmi	r3, r4, #1
 8007e14:	2300      	movpl	r3, #0
 8007e16:	9306      	strmi	r3, [sp, #24]
 8007e18:	2300      	movmi	r3, #0
 8007e1a:	bf54      	ite	pl
 8007e1c:	9306      	strpl	r3, [sp, #24]
 8007e1e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007e20:	f1ba 0f00 	cmp.w	sl, #0
 8007e24:	db3d      	blt.n	8007ea2 <_dtoa_r+0x23a>
 8007e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e28:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007e2c:	4453      	add	r3, sl
 8007e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007e30:	2300      	movs	r3, #0
 8007e32:	930a      	str	r3, [sp, #40]	; 0x28
 8007e34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e36:	2b09      	cmp	r3, #9
 8007e38:	f200 808c 	bhi.w	8007f54 <_dtoa_r+0x2ec>
 8007e3c:	2b05      	cmp	r3, #5
 8007e3e:	bfc4      	itt	gt
 8007e40:	3b04      	subgt	r3, #4
 8007e42:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007e44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e46:	bfc8      	it	gt
 8007e48:	2400      	movgt	r4, #0
 8007e4a:	f1a3 0302 	sub.w	r3, r3, #2
 8007e4e:	bfd8      	it	le
 8007e50:	2401      	movle	r4, #1
 8007e52:	2b03      	cmp	r3, #3
 8007e54:	f200 808a 	bhi.w	8007f6c <_dtoa_r+0x304>
 8007e58:	e8df f003 	tbb	[pc, r3]
 8007e5c:	5b4d4f2d 	.word	0x5b4d4f2d
 8007e60:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007e64:	441c      	add	r4, r3
 8007e66:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007e6a:	2b20      	cmp	r3, #32
 8007e6c:	bfc3      	ittte	gt
 8007e6e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007e72:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007e76:	fa09 f303 	lslgt.w	r3, r9, r3
 8007e7a:	f1c3 0320 	rsble	r3, r3, #32
 8007e7e:	bfc6      	itte	gt
 8007e80:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007e84:	4318      	orrgt	r0, r3
 8007e86:	fa06 f003 	lslle.w	r0, r6, r3
 8007e8a:	f7f8 faab 	bl	80003e4 <__aeabi_ui2d>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007e94:	3c01      	subs	r4, #1
 8007e96:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e98:	e76f      	b.n	8007d7a <_dtoa_r+0x112>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e7b2      	b.n	8007e04 <_dtoa_r+0x19c>
 8007e9e:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ea0:	e7b1      	b.n	8007e06 <_dtoa_r+0x19e>
 8007ea2:	9b06      	ldr	r3, [sp, #24]
 8007ea4:	eba3 030a 	sub.w	r3, r3, sl
 8007ea8:	9306      	str	r3, [sp, #24]
 8007eaa:	f1ca 0300 	rsb	r3, sl, #0
 8007eae:	930a      	str	r3, [sp, #40]	; 0x28
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	930e      	str	r3, [sp, #56]	; 0x38
 8007eb4:	e7be      	b.n	8007e34 <_dtoa_r+0x1cc>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	dc58      	bgt.n	8007f72 <_dtoa_r+0x30a>
 8007ec0:	f04f 0901 	mov.w	r9, #1
 8007ec4:	464b      	mov	r3, r9
 8007ec6:	f8cd 9020 	str.w	r9, [sp, #32]
 8007eca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007ece:	2200      	movs	r2, #0
 8007ed0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007ed2:	6042      	str	r2, [r0, #4]
 8007ed4:	2204      	movs	r2, #4
 8007ed6:	f102 0614 	add.w	r6, r2, #20
 8007eda:	429e      	cmp	r6, r3
 8007edc:	6841      	ldr	r1, [r0, #4]
 8007ede:	d94e      	bls.n	8007f7e <_dtoa_r+0x316>
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	f000 fe0b 	bl	8008afc <_Balloc>
 8007ee6:	9003      	str	r0, [sp, #12]
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d14c      	bne.n	8007f86 <_dtoa_r+0x31e>
 8007eec:	4602      	mov	r2, r0
 8007eee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ef2:	4b17      	ldr	r3, [pc, #92]	; (8007f50 <_dtoa_r+0x2e8>)
 8007ef4:	e6cc      	b.n	8007c90 <_dtoa_r+0x28>
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e7de      	b.n	8007eb8 <_dtoa_r+0x250>
 8007efa:	2300      	movs	r3, #0
 8007efc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007efe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f00:	eb0a 0903 	add.w	r9, sl, r3
 8007f04:	f109 0301 	add.w	r3, r9, #1
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	9308      	str	r3, [sp, #32]
 8007f0c:	bfb8      	it	lt
 8007f0e:	2301      	movlt	r3, #1
 8007f10:	e7dd      	b.n	8007ece <_dtoa_r+0x266>
 8007f12:	2301      	movs	r3, #1
 8007f14:	e7f2      	b.n	8007efc <_dtoa_r+0x294>
 8007f16:	bf00      	nop
 8007f18:	636f4361 	.word	0x636f4361
 8007f1c:	3fd287a7 	.word	0x3fd287a7
 8007f20:	8b60c8b3 	.word	0x8b60c8b3
 8007f24:	3fc68a28 	.word	0x3fc68a28
 8007f28:	509f79fb 	.word	0x509f79fb
 8007f2c:	3fd34413 	.word	0x3fd34413
 8007f30:	08009bed 	.word	0x08009bed
 8007f34:	08009c04 	.word	0x08009c04
 8007f38:	7ff00000 	.word	0x7ff00000
 8007f3c:	08009be9 	.word	0x08009be9
 8007f40:	08009be0 	.word	0x08009be0
 8007f44:	08009bbd 	.word	0x08009bbd
 8007f48:	3ff80000 	.word	0x3ff80000
 8007f4c:	08009cf8 	.word	0x08009cf8
 8007f50:	08009c5f 	.word	0x08009c5f
 8007f54:	2401      	movs	r4, #1
 8007f56:	2300      	movs	r3, #0
 8007f58:	940b      	str	r4, [sp, #44]	; 0x2c
 8007f5a:	9322      	str	r3, [sp, #136]	; 0x88
 8007f5c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007f60:	2200      	movs	r2, #0
 8007f62:	2312      	movs	r3, #18
 8007f64:	f8cd 9020 	str.w	r9, [sp, #32]
 8007f68:	9223      	str	r2, [sp, #140]	; 0x8c
 8007f6a:	e7b0      	b.n	8007ece <_dtoa_r+0x266>
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f70:	e7f4      	b.n	8007f5c <_dtoa_r+0x2f4>
 8007f72:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007f76:	464b      	mov	r3, r9
 8007f78:	f8cd 9020 	str.w	r9, [sp, #32]
 8007f7c:	e7a7      	b.n	8007ece <_dtoa_r+0x266>
 8007f7e:	3101      	adds	r1, #1
 8007f80:	6041      	str	r1, [r0, #4]
 8007f82:	0052      	lsls	r2, r2, #1
 8007f84:	e7a7      	b.n	8007ed6 <_dtoa_r+0x26e>
 8007f86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f88:	9a03      	ldr	r2, [sp, #12]
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	9b08      	ldr	r3, [sp, #32]
 8007f8e:	2b0e      	cmp	r3, #14
 8007f90:	f200 80a8 	bhi.w	80080e4 <_dtoa_r+0x47c>
 8007f94:	2c00      	cmp	r4, #0
 8007f96:	f000 80a5 	beq.w	80080e4 <_dtoa_r+0x47c>
 8007f9a:	f1ba 0f00 	cmp.w	sl, #0
 8007f9e:	dd34      	ble.n	800800a <_dtoa_r+0x3a2>
 8007fa0:	4a9a      	ldr	r2, [pc, #616]	; (800820c <_dtoa_r+0x5a4>)
 8007fa2:	f00a 030f 	and.w	r3, sl, #15
 8007fa6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007faa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007fae:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007fb2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007fb6:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007fba:	d016      	beq.n	8007fea <_dtoa_r+0x382>
 8007fbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007fc0:	4b93      	ldr	r3, [pc, #588]	; (8008210 <_dtoa_r+0x5a8>)
 8007fc2:	2703      	movs	r7, #3
 8007fc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007fc8:	f7f8 fbb0 	bl	800072c <__aeabi_ddiv>
 8007fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fd0:	f004 040f 	and.w	r4, r4, #15
 8007fd4:	4e8e      	ldr	r6, [pc, #568]	; (8008210 <_dtoa_r+0x5a8>)
 8007fd6:	b954      	cbnz	r4, 8007fee <_dtoa_r+0x386>
 8007fd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007fdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fe0:	f7f8 fba4 	bl	800072c <__aeabi_ddiv>
 8007fe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fe8:	e029      	b.n	800803e <_dtoa_r+0x3d6>
 8007fea:	2702      	movs	r7, #2
 8007fec:	e7f2      	b.n	8007fd4 <_dtoa_r+0x36c>
 8007fee:	07e1      	lsls	r1, r4, #31
 8007ff0:	d508      	bpl.n	8008004 <_dtoa_r+0x39c>
 8007ff2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ff6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ffa:	f7f8 fa6d 	bl	80004d8 <__aeabi_dmul>
 8007ffe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008002:	3701      	adds	r7, #1
 8008004:	1064      	asrs	r4, r4, #1
 8008006:	3608      	adds	r6, #8
 8008008:	e7e5      	b.n	8007fd6 <_dtoa_r+0x36e>
 800800a:	f000 80a5 	beq.w	8008158 <_dtoa_r+0x4f0>
 800800e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008012:	f1ca 0400 	rsb	r4, sl, #0
 8008016:	4b7d      	ldr	r3, [pc, #500]	; (800820c <_dtoa_r+0x5a4>)
 8008018:	f004 020f 	and.w	r2, r4, #15
 800801c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008024:	f7f8 fa58 	bl	80004d8 <__aeabi_dmul>
 8008028:	2702      	movs	r7, #2
 800802a:	2300      	movs	r3, #0
 800802c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008030:	4e77      	ldr	r6, [pc, #476]	; (8008210 <_dtoa_r+0x5a8>)
 8008032:	1124      	asrs	r4, r4, #4
 8008034:	2c00      	cmp	r4, #0
 8008036:	f040 8084 	bne.w	8008142 <_dtoa_r+0x4da>
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1d2      	bne.n	8007fe4 <_dtoa_r+0x37c>
 800803e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008040:	2b00      	cmp	r3, #0
 8008042:	f000 808b 	beq.w	800815c <_dtoa_r+0x4f4>
 8008046:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800804a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800804e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008052:	2200      	movs	r2, #0
 8008054:	4b6f      	ldr	r3, [pc, #444]	; (8008214 <_dtoa_r+0x5ac>)
 8008056:	f7f8 fcb1 	bl	80009bc <__aeabi_dcmplt>
 800805a:	2800      	cmp	r0, #0
 800805c:	d07e      	beq.n	800815c <_dtoa_r+0x4f4>
 800805e:	9b08      	ldr	r3, [sp, #32]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d07b      	beq.n	800815c <_dtoa_r+0x4f4>
 8008064:	f1b9 0f00 	cmp.w	r9, #0
 8008068:	dd38      	ble.n	80080dc <_dtoa_r+0x474>
 800806a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800806e:	2200      	movs	r2, #0
 8008070:	4b69      	ldr	r3, [pc, #420]	; (8008218 <_dtoa_r+0x5b0>)
 8008072:	f7f8 fa31 	bl	80004d8 <__aeabi_dmul>
 8008076:	464c      	mov	r4, r9
 8008078:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800807c:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8008080:	3701      	adds	r7, #1
 8008082:	4638      	mov	r0, r7
 8008084:	f7f8 f9be 	bl	8000404 <__aeabi_i2d>
 8008088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800808c:	f7f8 fa24 	bl	80004d8 <__aeabi_dmul>
 8008090:	2200      	movs	r2, #0
 8008092:	4b62      	ldr	r3, [pc, #392]	; (800821c <_dtoa_r+0x5b4>)
 8008094:	f7f8 f86a 	bl	800016c <__adddf3>
 8008098:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800809c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80080a0:	9611      	str	r6, [sp, #68]	; 0x44
 80080a2:	2c00      	cmp	r4, #0
 80080a4:	d15d      	bne.n	8008162 <_dtoa_r+0x4fa>
 80080a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080aa:	2200      	movs	r2, #0
 80080ac:	4b5c      	ldr	r3, [pc, #368]	; (8008220 <_dtoa_r+0x5b8>)
 80080ae:	f7f8 f85b 	bl	8000168 <__aeabi_dsub>
 80080b2:	4602      	mov	r2, r0
 80080b4:	460b      	mov	r3, r1
 80080b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080ba:	4633      	mov	r3, r6
 80080bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080be:	f7f8 fc9b 	bl	80009f8 <__aeabi_dcmpgt>
 80080c2:	2800      	cmp	r0, #0
 80080c4:	f040 829c 	bne.w	8008600 <_dtoa_r+0x998>
 80080c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80080d2:	f7f8 fc73 	bl	80009bc <__aeabi_dcmplt>
 80080d6:	2800      	cmp	r0, #0
 80080d8:	f040 8290 	bne.w	80085fc <_dtoa_r+0x994>
 80080dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80080e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80080e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f2c0 8152 	blt.w	8008390 <_dtoa_r+0x728>
 80080ec:	f1ba 0f0e 	cmp.w	sl, #14
 80080f0:	f300 814e 	bgt.w	8008390 <_dtoa_r+0x728>
 80080f4:	4b45      	ldr	r3, [pc, #276]	; (800820c <_dtoa_r+0x5a4>)
 80080f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80080fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80080fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008102:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008104:	2b00      	cmp	r3, #0
 8008106:	f280 80db 	bge.w	80082c0 <_dtoa_r+0x658>
 800810a:	9b08      	ldr	r3, [sp, #32]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f300 80d7 	bgt.w	80082c0 <_dtoa_r+0x658>
 8008112:	f040 8272 	bne.w	80085fa <_dtoa_r+0x992>
 8008116:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800811a:	2200      	movs	r2, #0
 800811c:	4b40      	ldr	r3, [pc, #256]	; (8008220 <_dtoa_r+0x5b8>)
 800811e:	f7f8 f9db 	bl	80004d8 <__aeabi_dmul>
 8008122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008126:	f7f8 fc5d 	bl	80009e4 <__aeabi_dcmpge>
 800812a:	9c08      	ldr	r4, [sp, #32]
 800812c:	4626      	mov	r6, r4
 800812e:	2800      	cmp	r0, #0
 8008130:	f040 8248 	bne.w	80085c4 <_dtoa_r+0x95c>
 8008134:	2331      	movs	r3, #49	; 0x31
 8008136:	9f03      	ldr	r7, [sp, #12]
 8008138:	f10a 0a01 	add.w	sl, sl, #1
 800813c:	f807 3b01 	strb.w	r3, [r7], #1
 8008140:	e244      	b.n	80085cc <_dtoa_r+0x964>
 8008142:	07e2      	lsls	r2, r4, #31
 8008144:	d505      	bpl.n	8008152 <_dtoa_r+0x4ea>
 8008146:	e9d6 2300 	ldrd	r2, r3, [r6]
 800814a:	f7f8 f9c5 	bl	80004d8 <__aeabi_dmul>
 800814e:	2301      	movs	r3, #1
 8008150:	3701      	adds	r7, #1
 8008152:	1064      	asrs	r4, r4, #1
 8008154:	3608      	adds	r6, #8
 8008156:	e76d      	b.n	8008034 <_dtoa_r+0x3cc>
 8008158:	2702      	movs	r7, #2
 800815a:	e770      	b.n	800803e <_dtoa_r+0x3d6>
 800815c:	46d0      	mov	r8, sl
 800815e:	9c08      	ldr	r4, [sp, #32]
 8008160:	e78f      	b.n	8008082 <_dtoa_r+0x41a>
 8008162:	9903      	ldr	r1, [sp, #12]
 8008164:	4b29      	ldr	r3, [pc, #164]	; (800820c <_dtoa_r+0x5a4>)
 8008166:	4421      	add	r1, r4
 8008168:	9112      	str	r1, [sp, #72]	; 0x48
 800816a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800816c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008170:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008174:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008178:	2900      	cmp	r1, #0
 800817a:	d055      	beq.n	8008228 <_dtoa_r+0x5c0>
 800817c:	2000      	movs	r0, #0
 800817e:	4929      	ldr	r1, [pc, #164]	; (8008224 <_dtoa_r+0x5bc>)
 8008180:	f7f8 fad4 	bl	800072c <__aeabi_ddiv>
 8008184:	463b      	mov	r3, r7
 8008186:	4632      	mov	r2, r6
 8008188:	f7f7 ffee 	bl	8000168 <__aeabi_dsub>
 800818c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008190:	9f03      	ldr	r7, [sp, #12]
 8008192:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008196:	f7f8 fc4f 	bl	8000a38 <__aeabi_d2iz>
 800819a:	4604      	mov	r4, r0
 800819c:	f7f8 f932 	bl	8000404 <__aeabi_i2d>
 80081a0:	4602      	mov	r2, r0
 80081a2:	460b      	mov	r3, r1
 80081a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081a8:	f7f7 ffde 	bl	8000168 <__aeabi_dsub>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	3430      	adds	r4, #48	; 0x30
 80081b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80081ba:	f807 4b01 	strb.w	r4, [r7], #1
 80081be:	f7f8 fbfd 	bl	80009bc <__aeabi_dcmplt>
 80081c2:	2800      	cmp	r0, #0
 80081c4:	d174      	bne.n	80082b0 <_dtoa_r+0x648>
 80081c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ca:	2000      	movs	r0, #0
 80081cc:	4911      	ldr	r1, [pc, #68]	; (8008214 <_dtoa_r+0x5ac>)
 80081ce:	f7f7 ffcb 	bl	8000168 <__aeabi_dsub>
 80081d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80081d6:	f7f8 fbf1 	bl	80009bc <__aeabi_dcmplt>
 80081da:	2800      	cmp	r0, #0
 80081dc:	f040 80b7 	bne.w	800834e <_dtoa_r+0x6e6>
 80081e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081e2:	429f      	cmp	r7, r3
 80081e4:	f43f af7a 	beq.w	80080dc <_dtoa_r+0x474>
 80081e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081ec:	2200      	movs	r2, #0
 80081ee:	4b0a      	ldr	r3, [pc, #40]	; (8008218 <_dtoa_r+0x5b0>)
 80081f0:	f7f8 f972 	bl	80004d8 <__aeabi_dmul>
 80081f4:	2200      	movs	r2, #0
 80081f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80081fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081fe:	4b06      	ldr	r3, [pc, #24]	; (8008218 <_dtoa_r+0x5b0>)
 8008200:	f7f8 f96a 	bl	80004d8 <__aeabi_dmul>
 8008204:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008208:	e7c3      	b.n	8008192 <_dtoa_r+0x52a>
 800820a:	bf00      	nop
 800820c:	08009cf8 	.word	0x08009cf8
 8008210:	08009cd0 	.word	0x08009cd0
 8008214:	3ff00000 	.word	0x3ff00000
 8008218:	40240000 	.word	0x40240000
 800821c:	401c0000 	.word	0x401c0000
 8008220:	40140000 	.word	0x40140000
 8008224:	3fe00000 	.word	0x3fe00000
 8008228:	4630      	mov	r0, r6
 800822a:	4639      	mov	r1, r7
 800822c:	f7f8 f954 	bl	80004d8 <__aeabi_dmul>
 8008230:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008232:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008236:	9c03      	ldr	r4, [sp, #12]
 8008238:	9314      	str	r3, [sp, #80]	; 0x50
 800823a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800823e:	f7f8 fbfb 	bl	8000a38 <__aeabi_d2iz>
 8008242:	9015      	str	r0, [sp, #84]	; 0x54
 8008244:	f7f8 f8de 	bl	8000404 <__aeabi_i2d>
 8008248:	4602      	mov	r2, r0
 800824a:	460b      	mov	r3, r1
 800824c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008250:	f7f7 ff8a 	bl	8000168 <__aeabi_dsub>
 8008254:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008256:	4606      	mov	r6, r0
 8008258:	3330      	adds	r3, #48	; 0x30
 800825a:	f804 3b01 	strb.w	r3, [r4], #1
 800825e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008260:	460f      	mov	r7, r1
 8008262:	429c      	cmp	r4, r3
 8008264:	f04f 0200 	mov.w	r2, #0
 8008268:	d124      	bne.n	80082b4 <_dtoa_r+0x64c>
 800826a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800826e:	4bb0      	ldr	r3, [pc, #704]	; (8008530 <_dtoa_r+0x8c8>)
 8008270:	f7f7 ff7c 	bl	800016c <__adddf3>
 8008274:	4602      	mov	r2, r0
 8008276:	460b      	mov	r3, r1
 8008278:	4630      	mov	r0, r6
 800827a:	4639      	mov	r1, r7
 800827c:	f7f8 fbbc 	bl	80009f8 <__aeabi_dcmpgt>
 8008280:	2800      	cmp	r0, #0
 8008282:	d163      	bne.n	800834c <_dtoa_r+0x6e4>
 8008284:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008288:	2000      	movs	r0, #0
 800828a:	49a9      	ldr	r1, [pc, #676]	; (8008530 <_dtoa_r+0x8c8>)
 800828c:	f7f7 ff6c 	bl	8000168 <__aeabi_dsub>
 8008290:	4602      	mov	r2, r0
 8008292:	460b      	mov	r3, r1
 8008294:	4630      	mov	r0, r6
 8008296:	4639      	mov	r1, r7
 8008298:	f7f8 fb90 	bl	80009bc <__aeabi_dcmplt>
 800829c:	2800      	cmp	r0, #0
 800829e:	f43f af1d 	beq.w	80080dc <_dtoa_r+0x474>
 80082a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80082a4:	1e7b      	subs	r3, r7, #1
 80082a6:	9314      	str	r3, [sp, #80]	; 0x50
 80082a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80082ac:	2b30      	cmp	r3, #48	; 0x30
 80082ae:	d0f8      	beq.n	80082a2 <_dtoa_r+0x63a>
 80082b0:	46c2      	mov	sl, r8
 80082b2:	e03b      	b.n	800832c <_dtoa_r+0x6c4>
 80082b4:	4b9f      	ldr	r3, [pc, #636]	; (8008534 <_dtoa_r+0x8cc>)
 80082b6:	f7f8 f90f 	bl	80004d8 <__aeabi_dmul>
 80082ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082be:	e7bc      	b.n	800823a <_dtoa_r+0x5d2>
 80082c0:	9f03      	ldr	r7, [sp, #12]
 80082c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80082c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082ca:	4640      	mov	r0, r8
 80082cc:	4649      	mov	r1, r9
 80082ce:	f7f8 fa2d 	bl	800072c <__aeabi_ddiv>
 80082d2:	f7f8 fbb1 	bl	8000a38 <__aeabi_d2iz>
 80082d6:	4604      	mov	r4, r0
 80082d8:	f7f8 f894 	bl	8000404 <__aeabi_i2d>
 80082dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082e0:	f7f8 f8fa 	bl	80004d8 <__aeabi_dmul>
 80082e4:	4602      	mov	r2, r0
 80082e6:	460b      	mov	r3, r1
 80082e8:	4640      	mov	r0, r8
 80082ea:	4649      	mov	r1, r9
 80082ec:	f7f7 ff3c 	bl	8000168 <__aeabi_dsub>
 80082f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80082f4:	f807 6b01 	strb.w	r6, [r7], #1
 80082f8:	9e03      	ldr	r6, [sp, #12]
 80082fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80082fe:	1bbe      	subs	r6, r7, r6
 8008300:	45b4      	cmp	ip, r6
 8008302:	4602      	mov	r2, r0
 8008304:	460b      	mov	r3, r1
 8008306:	d136      	bne.n	8008376 <_dtoa_r+0x70e>
 8008308:	f7f7 ff30 	bl	800016c <__adddf3>
 800830c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008310:	4680      	mov	r8, r0
 8008312:	4689      	mov	r9, r1
 8008314:	f7f8 fb70 	bl	80009f8 <__aeabi_dcmpgt>
 8008318:	bb58      	cbnz	r0, 8008372 <_dtoa_r+0x70a>
 800831a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800831e:	4640      	mov	r0, r8
 8008320:	4649      	mov	r1, r9
 8008322:	f7f8 fb41 	bl	80009a8 <__aeabi_dcmpeq>
 8008326:	b108      	cbz	r0, 800832c <_dtoa_r+0x6c4>
 8008328:	07e1      	lsls	r1, r4, #31
 800832a:	d422      	bmi.n	8008372 <_dtoa_r+0x70a>
 800832c:	4628      	mov	r0, r5
 800832e:	4659      	mov	r1, fp
 8008330:	f000 fc24 	bl	8008b7c <_Bfree>
 8008334:	2300      	movs	r3, #0
 8008336:	703b      	strb	r3, [r7, #0]
 8008338:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800833a:	f10a 0001 	add.w	r0, sl, #1
 800833e:	6018      	str	r0, [r3, #0]
 8008340:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008342:	2b00      	cmp	r3, #0
 8008344:	f43f acde 	beq.w	8007d04 <_dtoa_r+0x9c>
 8008348:	601f      	str	r7, [r3, #0]
 800834a:	e4db      	b.n	8007d04 <_dtoa_r+0x9c>
 800834c:	4627      	mov	r7, r4
 800834e:	463b      	mov	r3, r7
 8008350:	461f      	mov	r7, r3
 8008352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008356:	2a39      	cmp	r2, #57	; 0x39
 8008358:	d107      	bne.n	800836a <_dtoa_r+0x702>
 800835a:	9a03      	ldr	r2, [sp, #12]
 800835c:	429a      	cmp	r2, r3
 800835e:	d1f7      	bne.n	8008350 <_dtoa_r+0x6e8>
 8008360:	2230      	movs	r2, #48	; 0x30
 8008362:	9903      	ldr	r1, [sp, #12]
 8008364:	f108 0801 	add.w	r8, r8, #1
 8008368:	700a      	strb	r2, [r1, #0]
 800836a:	781a      	ldrb	r2, [r3, #0]
 800836c:	3201      	adds	r2, #1
 800836e:	701a      	strb	r2, [r3, #0]
 8008370:	e79e      	b.n	80082b0 <_dtoa_r+0x648>
 8008372:	46d0      	mov	r8, sl
 8008374:	e7eb      	b.n	800834e <_dtoa_r+0x6e6>
 8008376:	2200      	movs	r2, #0
 8008378:	4b6e      	ldr	r3, [pc, #440]	; (8008534 <_dtoa_r+0x8cc>)
 800837a:	f7f8 f8ad 	bl	80004d8 <__aeabi_dmul>
 800837e:	2200      	movs	r2, #0
 8008380:	2300      	movs	r3, #0
 8008382:	4680      	mov	r8, r0
 8008384:	4689      	mov	r9, r1
 8008386:	f7f8 fb0f 	bl	80009a8 <__aeabi_dcmpeq>
 800838a:	2800      	cmp	r0, #0
 800838c:	d09b      	beq.n	80082c6 <_dtoa_r+0x65e>
 800838e:	e7cd      	b.n	800832c <_dtoa_r+0x6c4>
 8008390:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008392:	2a00      	cmp	r2, #0
 8008394:	f000 80d0 	beq.w	8008538 <_dtoa_r+0x8d0>
 8008398:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800839a:	2a01      	cmp	r2, #1
 800839c:	f300 80ae 	bgt.w	80084fc <_dtoa_r+0x894>
 80083a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083a2:	2a00      	cmp	r2, #0
 80083a4:	f000 80a6 	beq.w	80084f4 <_dtoa_r+0x88c>
 80083a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80083ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80083ae:	9f06      	ldr	r7, [sp, #24]
 80083b0:	9a06      	ldr	r2, [sp, #24]
 80083b2:	2101      	movs	r1, #1
 80083b4:	441a      	add	r2, r3
 80083b6:	9206      	str	r2, [sp, #24]
 80083b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083ba:	4628      	mov	r0, r5
 80083bc:	441a      	add	r2, r3
 80083be:	9209      	str	r2, [sp, #36]	; 0x24
 80083c0:	f000 fc92 	bl	8008ce8 <__i2b>
 80083c4:	4606      	mov	r6, r0
 80083c6:	2f00      	cmp	r7, #0
 80083c8:	dd0c      	ble.n	80083e4 <_dtoa_r+0x77c>
 80083ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	dd09      	ble.n	80083e4 <_dtoa_r+0x77c>
 80083d0:	42bb      	cmp	r3, r7
 80083d2:	bfa8      	it	ge
 80083d4:	463b      	movge	r3, r7
 80083d6:	9a06      	ldr	r2, [sp, #24]
 80083d8:	1aff      	subs	r7, r7, r3
 80083da:	1ad2      	subs	r2, r2, r3
 80083dc:	9206      	str	r2, [sp, #24]
 80083de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	9309      	str	r3, [sp, #36]	; 0x24
 80083e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083e6:	b1f3      	cbz	r3, 8008426 <_dtoa_r+0x7be>
 80083e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	f000 80a8 	beq.w	8008540 <_dtoa_r+0x8d8>
 80083f0:	2c00      	cmp	r4, #0
 80083f2:	dd10      	ble.n	8008416 <_dtoa_r+0x7ae>
 80083f4:	4631      	mov	r1, r6
 80083f6:	4622      	mov	r2, r4
 80083f8:	4628      	mov	r0, r5
 80083fa:	f000 fd33 	bl	8008e64 <__pow5mult>
 80083fe:	465a      	mov	r2, fp
 8008400:	4601      	mov	r1, r0
 8008402:	4606      	mov	r6, r0
 8008404:	4628      	mov	r0, r5
 8008406:	f000 fc85 	bl	8008d14 <__multiply>
 800840a:	4680      	mov	r8, r0
 800840c:	4659      	mov	r1, fp
 800840e:	4628      	mov	r0, r5
 8008410:	f000 fbb4 	bl	8008b7c <_Bfree>
 8008414:	46c3      	mov	fp, r8
 8008416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008418:	1b1a      	subs	r2, r3, r4
 800841a:	d004      	beq.n	8008426 <_dtoa_r+0x7be>
 800841c:	4659      	mov	r1, fp
 800841e:	4628      	mov	r0, r5
 8008420:	f000 fd20 	bl	8008e64 <__pow5mult>
 8008424:	4683      	mov	fp, r0
 8008426:	2101      	movs	r1, #1
 8008428:	4628      	mov	r0, r5
 800842a:	f000 fc5d 	bl	8008ce8 <__i2b>
 800842e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008430:	4604      	mov	r4, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	f340 8086 	ble.w	8008544 <_dtoa_r+0x8dc>
 8008438:	461a      	mov	r2, r3
 800843a:	4601      	mov	r1, r0
 800843c:	4628      	mov	r0, r5
 800843e:	f000 fd11 	bl	8008e64 <__pow5mult>
 8008442:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008444:	4604      	mov	r4, r0
 8008446:	2b01      	cmp	r3, #1
 8008448:	dd7f      	ble.n	800854a <_dtoa_r+0x8e2>
 800844a:	f04f 0800 	mov.w	r8, #0
 800844e:	6923      	ldr	r3, [r4, #16]
 8008450:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008454:	6918      	ldr	r0, [r3, #16]
 8008456:	f000 fbf9 	bl	8008c4c <__hi0bits>
 800845a:	f1c0 0020 	rsb	r0, r0, #32
 800845e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008460:	4418      	add	r0, r3
 8008462:	f010 001f 	ands.w	r0, r0, #31
 8008466:	f000 8092 	beq.w	800858e <_dtoa_r+0x926>
 800846a:	f1c0 0320 	rsb	r3, r0, #32
 800846e:	2b04      	cmp	r3, #4
 8008470:	f340 808a 	ble.w	8008588 <_dtoa_r+0x920>
 8008474:	f1c0 001c 	rsb	r0, r0, #28
 8008478:	9b06      	ldr	r3, [sp, #24]
 800847a:	4407      	add	r7, r0
 800847c:	4403      	add	r3, r0
 800847e:	9306      	str	r3, [sp, #24]
 8008480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008482:	4403      	add	r3, r0
 8008484:	9309      	str	r3, [sp, #36]	; 0x24
 8008486:	9b06      	ldr	r3, [sp, #24]
 8008488:	2b00      	cmp	r3, #0
 800848a:	dd05      	ble.n	8008498 <_dtoa_r+0x830>
 800848c:	4659      	mov	r1, fp
 800848e:	461a      	mov	r2, r3
 8008490:	4628      	mov	r0, r5
 8008492:	f000 fd41 	bl	8008f18 <__lshift>
 8008496:	4683      	mov	fp, r0
 8008498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800849a:	2b00      	cmp	r3, #0
 800849c:	dd05      	ble.n	80084aa <_dtoa_r+0x842>
 800849e:	4621      	mov	r1, r4
 80084a0:	461a      	mov	r2, r3
 80084a2:	4628      	mov	r0, r5
 80084a4:	f000 fd38 	bl	8008f18 <__lshift>
 80084a8:	4604      	mov	r4, r0
 80084aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d070      	beq.n	8008592 <_dtoa_r+0x92a>
 80084b0:	4621      	mov	r1, r4
 80084b2:	4658      	mov	r0, fp
 80084b4:	f000 fda0 	bl	8008ff8 <__mcmp>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	da6a      	bge.n	8008592 <_dtoa_r+0x92a>
 80084bc:	2300      	movs	r3, #0
 80084be:	4659      	mov	r1, fp
 80084c0:	220a      	movs	r2, #10
 80084c2:	4628      	mov	r0, r5
 80084c4:	f000 fb7c 	bl	8008bc0 <__multadd>
 80084c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084ca:	4683      	mov	fp, r0
 80084cc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	f000 8194 	beq.w	80087fe <_dtoa_r+0xb96>
 80084d6:	4631      	mov	r1, r6
 80084d8:	2300      	movs	r3, #0
 80084da:	220a      	movs	r2, #10
 80084dc:	4628      	mov	r0, r5
 80084de:	f000 fb6f 	bl	8008bc0 <__multadd>
 80084e2:	f1b9 0f00 	cmp.w	r9, #0
 80084e6:	4606      	mov	r6, r0
 80084e8:	f300 8093 	bgt.w	8008612 <_dtoa_r+0x9aa>
 80084ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	dc57      	bgt.n	80085a2 <_dtoa_r+0x93a>
 80084f2:	e08e      	b.n	8008612 <_dtoa_r+0x9aa>
 80084f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80084fa:	e757      	b.n	80083ac <_dtoa_r+0x744>
 80084fc:	9b08      	ldr	r3, [sp, #32]
 80084fe:	1e5c      	subs	r4, r3, #1
 8008500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008502:	42a3      	cmp	r3, r4
 8008504:	bfb7      	itett	lt
 8008506:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008508:	1b1c      	subge	r4, r3, r4
 800850a:	1ae2      	sublt	r2, r4, r3
 800850c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800850e:	bfbe      	ittt	lt
 8008510:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008512:	189b      	addlt	r3, r3, r2
 8008514:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008516:	9b08      	ldr	r3, [sp, #32]
 8008518:	bfb8      	it	lt
 800851a:	2400      	movlt	r4, #0
 800851c:	2b00      	cmp	r3, #0
 800851e:	bfbb      	ittet	lt
 8008520:	9b06      	ldrlt	r3, [sp, #24]
 8008522:	9a08      	ldrlt	r2, [sp, #32]
 8008524:	9f06      	ldrge	r7, [sp, #24]
 8008526:	1a9f      	sublt	r7, r3, r2
 8008528:	bfac      	ite	ge
 800852a:	9b08      	ldrge	r3, [sp, #32]
 800852c:	2300      	movlt	r3, #0
 800852e:	e73f      	b.n	80083b0 <_dtoa_r+0x748>
 8008530:	3fe00000 	.word	0x3fe00000
 8008534:	40240000 	.word	0x40240000
 8008538:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800853a:	9f06      	ldr	r7, [sp, #24]
 800853c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800853e:	e742      	b.n	80083c6 <_dtoa_r+0x75e>
 8008540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008542:	e76b      	b.n	800841c <_dtoa_r+0x7b4>
 8008544:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008546:	2b01      	cmp	r3, #1
 8008548:	dc19      	bgt.n	800857e <_dtoa_r+0x916>
 800854a:	9b04      	ldr	r3, [sp, #16]
 800854c:	b9bb      	cbnz	r3, 800857e <_dtoa_r+0x916>
 800854e:	9b05      	ldr	r3, [sp, #20]
 8008550:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008554:	b99b      	cbnz	r3, 800857e <_dtoa_r+0x916>
 8008556:	9b05      	ldr	r3, [sp, #20]
 8008558:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800855c:	0d1b      	lsrs	r3, r3, #20
 800855e:	051b      	lsls	r3, r3, #20
 8008560:	b183      	cbz	r3, 8008584 <_dtoa_r+0x91c>
 8008562:	f04f 0801 	mov.w	r8, #1
 8008566:	9b06      	ldr	r3, [sp, #24]
 8008568:	3301      	adds	r3, #1
 800856a:	9306      	str	r3, [sp, #24]
 800856c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800856e:	3301      	adds	r3, #1
 8008570:	9309      	str	r3, [sp, #36]	; 0x24
 8008572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008574:	2b00      	cmp	r3, #0
 8008576:	f47f af6a 	bne.w	800844e <_dtoa_r+0x7e6>
 800857a:	2001      	movs	r0, #1
 800857c:	e76f      	b.n	800845e <_dtoa_r+0x7f6>
 800857e:	f04f 0800 	mov.w	r8, #0
 8008582:	e7f6      	b.n	8008572 <_dtoa_r+0x90a>
 8008584:	4698      	mov	r8, r3
 8008586:	e7f4      	b.n	8008572 <_dtoa_r+0x90a>
 8008588:	f43f af7d 	beq.w	8008486 <_dtoa_r+0x81e>
 800858c:	4618      	mov	r0, r3
 800858e:	301c      	adds	r0, #28
 8008590:	e772      	b.n	8008478 <_dtoa_r+0x810>
 8008592:	9b08      	ldr	r3, [sp, #32]
 8008594:	2b00      	cmp	r3, #0
 8008596:	dc36      	bgt.n	8008606 <_dtoa_r+0x99e>
 8008598:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800859a:	2b02      	cmp	r3, #2
 800859c:	dd33      	ble.n	8008606 <_dtoa_r+0x99e>
 800859e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085a2:	f1b9 0f00 	cmp.w	r9, #0
 80085a6:	d10d      	bne.n	80085c4 <_dtoa_r+0x95c>
 80085a8:	4621      	mov	r1, r4
 80085aa:	464b      	mov	r3, r9
 80085ac:	2205      	movs	r2, #5
 80085ae:	4628      	mov	r0, r5
 80085b0:	f000 fb06 	bl	8008bc0 <__multadd>
 80085b4:	4601      	mov	r1, r0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4658      	mov	r0, fp
 80085ba:	f000 fd1d 	bl	8008ff8 <__mcmp>
 80085be:	2800      	cmp	r0, #0
 80085c0:	f73f adb8 	bgt.w	8008134 <_dtoa_r+0x4cc>
 80085c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085c6:	9f03      	ldr	r7, [sp, #12]
 80085c8:	ea6f 0a03 	mvn.w	sl, r3
 80085cc:	f04f 0800 	mov.w	r8, #0
 80085d0:	4621      	mov	r1, r4
 80085d2:	4628      	mov	r0, r5
 80085d4:	f000 fad2 	bl	8008b7c <_Bfree>
 80085d8:	2e00      	cmp	r6, #0
 80085da:	f43f aea7 	beq.w	800832c <_dtoa_r+0x6c4>
 80085de:	f1b8 0f00 	cmp.w	r8, #0
 80085e2:	d005      	beq.n	80085f0 <_dtoa_r+0x988>
 80085e4:	45b0      	cmp	r8, r6
 80085e6:	d003      	beq.n	80085f0 <_dtoa_r+0x988>
 80085e8:	4641      	mov	r1, r8
 80085ea:	4628      	mov	r0, r5
 80085ec:	f000 fac6 	bl	8008b7c <_Bfree>
 80085f0:	4631      	mov	r1, r6
 80085f2:	4628      	mov	r0, r5
 80085f4:	f000 fac2 	bl	8008b7c <_Bfree>
 80085f8:	e698      	b.n	800832c <_dtoa_r+0x6c4>
 80085fa:	2400      	movs	r4, #0
 80085fc:	4626      	mov	r6, r4
 80085fe:	e7e1      	b.n	80085c4 <_dtoa_r+0x95c>
 8008600:	46c2      	mov	sl, r8
 8008602:	4626      	mov	r6, r4
 8008604:	e596      	b.n	8008134 <_dtoa_r+0x4cc>
 8008606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008608:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800860c:	2b00      	cmp	r3, #0
 800860e:	f000 80fd 	beq.w	800880c <_dtoa_r+0xba4>
 8008612:	2f00      	cmp	r7, #0
 8008614:	dd05      	ble.n	8008622 <_dtoa_r+0x9ba>
 8008616:	4631      	mov	r1, r6
 8008618:	463a      	mov	r2, r7
 800861a:	4628      	mov	r0, r5
 800861c:	f000 fc7c 	bl	8008f18 <__lshift>
 8008620:	4606      	mov	r6, r0
 8008622:	f1b8 0f00 	cmp.w	r8, #0
 8008626:	d05c      	beq.n	80086e2 <_dtoa_r+0xa7a>
 8008628:	4628      	mov	r0, r5
 800862a:	6871      	ldr	r1, [r6, #4]
 800862c:	f000 fa66 	bl	8008afc <_Balloc>
 8008630:	4607      	mov	r7, r0
 8008632:	b928      	cbnz	r0, 8008640 <_dtoa_r+0x9d8>
 8008634:	4602      	mov	r2, r0
 8008636:	f240 21ea 	movw	r1, #746	; 0x2ea
 800863a:	4b7f      	ldr	r3, [pc, #508]	; (8008838 <_dtoa_r+0xbd0>)
 800863c:	f7ff bb28 	b.w	8007c90 <_dtoa_r+0x28>
 8008640:	6932      	ldr	r2, [r6, #16]
 8008642:	f106 010c 	add.w	r1, r6, #12
 8008646:	3202      	adds	r2, #2
 8008648:	0092      	lsls	r2, r2, #2
 800864a:	300c      	adds	r0, #12
 800864c:	f7fe fb2b 	bl	8006ca6 <memcpy>
 8008650:	2201      	movs	r2, #1
 8008652:	4639      	mov	r1, r7
 8008654:	4628      	mov	r0, r5
 8008656:	f000 fc5f 	bl	8008f18 <__lshift>
 800865a:	46b0      	mov	r8, r6
 800865c:	4606      	mov	r6, r0
 800865e:	9b03      	ldr	r3, [sp, #12]
 8008660:	3301      	adds	r3, #1
 8008662:	9308      	str	r3, [sp, #32]
 8008664:	9b03      	ldr	r3, [sp, #12]
 8008666:	444b      	add	r3, r9
 8008668:	930a      	str	r3, [sp, #40]	; 0x28
 800866a:	9b04      	ldr	r3, [sp, #16]
 800866c:	f003 0301 	and.w	r3, r3, #1
 8008670:	9309      	str	r3, [sp, #36]	; 0x24
 8008672:	9b08      	ldr	r3, [sp, #32]
 8008674:	4621      	mov	r1, r4
 8008676:	3b01      	subs	r3, #1
 8008678:	4658      	mov	r0, fp
 800867a:	9304      	str	r3, [sp, #16]
 800867c:	f7ff fa68 	bl	8007b50 <quorem>
 8008680:	4603      	mov	r3, r0
 8008682:	4641      	mov	r1, r8
 8008684:	3330      	adds	r3, #48	; 0x30
 8008686:	9006      	str	r0, [sp, #24]
 8008688:	4658      	mov	r0, fp
 800868a:	930b      	str	r3, [sp, #44]	; 0x2c
 800868c:	f000 fcb4 	bl	8008ff8 <__mcmp>
 8008690:	4632      	mov	r2, r6
 8008692:	4681      	mov	r9, r0
 8008694:	4621      	mov	r1, r4
 8008696:	4628      	mov	r0, r5
 8008698:	f000 fcca 	bl	8009030 <__mdiff>
 800869c:	68c2      	ldr	r2, [r0, #12]
 800869e:	4607      	mov	r7, r0
 80086a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086a2:	bb02      	cbnz	r2, 80086e6 <_dtoa_r+0xa7e>
 80086a4:	4601      	mov	r1, r0
 80086a6:	4658      	mov	r0, fp
 80086a8:	f000 fca6 	bl	8008ff8 <__mcmp>
 80086ac:	4602      	mov	r2, r0
 80086ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086b0:	4639      	mov	r1, r7
 80086b2:	4628      	mov	r0, r5
 80086b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80086b8:	f000 fa60 	bl	8008b7c <_Bfree>
 80086bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80086be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086c0:	9f08      	ldr	r7, [sp, #32]
 80086c2:	ea43 0102 	orr.w	r1, r3, r2
 80086c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c8:	430b      	orrs	r3, r1
 80086ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086cc:	d10d      	bne.n	80086ea <_dtoa_r+0xa82>
 80086ce:	2b39      	cmp	r3, #57	; 0x39
 80086d0:	d029      	beq.n	8008726 <_dtoa_r+0xabe>
 80086d2:	f1b9 0f00 	cmp.w	r9, #0
 80086d6:	dd01      	ble.n	80086dc <_dtoa_r+0xa74>
 80086d8:	9b06      	ldr	r3, [sp, #24]
 80086da:	3331      	adds	r3, #49	; 0x31
 80086dc:	9a04      	ldr	r2, [sp, #16]
 80086de:	7013      	strb	r3, [r2, #0]
 80086e0:	e776      	b.n	80085d0 <_dtoa_r+0x968>
 80086e2:	4630      	mov	r0, r6
 80086e4:	e7b9      	b.n	800865a <_dtoa_r+0x9f2>
 80086e6:	2201      	movs	r2, #1
 80086e8:	e7e2      	b.n	80086b0 <_dtoa_r+0xa48>
 80086ea:	f1b9 0f00 	cmp.w	r9, #0
 80086ee:	db06      	blt.n	80086fe <_dtoa_r+0xa96>
 80086f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80086f2:	ea41 0909 	orr.w	r9, r1, r9
 80086f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086f8:	ea59 0101 	orrs.w	r1, r9, r1
 80086fc:	d120      	bne.n	8008740 <_dtoa_r+0xad8>
 80086fe:	2a00      	cmp	r2, #0
 8008700:	ddec      	ble.n	80086dc <_dtoa_r+0xa74>
 8008702:	4659      	mov	r1, fp
 8008704:	2201      	movs	r2, #1
 8008706:	4628      	mov	r0, r5
 8008708:	9308      	str	r3, [sp, #32]
 800870a:	f000 fc05 	bl	8008f18 <__lshift>
 800870e:	4621      	mov	r1, r4
 8008710:	4683      	mov	fp, r0
 8008712:	f000 fc71 	bl	8008ff8 <__mcmp>
 8008716:	2800      	cmp	r0, #0
 8008718:	9b08      	ldr	r3, [sp, #32]
 800871a:	dc02      	bgt.n	8008722 <_dtoa_r+0xaba>
 800871c:	d1de      	bne.n	80086dc <_dtoa_r+0xa74>
 800871e:	07da      	lsls	r2, r3, #31
 8008720:	d5dc      	bpl.n	80086dc <_dtoa_r+0xa74>
 8008722:	2b39      	cmp	r3, #57	; 0x39
 8008724:	d1d8      	bne.n	80086d8 <_dtoa_r+0xa70>
 8008726:	2339      	movs	r3, #57	; 0x39
 8008728:	9a04      	ldr	r2, [sp, #16]
 800872a:	7013      	strb	r3, [r2, #0]
 800872c:	463b      	mov	r3, r7
 800872e:	461f      	mov	r7, r3
 8008730:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008734:	3b01      	subs	r3, #1
 8008736:	2a39      	cmp	r2, #57	; 0x39
 8008738:	d050      	beq.n	80087dc <_dtoa_r+0xb74>
 800873a:	3201      	adds	r2, #1
 800873c:	701a      	strb	r2, [r3, #0]
 800873e:	e747      	b.n	80085d0 <_dtoa_r+0x968>
 8008740:	2a00      	cmp	r2, #0
 8008742:	dd03      	ble.n	800874c <_dtoa_r+0xae4>
 8008744:	2b39      	cmp	r3, #57	; 0x39
 8008746:	d0ee      	beq.n	8008726 <_dtoa_r+0xabe>
 8008748:	3301      	adds	r3, #1
 800874a:	e7c7      	b.n	80086dc <_dtoa_r+0xa74>
 800874c:	9a08      	ldr	r2, [sp, #32]
 800874e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008750:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008754:	428a      	cmp	r2, r1
 8008756:	d02a      	beq.n	80087ae <_dtoa_r+0xb46>
 8008758:	4659      	mov	r1, fp
 800875a:	2300      	movs	r3, #0
 800875c:	220a      	movs	r2, #10
 800875e:	4628      	mov	r0, r5
 8008760:	f000 fa2e 	bl	8008bc0 <__multadd>
 8008764:	45b0      	cmp	r8, r6
 8008766:	4683      	mov	fp, r0
 8008768:	f04f 0300 	mov.w	r3, #0
 800876c:	f04f 020a 	mov.w	r2, #10
 8008770:	4641      	mov	r1, r8
 8008772:	4628      	mov	r0, r5
 8008774:	d107      	bne.n	8008786 <_dtoa_r+0xb1e>
 8008776:	f000 fa23 	bl	8008bc0 <__multadd>
 800877a:	4680      	mov	r8, r0
 800877c:	4606      	mov	r6, r0
 800877e:	9b08      	ldr	r3, [sp, #32]
 8008780:	3301      	adds	r3, #1
 8008782:	9308      	str	r3, [sp, #32]
 8008784:	e775      	b.n	8008672 <_dtoa_r+0xa0a>
 8008786:	f000 fa1b 	bl	8008bc0 <__multadd>
 800878a:	4631      	mov	r1, r6
 800878c:	4680      	mov	r8, r0
 800878e:	2300      	movs	r3, #0
 8008790:	220a      	movs	r2, #10
 8008792:	4628      	mov	r0, r5
 8008794:	f000 fa14 	bl	8008bc0 <__multadd>
 8008798:	4606      	mov	r6, r0
 800879a:	e7f0      	b.n	800877e <_dtoa_r+0xb16>
 800879c:	f1b9 0f00 	cmp.w	r9, #0
 80087a0:	bfcc      	ite	gt
 80087a2:	464f      	movgt	r7, r9
 80087a4:	2701      	movle	r7, #1
 80087a6:	f04f 0800 	mov.w	r8, #0
 80087aa:	9a03      	ldr	r2, [sp, #12]
 80087ac:	4417      	add	r7, r2
 80087ae:	4659      	mov	r1, fp
 80087b0:	2201      	movs	r2, #1
 80087b2:	4628      	mov	r0, r5
 80087b4:	9308      	str	r3, [sp, #32]
 80087b6:	f000 fbaf 	bl	8008f18 <__lshift>
 80087ba:	4621      	mov	r1, r4
 80087bc:	4683      	mov	fp, r0
 80087be:	f000 fc1b 	bl	8008ff8 <__mcmp>
 80087c2:	2800      	cmp	r0, #0
 80087c4:	dcb2      	bgt.n	800872c <_dtoa_r+0xac4>
 80087c6:	d102      	bne.n	80087ce <_dtoa_r+0xb66>
 80087c8:	9b08      	ldr	r3, [sp, #32]
 80087ca:	07db      	lsls	r3, r3, #31
 80087cc:	d4ae      	bmi.n	800872c <_dtoa_r+0xac4>
 80087ce:	463b      	mov	r3, r7
 80087d0:	461f      	mov	r7, r3
 80087d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087d6:	2a30      	cmp	r2, #48	; 0x30
 80087d8:	d0fa      	beq.n	80087d0 <_dtoa_r+0xb68>
 80087da:	e6f9      	b.n	80085d0 <_dtoa_r+0x968>
 80087dc:	9a03      	ldr	r2, [sp, #12]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d1a5      	bne.n	800872e <_dtoa_r+0xac6>
 80087e2:	2331      	movs	r3, #49	; 0x31
 80087e4:	f10a 0a01 	add.w	sl, sl, #1
 80087e8:	e779      	b.n	80086de <_dtoa_r+0xa76>
 80087ea:	4b14      	ldr	r3, [pc, #80]	; (800883c <_dtoa_r+0xbd4>)
 80087ec:	f7ff baa8 	b.w	8007d40 <_dtoa_r+0xd8>
 80087f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f47f aa81 	bne.w	8007cfa <_dtoa_r+0x92>
 80087f8:	4b11      	ldr	r3, [pc, #68]	; (8008840 <_dtoa_r+0xbd8>)
 80087fa:	f7ff baa1 	b.w	8007d40 <_dtoa_r+0xd8>
 80087fe:	f1b9 0f00 	cmp.w	r9, #0
 8008802:	dc03      	bgt.n	800880c <_dtoa_r+0xba4>
 8008804:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008806:	2b02      	cmp	r3, #2
 8008808:	f73f aecb 	bgt.w	80085a2 <_dtoa_r+0x93a>
 800880c:	9f03      	ldr	r7, [sp, #12]
 800880e:	4621      	mov	r1, r4
 8008810:	4658      	mov	r0, fp
 8008812:	f7ff f99d 	bl	8007b50 <quorem>
 8008816:	9a03      	ldr	r2, [sp, #12]
 8008818:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800881c:	f807 3b01 	strb.w	r3, [r7], #1
 8008820:	1aba      	subs	r2, r7, r2
 8008822:	4591      	cmp	r9, r2
 8008824:	ddba      	ble.n	800879c <_dtoa_r+0xb34>
 8008826:	4659      	mov	r1, fp
 8008828:	2300      	movs	r3, #0
 800882a:	220a      	movs	r2, #10
 800882c:	4628      	mov	r0, r5
 800882e:	f000 f9c7 	bl	8008bc0 <__multadd>
 8008832:	4683      	mov	fp, r0
 8008834:	e7eb      	b.n	800880e <_dtoa_r+0xba6>
 8008836:	bf00      	nop
 8008838:	08009c5f 	.word	0x08009c5f
 800883c:	08009bbc 	.word	0x08009bbc
 8008840:	08009be0 	.word	0x08009be0

08008844 <__sflush_r>:
 8008844:	898a      	ldrh	r2, [r1, #12]
 8008846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008848:	4605      	mov	r5, r0
 800884a:	0710      	lsls	r0, r2, #28
 800884c:	460c      	mov	r4, r1
 800884e:	d457      	bmi.n	8008900 <__sflush_r+0xbc>
 8008850:	684b      	ldr	r3, [r1, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	dc04      	bgt.n	8008860 <__sflush_r+0x1c>
 8008856:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008858:	2b00      	cmp	r3, #0
 800885a:	dc01      	bgt.n	8008860 <__sflush_r+0x1c>
 800885c:	2000      	movs	r0, #0
 800885e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008860:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008862:	2e00      	cmp	r6, #0
 8008864:	d0fa      	beq.n	800885c <__sflush_r+0x18>
 8008866:	2300      	movs	r3, #0
 8008868:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800886c:	682f      	ldr	r7, [r5, #0]
 800886e:	602b      	str	r3, [r5, #0]
 8008870:	d032      	beq.n	80088d8 <__sflush_r+0x94>
 8008872:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008874:	89a3      	ldrh	r3, [r4, #12]
 8008876:	075a      	lsls	r2, r3, #29
 8008878:	d505      	bpl.n	8008886 <__sflush_r+0x42>
 800887a:	6863      	ldr	r3, [r4, #4]
 800887c:	1ac0      	subs	r0, r0, r3
 800887e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008880:	b10b      	cbz	r3, 8008886 <__sflush_r+0x42>
 8008882:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008884:	1ac0      	subs	r0, r0, r3
 8008886:	2300      	movs	r3, #0
 8008888:	4602      	mov	r2, r0
 800888a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800888c:	4628      	mov	r0, r5
 800888e:	6a21      	ldr	r1, [r4, #32]
 8008890:	47b0      	blx	r6
 8008892:	1c43      	adds	r3, r0, #1
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	d106      	bne.n	80088a6 <__sflush_r+0x62>
 8008898:	6829      	ldr	r1, [r5, #0]
 800889a:	291d      	cmp	r1, #29
 800889c:	d82c      	bhi.n	80088f8 <__sflush_r+0xb4>
 800889e:	4a29      	ldr	r2, [pc, #164]	; (8008944 <__sflush_r+0x100>)
 80088a0:	40ca      	lsrs	r2, r1
 80088a2:	07d6      	lsls	r6, r2, #31
 80088a4:	d528      	bpl.n	80088f8 <__sflush_r+0xb4>
 80088a6:	2200      	movs	r2, #0
 80088a8:	6062      	str	r2, [r4, #4]
 80088aa:	6922      	ldr	r2, [r4, #16]
 80088ac:	04d9      	lsls	r1, r3, #19
 80088ae:	6022      	str	r2, [r4, #0]
 80088b0:	d504      	bpl.n	80088bc <__sflush_r+0x78>
 80088b2:	1c42      	adds	r2, r0, #1
 80088b4:	d101      	bne.n	80088ba <__sflush_r+0x76>
 80088b6:	682b      	ldr	r3, [r5, #0]
 80088b8:	b903      	cbnz	r3, 80088bc <__sflush_r+0x78>
 80088ba:	6560      	str	r0, [r4, #84]	; 0x54
 80088bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088be:	602f      	str	r7, [r5, #0]
 80088c0:	2900      	cmp	r1, #0
 80088c2:	d0cb      	beq.n	800885c <__sflush_r+0x18>
 80088c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088c8:	4299      	cmp	r1, r3
 80088ca:	d002      	beq.n	80088d2 <__sflush_r+0x8e>
 80088cc:	4628      	mov	r0, r5
 80088ce:	f000 fcab 	bl	8009228 <_free_r>
 80088d2:	2000      	movs	r0, #0
 80088d4:	6360      	str	r0, [r4, #52]	; 0x34
 80088d6:	e7c2      	b.n	800885e <__sflush_r+0x1a>
 80088d8:	6a21      	ldr	r1, [r4, #32]
 80088da:	2301      	movs	r3, #1
 80088dc:	4628      	mov	r0, r5
 80088de:	47b0      	blx	r6
 80088e0:	1c41      	adds	r1, r0, #1
 80088e2:	d1c7      	bne.n	8008874 <__sflush_r+0x30>
 80088e4:	682b      	ldr	r3, [r5, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d0c4      	beq.n	8008874 <__sflush_r+0x30>
 80088ea:	2b1d      	cmp	r3, #29
 80088ec:	d001      	beq.n	80088f2 <__sflush_r+0xae>
 80088ee:	2b16      	cmp	r3, #22
 80088f0:	d101      	bne.n	80088f6 <__sflush_r+0xb2>
 80088f2:	602f      	str	r7, [r5, #0]
 80088f4:	e7b2      	b.n	800885c <__sflush_r+0x18>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088fc:	81a3      	strh	r3, [r4, #12]
 80088fe:	e7ae      	b.n	800885e <__sflush_r+0x1a>
 8008900:	690f      	ldr	r7, [r1, #16]
 8008902:	2f00      	cmp	r7, #0
 8008904:	d0aa      	beq.n	800885c <__sflush_r+0x18>
 8008906:	0793      	lsls	r3, r2, #30
 8008908:	bf18      	it	ne
 800890a:	2300      	movne	r3, #0
 800890c:	680e      	ldr	r6, [r1, #0]
 800890e:	bf08      	it	eq
 8008910:	694b      	ldreq	r3, [r1, #20]
 8008912:	1bf6      	subs	r6, r6, r7
 8008914:	600f      	str	r7, [r1, #0]
 8008916:	608b      	str	r3, [r1, #8]
 8008918:	2e00      	cmp	r6, #0
 800891a:	dd9f      	ble.n	800885c <__sflush_r+0x18>
 800891c:	4633      	mov	r3, r6
 800891e:	463a      	mov	r2, r7
 8008920:	4628      	mov	r0, r5
 8008922:	6a21      	ldr	r1, [r4, #32]
 8008924:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008928:	47e0      	blx	ip
 800892a:	2800      	cmp	r0, #0
 800892c:	dc06      	bgt.n	800893c <__sflush_r+0xf8>
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008938:	81a3      	strh	r3, [r4, #12]
 800893a:	e790      	b.n	800885e <__sflush_r+0x1a>
 800893c:	4407      	add	r7, r0
 800893e:	1a36      	subs	r6, r6, r0
 8008940:	e7ea      	b.n	8008918 <__sflush_r+0xd4>
 8008942:	bf00      	nop
 8008944:	20400001 	.word	0x20400001

08008948 <_fflush_r>:
 8008948:	b538      	push	{r3, r4, r5, lr}
 800894a:	690b      	ldr	r3, [r1, #16]
 800894c:	4605      	mov	r5, r0
 800894e:	460c      	mov	r4, r1
 8008950:	b913      	cbnz	r3, 8008958 <_fflush_r+0x10>
 8008952:	2500      	movs	r5, #0
 8008954:	4628      	mov	r0, r5
 8008956:	bd38      	pop	{r3, r4, r5, pc}
 8008958:	b118      	cbz	r0, 8008962 <_fflush_r+0x1a>
 800895a:	6983      	ldr	r3, [r0, #24]
 800895c:	b90b      	cbnz	r3, 8008962 <_fflush_r+0x1a>
 800895e:	f7fe f8dd 	bl	8006b1c <__sinit>
 8008962:	4b14      	ldr	r3, [pc, #80]	; (80089b4 <_fflush_r+0x6c>)
 8008964:	429c      	cmp	r4, r3
 8008966:	d11b      	bne.n	80089a0 <_fflush_r+0x58>
 8008968:	686c      	ldr	r4, [r5, #4]
 800896a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d0ef      	beq.n	8008952 <_fflush_r+0xa>
 8008972:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008974:	07d0      	lsls	r0, r2, #31
 8008976:	d404      	bmi.n	8008982 <_fflush_r+0x3a>
 8008978:	0599      	lsls	r1, r3, #22
 800897a:	d402      	bmi.n	8008982 <_fflush_r+0x3a>
 800897c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800897e:	f7fe f990 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 8008982:	4628      	mov	r0, r5
 8008984:	4621      	mov	r1, r4
 8008986:	f7ff ff5d 	bl	8008844 <__sflush_r>
 800898a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800898c:	4605      	mov	r5, r0
 800898e:	07da      	lsls	r2, r3, #31
 8008990:	d4e0      	bmi.n	8008954 <_fflush_r+0xc>
 8008992:	89a3      	ldrh	r3, [r4, #12]
 8008994:	059b      	lsls	r3, r3, #22
 8008996:	d4dd      	bmi.n	8008954 <_fflush_r+0xc>
 8008998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800899a:	f7fe f983 	bl	8006ca4 <__retarget_lock_release_recursive>
 800899e:	e7d9      	b.n	8008954 <_fflush_r+0xc>
 80089a0:	4b05      	ldr	r3, [pc, #20]	; (80089b8 <_fflush_r+0x70>)
 80089a2:	429c      	cmp	r4, r3
 80089a4:	d101      	bne.n	80089aa <_fflush_r+0x62>
 80089a6:	68ac      	ldr	r4, [r5, #8]
 80089a8:	e7df      	b.n	800896a <_fflush_r+0x22>
 80089aa:	4b04      	ldr	r3, [pc, #16]	; (80089bc <_fflush_r+0x74>)
 80089ac:	429c      	cmp	r4, r3
 80089ae:	bf08      	it	eq
 80089b0:	68ec      	ldreq	r4, [r5, #12]
 80089b2:	e7da      	b.n	800896a <_fflush_r+0x22>
 80089b4:	08009b68 	.word	0x08009b68
 80089b8:	08009b88 	.word	0x08009b88
 80089bc:	08009b48 	.word	0x08009b48

080089c0 <_localeconv_r>:
 80089c0:	4800      	ldr	r0, [pc, #0]	; (80089c4 <_localeconv_r+0x4>)
 80089c2:	4770      	bx	lr
 80089c4:	20000164 	.word	0x20000164

080089c8 <_lseek_r>:
 80089c8:	b538      	push	{r3, r4, r5, lr}
 80089ca:	4604      	mov	r4, r0
 80089cc:	4608      	mov	r0, r1
 80089ce:	4611      	mov	r1, r2
 80089d0:	2200      	movs	r2, #0
 80089d2:	4d05      	ldr	r5, [pc, #20]	; (80089e8 <_lseek_r+0x20>)
 80089d4:	602a      	str	r2, [r5, #0]
 80089d6:	461a      	mov	r2, r3
 80089d8:	f7f9 f894 	bl	8001b04 <_lseek>
 80089dc:	1c43      	adds	r3, r0, #1
 80089de:	d102      	bne.n	80089e6 <_lseek_r+0x1e>
 80089e0:	682b      	ldr	r3, [r5, #0]
 80089e2:	b103      	cbz	r3, 80089e6 <_lseek_r+0x1e>
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	20002334 	.word	0x20002334

080089ec <__swhatbuf_r>:
 80089ec:	b570      	push	{r4, r5, r6, lr}
 80089ee:	460e      	mov	r6, r1
 80089f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f4:	4614      	mov	r4, r2
 80089f6:	2900      	cmp	r1, #0
 80089f8:	461d      	mov	r5, r3
 80089fa:	b096      	sub	sp, #88	; 0x58
 80089fc:	da08      	bge.n	8008a10 <__swhatbuf_r+0x24>
 80089fe:	2200      	movs	r2, #0
 8008a00:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a04:	602a      	str	r2, [r5, #0]
 8008a06:	061a      	lsls	r2, r3, #24
 8008a08:	d410      	bmi.n	8008a2c <__swhatbuf_r+0x40>
 8008a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a0e:	e00e      	b.n	8008a2e <__swhatbuf_r+0x42>
 8008a10:	466a      	mov	r2, sp
 8008a12:	f000 fdef 	bl	80095f4 <_fstat_r>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	dbf1      	blt.n	80089fe <__swhatbuf_r+0x12>
 8008a1a:	9a01      	ldr	r2, [sp, #4]
 8008a1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a24:	425a      	negs	r2, r3
 8008a26:	415a      	adcs	r2, r3
 8008a28:	602a      	str	r2, [r5, #0]
 8008a2a:	e7ee      	b.n	8008a0a <__swhatbuf_r+0x1e>
 8008a2c:	2340      	movs	r3, #64	; 0x40
 8008a2e:	2000      	movs	r0, #0
 8008a30:	6023      	str	r3, [r4, #0]
 8008a32:	b016      	add	sp, #88	; 0x58
 8008a34:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a38 <__smakebuf_r>:
 8008a38:	898b      	ldrh	r3, [r1, #12]
 8008a3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a3c:	079d      	lsls	r5, r3, #30
 8008a3e:	4606      	mov	r6, r0
 8008a40:	460c      	mov	r4, r1
 8008a42:	d507      	bpl.n	8008a54 <__smakebuf_r+0x1c>
 8008a44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	6123      	str	r3, [r4, #16]
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	6163      	str	r3, [r4, #20]
 8008a50:	b002      	add	sp, #8
 8008a52:	bd70      	pop	{r4, r5, r6, pc}
 8008a54:	466a      	mov	r2, sp
 8008a56:	ab01      	add	r3, sp, #4
 8008a58:	f7ff ffc8 	bl	80089ec <__swhatbuf_r>
 8008a5c:	9900      	ldr	r1, [sp, #0]
 8008a5e:	4605      	mov	r5, r0
 8008a60:	4630      	mov	r0, r6
 8008a62:	f7fe f957 	bl	8006d14 <_malloc_r>
 8008a66:	b948      	cbnz	r0, 8008a7c <__smakebuf_r+0x44>
 8008a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a6c:	059a      	lsls	r2, r3, #22
 8008a6e:	d4ef      	bmi.n	8008a50 <__smakebuf_r+0x18>
 8008a70:	f023 0303 	bic.w	r3, r3, #3
 8008a74:	f043 0302 	orr.w	r3, r3, #2
 8008a78:	81a3      	strh	r3, [r4, #12]
 8008a7a:	e7e3      	b.n	8008a44 <__smakebuf_r+0xc>
 8008a7c:	4b0d      	ldr	r3, [pc, #52]	; (8008ab4 <__smakebuf_r+0x7c>)
 8008a7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a80:	89a3      	ldrh	r3, [r4, #12]
 8008a82:	6020      	str	r0, [r4, #0]
 8008a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a88:	81a3      	strh	r3, [r4, #12]
 8008a8a:	9b00      	ldr	r3, [sp, #0]
 8008a8c:	6120      	str	r0, [r4, #16]
 8008a8e:	6163      	str	r3, [r4, #20]
 8008a90:	9b01      	ldr	r3, [sp, #4]
 8008a92:	b15b      	cbz	r3, 8008aac <__smakebuf_r+0x74>
 8008a94:	4630      	mov	r0, r6
 8008a96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a9a:	f000 fdbd 	bl	8009618 <_isatty_r>
 8008a9e:	b128      	cbz	r0, 8008aac <__smakebuf_r+0x74>
 8008aa0:	89a3      	ldrh	r3, [r4, #12]
 8008aa2:	f023 0303 	bic.w	r3, r3, #3
 8008aa6:	f043 0301 	orr.w	r3, r3, #1
 8008aaa:	81a3      	strh	r3, [r4, #12]
 8008aac:	89a0      	ldrh	r0, [r4, #12]
 8008aae:	4305      	orrs	r5, r0
 8008ab0:	81a5      	strh	r5, [r4, #12]
 8008ab2:	e7cd      	b.n	8008a50 <__smakebuf_r+0x18>
 8008ab4:	08006ab5 	.word	0x08006ab5

08008ab8 <malloc>:
 8008ab8:	4b02      	ldr	r3, [pc, #8]	; (8008ac4 <malloc+0xc>)
 8008aba:	4601      	mov	r1, r0
 8008abc:	6818      	ldr	r0, [r3, #0]
 8008abe:	f7fe b929 	b.w	8006d14 <_malloc_r>
 8008ac2:	bf00      	nop
 8008ac4:	20000010 	.word	0x20000010

08008ac8 <memchr>:
 8008ac8:	4603      	mov	r3, r0
 8008aca:	b510      	push	{r4, lr}
 8008acc:	b2c9      	uxtb	r1, r1
 8008ace:	4402      	add	r2, r0
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	d101      	bne.n	8008ada <memchr+0x12>
 8008ad6:	2000      	movs	r0, #0
 8008ad8:	e003      	b.n	8008ae2 <memchr+0x1a>
 8008ada:	7804      	ldrb	r4, [r0, #0]
 8008adc:	3301      	adds	r3, #1
 8008ade:	428c      	cmp	r4, r1
 8008ae0:	d1f6      	bne.n	8008ad0 <memchr+0x8>
 8008ae2:	bd10      	pop	{r4, pc}

08008ae4 <__malloc_lock>:
 8008ae4:	4801      	ldr	r0, [pc, #4]	; (8008aec <__malloc_lock+0x8>)
 8008ae6:	f7fe b8dc 	b.w	8006ca2 <__retarget_lock_acquire_recursive>
 8008aea:	bf00      	nop
 8008aec:	20002328 	.word	0x20002328

08008af0 <__malloc_unlock>:
 8008af0:	4801      	ldr	r0, [pc, #4]	; (8008af8 <__malloc_unlock+0x8>)
 8008af2:	f7fe b8d7 	b.w	8006ca4 <__retarget_lock_release_recursive>
 8008af6:	bf00      	nop
 8008af8:	20002328 	.word	0x20002328

08008afc <_Balloc>:
 8008afc:	b570      	push	{r4, r5, r6, lr}
 8008afe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b00:	4604      	mov	r4, r0
 8008b02:	460d      	mov	r5, r1
 8008b04:	b976      	cbnz	r6, 8008b24 <_Balloc+0x28>
 8008b06:	2010      	movs	r0, #16
 8008b08:	f7ff ffd6 	bl	8008ab8 <malloc>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	6260      	str	r0, [r4, #36]	; 0x24
 8008b10:	b920      	cbnz	r0, 8008b1c <_Balloc+0x20>
 8008b12:	2166      	movs	r1, #102	; 0x66
 8008b14:	4b17      	ldr	r3, [pc, #92]	; (8008b74 <_Balloc+0x78>)
 8008b16:	4818      	ldr	r0, [pc, #96]	; (8008b78 <_Balloc+0x7c>)
 8008b18:	f000 fd3c 	bl	8009594 <__assert_func>
 8008b1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b20:	6006      	str	r6, [r0, #0]
 8008b22:	60c6      	str	r6, [r0, #12]
 8008b24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008b26:	68f3      	ldr	r3, [r6, #12]
 8008b28:	b183      	cbz	r3, 8008b4c <_Balloc+0x50>
 8008b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b32:	b9b8      	cbnz	r0, 8008b64 <_Balloc+0x68>
 8008b34:	2101      	movs	r1, #1
 8008b36:	fa01 f605 	lsl.w	r6, r1, r5
 8008b3a:	1d72      	adds	r2, r6, #5
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	0092      	lsls	r2, r2, #2
 8008b40:	f000 fb5e 	bl	8009200 <_calloc_r>
 8008b44:	b160      	cbz	r0, 8008b60 <_Balloc+0x64>
 8008b46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b4a:	e00e      	b.n	8008b6a <_Balloc+0x6e>
 8008b4c:	2221      	movs	r2, #33	; 0x21
 8008b4e:	2104      	movs	r1, #4
 8008b50:	4620      	mov	r0, r4
 8008b52:	f000 fb55 	bl	8009200 <_calloc_r>
 8008b56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b58:	60f0      	str	r0, [r6, #12]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1e4      	bne.n	8008b2a <_Balloc+0x2e>
 8008b60:	2000      	movs	r0, #0
 8008b62:	bd70      	pop	{r4, r5, r6, pc}
 8008b64:	6802      	ldr	r2, [r0, #0]
 8008b66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b70:	e7f7      	b.n	8008b62 <_Balloc+0x66>
 8008b72:	bf00      	nop
 8008b74:	08009bed 	.word	0x08009bed
 8008b78:	08009c70 	.word	0x08009c70

08008b7c <_Bfree>:
 8008b7c:	b570      	push	{r4, r5, r6, lr}
 8008b7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b80:	4605      	mov	r5, r0
 8008b82:	460c      	mov	r4, r1
 8008b84:	b976      	cbnz	r6, 8008ba4 <_Bfree+0x28>
 8008b86:	2010      	movs	r0, #16
 8008b88:	f7ff ff96 	bl	8008ab8 <malloc>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	6268      	str	r0, [r5, #36]	; 0x24
 8008b90:	b920      	cbnz	r0, 8008b9c <_Bfree+0x20>
 8008b92:	218a      	movs	r1, #138	; 0x8a
 8008b94:	4b08      	ldr	r3, [pc, #32]	; (8008bb8 <_Bfree+0x3c>)
 8008b96:	4809      	ldr	r0, [pc, #36]	; (8008bbc <_Bfree+0x40>)
 8008b98:	f000 fcfc 	bl	8009594 <__assert_func>
 8008b9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ba0:	6006      	str	r6, [r0, #0]
 8008ba2:	60c6      	str	r6, [r0, #12]
 8008ba4:	b13c      	cbz	r4, 8008bb6 <_Bfree+0x3a>
 8008ba6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ba8:	6862      	ldr	r2, [r4, #4]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bb0:	6021      	str	r1, [r4, #0]
 8008bb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bb6:	bd70      	pop	{r4, r5, r6, pc}
 8008bb8:	08009bed 	.word	0x08009bed
 8008bbc:	08009c70 	.word	0x08009c70

08008bc0 <__multadd>:
 8008bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc4:	4607      	mov	r7, r0
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	461e      	mov	r6, r3
 8008bca:	2000      	movs	r0, #0
 8008bcc:	690d      	ldr	r5, [r1, #16]
 8008bce:	f101 0c14 	add.w	ip, r1, #20
 8008bd2:	f8dc 3000 	ldr.w	r3, [ip]
 8008bd6:	3001      	adds	r0, #1
 8008bd8:	b299      	uxth	r1, r3
 8008bda:	fb02 6101 	mla	r1, r2, r1, r6
 8008bde:	0c1e      	lsrs	r6, r3, #16
 8008be0:	0c0b      	lsrs	r3, r1, #16
 8008be2:	fb02 3306 	mla	r3, r2, r6, r3
 8008be6:	b289      	uxth	r1, r1
 8008be8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bec:	4285      	cmp	r5, r0
 8008bee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008bf2:	f84c 1b04 	str.w	r1, [ip], #4
 8008bf6:	dcec      	bgt.n	8008bd2 <__multadd+0x12>
 8008bf8:	b30e      	cbz	r6, 8008c3e <__multadd+0x7e>
 8008bfa:	68a3      	ldr	r3, [r4, #8]
 8008bfc:	42ab      	cmp	r3, r5
 8008bfe:	dc19      	bgt.n	8008c34 <__multadd+0x74>
 8008c00:	6861      	ldr	r1, [r4, #4]
 8008c02:	4638      	mov	r0, r7
 8008c04:	3101      	adds	r1, #1
 8008c06:	f7ff ff79 	bl	8008afc <_Balloc>
 8008c0a:	4680      	mov	r8, r0
 8008c0c:	b928      	cbnz	r0, 8008c1a <__multadd+0x5a>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	21b5      	movs	r1, #181	; 0xb5
 8008c12:	4b0c      	ldr	r3, [pc, #48]	; (8008c44 <__multadd+0x84>)
 8008c14:	480c      	ldr	r0, [pc, #48]	; (8008c48 <__multadd+0x88>)
 8008c16:	f000 fcbd 	bl	8009594 <__assert_func>
 8008c1a:	6922      	ldr	r2, [r4, #16]
 8008c1c:	f104 010c 	add.w	r1, r4, #12
 8008c20:	3202      	adds	r2, #2
 8008c22:	0092      	lsls	r2, r2, #2
 8008c24:	300c      	adds	r0, #12
 8008c26:	f7fe f83e 	bl	8006ca6 <memcpy>
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	4638      	mov	r0, r7
 8008c2e:	f7ff ffa5 	bl	8008b7c <_Bfree>
 8008c32:	4644      	mov	r4, r8
 8008c34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c38:	3501      	adds	r5, #1
 8008c3a:	615e      	str	r6, [r3, #20]
 8008c3c:	6125      	str	r5, [r4, #16]
 8008c3e:	4620      	mov	r0, r4
 8008c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c44:	08009c5f 	.word	0x08009c5f
 8008c48:	08009c70 	.word	0x08009c70

08008c4c <__hi0bits>:
 8008c4c:	0c02      	lsrs	r2, r0, #16
 8008c4e:	0412      	lsls	r2, r2, #16
 8008c50:	4603      	mov	r3, r0
 8008c52:	b9ca      	cbnz	r2, 8008c88 <__hi0bits+0x3c>
 8008c54:	0403      	lsls	r3, r0, #16
 8008c56:	2010      	movs	r0, #16
 8008c58:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008c5c:	bf04      	itt	eq
 8008c5e:	021b      	lsleq	r3, r3, #8
 8008c60:	3008      	addeq	r0, #8
 8008c62:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008c66:	bf04      	itt	eq
 8008c68:	011b      	lsleq	r3, r3, #4
 8008c6a:	3004      	addeq	r0, #4
 8008c6c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008c70:	bf04      	itt	eq
 8008c72:	009b      	lsleq	r3, r3, #2
 8008c74:	3002      	addeq	r0, #2
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	db05      	blt.n	8008c86 <__hi0bits+0x3a>
 8008c7a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008c7e:	f100 0001 	add.w	r0, r0, #1
 8008c82:	bf08      	it	eq
 8008c84:	2020      	moveq	r0, #32
 8008c86:	4770      	bx	lr
 8008c88:	2000      	movs	r0, #0
 8008c8a:	e7e5      	b.n	8008c58 <__hi0bits+0xc>

08008c8c <__lo0bits>:
 8008c8c:	6803      	ldr	r3, [r0, #0]
 8008c8e:	4602      	mov	r2, r0
 8008c90:	f013 0007 	ands.w	r0, r3, #7
 8008c94:	d00b      	beq.n	8008cae <__lo0bits+0x22>
 8008c96:	07d9      	lsls	r1, r3, #31
 8008c98:	d421      	bmi.n	8008cde <__lo0bits+0x52>
 8008c9a:	0798      	lsls	r0, r3, #30
 8008c9c:	bf49      	itett	mi
 8008c9e:	085b      	lsrmi	r3, r3, #1
 8008ca0:	089b      	lsrpl	r3, r3, #2
 8008ca2:	2001      	movmi	r0, #1
 8008ca4:	6013      	strmi	r3, [r2, #0]
 8008ca6:	bf5c      	itt	pl
 8008ca8:	2002      	movpl	r0, #2
 8008caa:	6013      	strpl	r3, [r2, #0]
 8008cac:	4770      	bx	lr
 8008cae:	b299      	uxth	r1, r3
 8008cb0:	b909      	cbnz	r1, 8008cb6 <__lo0bits+0x2a>
 8008cb2:	2010      	movs	r0, #16
 8008cb4:	0c1b      	lsrs	r3, r3, #16
 8008cb6:	b2d9      	uxtb	r1, r3
 8008cb8:	b909      	cbnz	r1, 8008cbe <__lo0bits+0x32>
 8008cba:	3008      	adds	r0, #8
 8008cbc:	0a1b      	lsrs	r3, r3, #8
 8008cbe:	0719      	lsls	r1, r3, #28
 8008cc0:	bf04      	itt	eq
 8008cc2:	091b      	lsreq	r3, r3, #4
 8008cc4:	3004      	addeq	r0, #4
 8008cc6:	0799      	lsls	r1, r3, #30
 8008cc8:	bf04      	itt	eq
 8008cca:	089b      	lsreq	r3, r3, #2
 8008ccc:	3002      	addeq	r0, #2
 8008cce:	07d9      	lsls	r1, r3, #31
 8008cd0:	d403      	bmi.n	8008cda <__lo0bits+0x4e>
 8008cd2:	085b      	lsrs	r3, r3, #1
 8008cd4:	f100 0001 	add.w	r0, r0, #1
 8008cd8:	d003      	beq.n	8008ce2 <__lo0bits+0x56>
 8008cda:	6013      	str	r3, [r2, #0]
 8008cdc:	4770      	bx	lr
 8008cde:	2000      	movs	r0, #0
 8008ce0:	4770      	bx	lr
 8008ce2:	2020      	movs	r0, #32
 8008ce4:	4770      	bx	lr
	...

08008ce8 <__i2b>:
 8008ce8:	b510      	push	{r4, lr}
 8008cea:	460c      	mov	r4, r1
 8008cec:	2101      	movs	r1, #1
 8008cee:	f7ff ff05 	bl	8008afc <_Balloc>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	b928      	cbnz	r0, 8008d02 <__i2b+0x1a>
 8008cf6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008cfa:	4b04      	ldr	r3, [pc, #16]	; (8008d0c <__i2b+0x24>)
 8008cfc:	4804      	ldr	r0, [pc, #16]	; (8008d10 <__i2b+0x28>)
 8008cfe:	f000 fc49 	bl	8009594 <__assert_func>
 8008d02:	2301      	movs	r3, #1
 8008d04:	6144      	str	r4, [r0, #20]
 8008d06:	6103      	str	r3, [r0, #16]
 8008d08:	bd10      	pop	{r4, pc}
 8008d0a:	bf00      	nop
 8008d0c:	08009c5f 	.word	0x08009c5f
 8008d10:	08009c70 	.word	0x08009c70

08008d14 <__multiply>:
 8008d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d18:	4691      	mov	r9, r2
 8008d1a:	690a      	ldr	r2, [r1, #16]
 8008d1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008d20:	460c      	mov	r4, r1
 8008d22:	429a      	cmp	r2, r3
 8008d24:	bfbe      	ittt	lt
 8008d26:	460b      	movlt	r3, r1
 8008d28:	464c      	movlt	r4, r9
 8008d2a:	4699      	movlt	r9, r3
 8008d2c:	6927      	ldr	r7, [r4, #16]
 8008d2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d32:	68a3      	ldr	r3, [r4, #8]
 8008d34:	6861      	ldr	r1, [r4, #4]
 8008d36:	eb07 060a 	add.w	r6, r7, sl
 8008d3a:	42b3      	cmp	r3, r6
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	bfb8      	it	lt
 8008d40:	3101      	addlt	r1, #1
 8008d42:	f7ff fedb 	bl	8008afc <_Balloc>
 8008d46:	b930      	cbnz	r0, 8008d56 <__multiply+0x42>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	f240 115d 	movw	r1, #349	; 0x15d
 8008d4e:	4b43      	ldr	r3, [pc, #268]	; (8008e5c <__multiply+0x148>)
 8008d50:	4843      	ldr	r0, [pc, #268]	; (8008e60 <__multiply+0x14c>)
 8008d52:	f000 fc1f 	bl	8009594 <__assert_func>
 8008d56:	f100 0514 	add.w	r5, r0, #20
 8008d5a:	462b      	mov	r3, r5
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d62:	4543      	cmp	r3, r8
 8008d64:	d321      	bcc.n	8008daa <__multiply+0x96>
 8008d66:	f104 0314 	add.w	r3, r4, #20
 8008d6a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d6e:	f109 0314 	add.w	r3, r9, #20
 8008d72:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d76:	9202      	str	r2, [sp, #8]
 8008d78:	1b3a      	subs	r2, r7, r4
 8008d7a:	3a15      	subs	r2, #21
 8008d7c:	f022 0203 	bic.w	r2, r2, #3
 8008d80:	3204      	adds	r2, #4
 8008d82:	f104 0115 	add.w	r1, r4, #21
 8008d86:	428f      	cmp	r7, r1
 8008d88:	bf38      	it	cc
 8008d8a:	2204      	movcc	r2, #4
 8008d8c:	9201      	str	r2, [sp, #4]
 8008d8e:	9a02      	ldr	r2, [sp, #8]
 8008d90:	9303      	str	r3, [sp, #12]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d80c      	bhi.n	8008db0 <__multiply+0x9c>
 8008d96:	2e00      	cmp	r6, #0
 8008d98:	dd03      	ble.n	8008da2 <__multiply+0x8e>
 8008d9a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d059      	beq.n	8008e56 <__multiply+0x142>
 8008da2:	6106      	str	r6, [r0, #16]
 8008da4:	b005      	add	sp, #20
 8008da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008daa:	f843 2b04 	str.w	r2, [r3], #4
 8008dae:	e7d8      	b.n	8008d62 <__multiply+0x4e>
 8008db0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008db4:	f1ba 0f00 	cmp.w	sl, #0
 8008db8:	d023      	beq.n	8008e02 <__multiply+0xee>
 8008dba:	46a9      	mov	r9, r5
 8008dbc:	f04f 0c00 	mov.w	ip, #0
 8008dc0:	f104 0e14 	add.w	lr, r4, #20
 8008dc4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008dc8:	f8d9 1000 	ldr.w	r1, [r9]
 8008dcc:	fa1f fb82 	uxth.w	fp, r2
 8008dd0:	b289      	uxth	r1, r1
 8008dd2:	fb0a 110b 	mla	r1, sl, fp, r1
 8008dd6:	4461      	add	r1, ip
 8008dd8:	f8d9 c000 	ldr.w	ip, [r9]
 8008ddc:	0c12      	lsrs	r2, r2, #16
 8008dde:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008de2:	fb0a c202 	mla	r2, sl, r2, ip
 8008de6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008dea:	b289      	uxth	r1, r1
 8008dec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008df0:	4577      	cmp	r7, lr
 8008df2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008df6:	f849 1b04 	str.w	r1, [r9], #4
 8008dfa:	d8e3      	bhi.n	8008dc4 <__multiply+0xb0>
 8008dfc:	9a01      	ldr	r2, [sp, #4]
 8008dfe:	f845 c002 	str.w	ip, [r5, r2]
 8008e02:	9a03      	ldr	r2, [sp, #12]
 8008e04:	3304      	adds	r3, #4
 8008e06:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e0a:	f1b9 0f00 	cmp.w	r9, #0
 8008e0e:	d020      	beq.n	8008e52 <__multiply+0x13e>
 8008e10:	46ae      	mov	lr, r5
 8008e12:	f04f 0a00 	mov.w	sl, #0
 8008e16:	6829      	ldr	r1, [r5, #0]
 8008e18:	f104 0c14 	add.w	ip, r4, #20
 8008e1c:	f8bc b000 	ldrh.w	fp, [ip]
 8008e20:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008e24:	b289      	uxth	r1, r1
 8008e26:	fb09 220b 	mla	r2, r9, fp, r2
 8008e2a:	4492      	add	sl, r2
 8008e2c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008e30:	f84e 1b04 	str.w	r1, [lr], #4
 8008e34:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e38:	f8be 1000 	ldrh.w	r1, [lr]
 8008e3c:	0c12      	lsrs	r2, r2, #16
 8008e3e:	fb09 1102 	mla	r1, r9, r2, r1
 8008e42:	4567      	cmp	r7, ip
 8008e44:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008e48:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e4c:	d8e6      	bhi.n	8008e1c <__multiply+0x108>
 8008e4e:	9a01      	ldr	r2, [sp, #4]
 8008e50:	50a9      	str	r1, [r5, r2]
 8008e52:	3504      	adds	r5, #4
 8008e54:	e79b      	b.n	8008d8e <__multiply+0x7a>
 8008e56:	3e01      	subs	r6, #1
 8008e58:	e79d      	b.n	8008d96 <__multiply+0x82>
 8008e5a:	bf00      	nop
 8008e5c:	08009c5f 	.word	0x08009c5f
 8008e60:	08009c70 	.word	0x08009c70

08008e64 <__pow5mult>:
 8008e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e68:	4615      	mov	r5, r2
 8008e6a:	f012 0203 	ands.w	r2, r2, #3
 8008e6e:	4606      	mov	r6, r0
 8008e70:	460f      	mov	r7, r1
 8008e72:	d007      	beq.n	8008e84 <__pow5mult+0x20>
 8008e74:	4c25      	ldr	r4, [pc, #148]	; (8008f0c <__pow5mult+0xa8>)
 8008e76:	3a01      	subs	r2, #1
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e7e:	f7ff fe9f 	bl	8008bc0 <__multadd>
 8008e82:	4607      	mov	r7, r0
 8008e84:	10ad      	asrs	r5, r5, #2
 8008e86:	d03d      	beq.n	8008f04 <__pow5mult+0xa0>
 8008e88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e8a:	b97c      	cbnz	r4, 8008eac <__pow5mult+0x48>
 8008e8c:	2010      	movs	r0, #16
 8008e8e:	f7ff fe13 	bl	8008ab8 <malloc>
 8008e92:	4602      	mov	r2, r0
 8008e94:	6270      	str	r0, [r6, #36]	; 0x24
 8008e96:	b928      	cbnz	r0, 8008ea4 <__pow5mult+0x40>
 8008e98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e9c:	4b1c      	ldr	r3, [pc, #112]	; (8008f10 <__pow5mult+0xac>)
 8008e9e:	481d      	ldr	r0, [pc, #116]	; (8008f14 <__pow5mult+0xb0>)
 8008ea0:	f000 fb78 	bl	8009594 <__assert_func>
 8008ea4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ea8:	6004      	str	r4, [r0, #0]
 8008eaa:	60c4      	str	r4, [r0, #12]
 8008eac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008eb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008eb4:	b94c      	cbnz	r4, 8008eca <__pow5mult+0x66>
 8008eb6:	f240 2171 	movw	r1, #625	; 0x271
 8008eba:	4630      	mov	r0, r6
 8008ebc:	f7ff ff14 	bl	8008ce8 <__i2b>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ec8:	6003      	str	r3, [r0, #0]
 8008eca:	f04f 0900 	mov.w	r9, #0
 8008ece:	07eb      	lsls	r3, r5, #31
 8008ed0:	d50a      	bpl.n	8008ee8 <__pow5mult+0x84>
 8008ed2:	4639      	mov	r1, r7
 8008ed4:	4622      	mov	r2, r4
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	f7ff ff1c 	bl	8008d14 <__multiply>
 8008edc:	4680      	mov	r8, r0
 8008ede:	4639      	mov	r1, r7
 8008ee0:	4630      	mov	r0, r6
 8008ee2:	f7ff fe4b 	bl	8008b7c <_Bfree>
 8008ee6:	4647      	mov	r7, r8
 8008ee8:	106d      	asrs	r5, r5, #1
 8008eea:	d00b      	beq.n	8008f04 <__pow5mult+0xa0>
 8008eec:	6820      	ldr	r0, [r4, #0]
 8008eee:	b938      	cbnz	r0, 8008f00 <__pow5mult+0x9c>
 8008ef0:	4622      	mov	r2, r4
 8008ef2:	4621      	mov	r1, r4
 8008ef4:	4630      	mov	r0, r6
 8008ef6:	f7ff ff0d 	bl	8008d14 <__multiply>
 8008efa:	6020      	str	r0, [r4, #0]
 8008efc:	f8c0 9000 	str.w	r9, [r0]
 8008f00:	4604      	mov	r4, r0
 8008f02:	e7e4      	b.n	8008ece <__pow5mult+0x6a>
 8008f04:	4638      	mov	r0, r7
 8008f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f0a:	bf00      	nop
 8008f0c:	08009dc0 	.word	0x08009dc0
 8008f10:	08009bed 	.word	0x08009bed
 8008f14:	08009c70 	.word	0x08009c70

08008f18 <__lshift>:
 8008f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	4607      	mov	r7, r0
 8008f20:	4691      	mov	r9, r2
 8008f22:	6923      	ldr	r3, [r4, #16]
 8008f24:	6849      	ldr	r1, [r1, #4]
 8008f26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f2a:	68a3      	ldr	r3, [r4, #8]
 8008f2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f30:	f108 0601 	add.w	r6, r8, #1
 8008f34:	42b3      	cmp	r3, r6
 8008f36:	db0b      	blt.n	8008f50 <__lshift+0x38>
 8008f38:	4638      	mov	r0, r7
 8008f3a:	f7ff fddf 	bl	8008afc <_Balloc>
 8008f3e:	4605      	mov	r5, r0
 8008f40:	b948      	cbnz	r0, 8008f56 <__lshift+0x3e>
 8008f42:	4602      	mov	r2, r0
 8008f44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008f48:	4b29      	ldr	r3, [pc, #164]	; (8008ff0 <__lshift+0xd8>)
 8008f4a:	482a      	ldr	r0, [pc, #168]	; (8008ff4 <__lshift+0xdc>)
 8008f4c:	f000 fb22 	bl	8009594 <__assert_func>
 8008f50:	3101      	adds	r1, #1
 8008f52:	005b      	lsls	r3, r3, #1
 8008f54:	e7ee      	b.n	8008f34 <__lshift+0x1c>
 8008f56:	2300      	movs	r3, #0
 8008f58:	f100 0114 	add.w	r1, r0, #20
 8008f5c:	f100 0210 	add.w	r2, r0, #16
 8008f60:	4618      	mov	r0, r3
 8008f62:	4553      	cmp	r3, sl
 8008f64:	db37      	blt.n	8008fd6 <__lshift+0xbe>
 8008f66:	6920      	ldr	r0, [r4, #16]
 8008f68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f6c:	f104 0314 	add.w	r3, r4, #20
 8008f70:	f019 091f 	ands.w	r9, r9, #31
 8008f74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f7c:	d02f      	beq.n	8008fde <__lshift+0xc6>
 8008f7e:	468a      	mov	sl, r1
 8008f80:	f04f 0c00 	mov.w	ip, #0
 8008f84:	f1c9 0e20 	rsb	lr, r9, #32
 8008f88:	681a      	ldr	r2, [r3, #0]
 8008f8a:	fa02 f209 	lsl.w	r2, r2, r9
 8008f8e:	ea42 020c 	orr.w	r2, r2, ip
 8008f92:	f84a 2b04 	str.w	r2, [sl], #4
 8008f96:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9a:	4298      	cmp	r0, r3
 8008f9c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008fa0:	d8f2      	bhi.n	8008f88 <__lshift+0x70>
 8008fa2:	1b03      	subs	r3, r0, r4
 8008fa4:	3b15      	subs	r3, #21
 8008fa6:	f023 0303 	bic.w	r3, r3, #3
 8008faa:	3304      	adds	r3, #4
 8008fac:	f104 0215 	add.w	r2, r4, #21
 8008fb0:	4290      	cmp	r0, r2
 8008fb2:	bf38      	it	cc
 8008fb4:	2304      	movcc	r3, #4
 8008fb6:	f841 c003 	str.w	ip, [r1, r3]
 8008fba:	f1bc 0f00 	cmp.w	ip, #0
 8008fbe:	d001      	beq.n	8008fc4 <__lshift+0xac>
 8008fc0:	f108 0602 	add.w	r6, r8, #2
 8008fc4:	3e01      	subs	r6, #1
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	4621      	mov	r1, r4
 8008fca:	612e      	str	r6, [r5, #16]
 8008fcc:	f7ff fdd6 	bl	8008b7c <_Bfree>
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008fda:	3301      	adds	r3, #1
 8008fdc:	e7c1      	b.n	8008f62 <__lshift+0x4a>
 8008fde:	3904      	subs	r1, #4
 8008fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fe4:	4298      	cmp	r0, r3
 8008fe6:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fea:	d8f9      	bhi.n	8008fe0 <__lshift+0xc8>
 8008fec:	e7ea      	b.n	8008fc4 <__lshift+0xac>
 8008fee:	bf00      	nop
 8008ff0:	08009c5f 	.word	0x08009c5f
 8008ff4:	08009c70 	.word	0x08009c70

08008ff8 <__mcmp>:
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	690a      	ldr	r2, [r1, #16]
 8008ffc:	6900      	ldr	r0, [r0, #16]
 8008ffe:	b530      	push	{r4, r5, lr}
 8009000:	1a80      	subs	r0, r0, r2
 8009002:	d10d      	bne.n	8009020 <__mcmp+0x28>
 8009004:	3314      	adds	r3, #20
 8009006:	3114      	adds	r1, #20
 8009008:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800900c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009010:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009014:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009018:	4295      	cmp	r5, r2
 800901a:	d002      	beq.n	8009022 <__mcmp+0x2a>
 800901c:	d304      	bcc.n	8009028 <__mcmp+0x30>
 800901e:	2001      	movs	r0, #1
 8009020:	bd30      	pop	{r4, r5, pc}
 8009022:	42a3      	cmp	r3, r4
 8009024:	d3f4      	bcc.n	8009010 <__mcmp+0x18>
 8009026:	e7fb      	b.n	8009020 <__mcmp+0x28>
 8009028:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800902c:	e7f8      	b.n	8009020 <__mcmp+0x28>
	...

08009030 <__mdiff>:
 8009030:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	460d      	mov	r5, r1
 8009036:	4607      	mov	r7, r0
 8009038:	4611      	mov	r1, r2
 800903a:	4628      	mov	r0, r5
 800903c:	4614      	mov	r4, r2
 800903e:	f7ff ffdb 	bl	8008ff8 <__mcmp>
 8009042:	1e06      	subs	r6, r0, #0
 8009044:	d111      	bne.n	800906a <__mdiff+0x3a>
 8009046:	4631      	mov	r1, r6
 8009048:	4638      	mov	r0, r7
 800904a:	f7ff fd57 	bl	8008afc <_Balloc>
 800904e:	4602      	mov	r2, r0
 8009050:	b928      	cbnz	r0, 800905e <__mdiff+0x2e>
 8009052:	f240 2132 	movw	r1, #562	; 0x232
 8009056:	4b3a      	ldr	r3, [pc, #232]	; (8009140 <__mdiff+0x110>)
 8009058:	483a      	ldr	r0, [pc, #232]	; (8009144 <__mdiff+0x114>)
 800905a:	f000 fa9b 	bl	8009594 <__assert_func>
 800905e:	2301      	movs	r3, #1
 8009060:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009064:	4610      	mov	r0, r2
 8009066:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800906a:	bfa4      	itt	ge
 800906c:	4623      	movge	r3, r4
 800906e:	462c      	movge	r4, r5
 8009070:	4638      	mov	r0, r7
 8009072:	6861      	ldr	r1, [r4, #4]
 8009074:	bfa6      	itte	ge
 8009076:	461d      	movge	r5, r3
 8009078:	2600      	movge	r6, #0
 800907a:	2601      	movlt	r6, #1
 800907c:	f7ff fd3e 	bl	8008afc <_Balloc>
 8009080:	4602      	mov	r2, r0
 8009082:	b918      	cbnz	r0, 800908c <__mdiff+0x5c>
 8009084:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009088:	4b2d      	ldr	r3, [pc, #180]	; (8009140 <__mdiff+0x110>)
 800908a:	e7e5      	b.n	8009058 <__mdiff+0x28>
 800908c:	f102 0814 	add.w	r8, r2, #20
 8009090:	46c2      	mov	sl, r8
 8009092:	f04f 0c00 	mov.w	ip, #0
 8009096:	6927      	ldr	r7, [r4, #16]
 8009098:	60c6      	str	r6, [r0, #12]
 800909a:	692e      	ldr	r6, [r5, #16]
 800909c:	f104 0014 	add.w	r0, r4, #20
 80090a0:	f105 0914 	add.w	r9, r5, #20
 80090a4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80090a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80090ac:	3410      	adds	r4, #16
 80090ae:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80090b2:	f859 3b04 	ldr.w	r3, [r9], #4
 80090b6:	fa1f f18b 	uxth.w	r1, fp
 80090ba:	448c      	add	ip, r1
 80090bc:	b299      	uxth	r1, r3
 80090be:	0c1b      	lsrs	r3, r3, #16
 80090c0:	ebac 0101 	sub.w	r1, ip, r1
 80090c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80090c8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80090cc:	b289      	uxth	r1, r1
 80090ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80090d2:	454e      	cmp	r6, r9
 80090d4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80090d8:	f84a 3b04 	str.w	r3, [sl], #4
 80090dc:	d8e7      	bhi.n	80090ae <__mdiff+0x7e>
 80090de:	1b73      	subs	r3, r6, r5
 80090e0:	3b15      	subs	r3, #21
 80090e2:	f023 0303 	bic.w	r3, r3, #3
 80090e6:	3515      	adds	r5, #21
 80090e8:	3304      	adds	r3, #4
 80090ea:	42ae      	cmp	r6, r5
 80090ec:	bf38      	it	cc
 80090ee:	2304      	movcc	r3, #4
 80090f0:	4418      	add	r0, r3
 80090f2:	4443      	add	r3, r8
 80090f4:	461e      	mov	r6, r3
 80090f6:	4605      	mov	r5, r0
 80090f8:	4575      	cmp	r5, lr
 80090fa:	d30e      	bcc.n	800911a <__mdiff+0xea>
 80090fc:	f10e 0103 	add.w	r1, lr, #3
 8009100:	1a09      	subs	r1, r1, r0
 8009102:	f021 0103 	bic.w	r1, r1, #3
 8009106:	3803      	subs	r0, #3
 8009108:	4586      	cmp	lr, r0
 800910a:	bf38      	it	cc
 800910c:	2100      	movcc	r1, #0
 800910e:	4419      	add	r1, r3
 8009110:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009114:	b18b      	cbz	r3, 800913a <__mdiff+0x10a>
 8009116:	6117      	str	r7, [r2, #16]
 8009118:	e7a4      	b.n	8009064 <__mdiff+0x34>
 800911a:	f855 8b04 	ldr.w	r8, [r5], #4
 800911e:	fa1f f188 	uxth.w	r1, r8
 8009122:	4461      	add	r1, ip
 8009124:	140c      	asrs	r4, r1, #16
 8009126:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800912a:	b289      	uxth	r1, r1
 800912c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009130:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009134:	f846 1b04 	str.w	r1, [r6], #4
 8009138:	e7de      	b.n	80090f8 <__mdiff+0xc8>
 800913a:	3f01      	subs	r7, #1
 800913c:	e7e8      	b.n	8009110 <__mdiff+0xe0>
 800913e:	bf00      	nop
 8009140:	08009c5f 	.word	0x08009c5f
 8009144:	08009c70 	.word	0x08009c70

08009148 <__d2b>:
 8009148:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800914c:	2101      	movs	r1, #1
 800914e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009152:	4690      	mov	r8, r2
 8009154:	461d      	mov	r5, r3
 8009156:	f7ff fcd1 	bl	8008afc <_Balloc>
 800915a:	4604      	mov	r4, r0
 800915c:	b930      	cbnz	r0, 800916c <__d2b+0x24>
 800915e:	4602      	mov	r2, r0
 8009160:	f240 310a 	movw	r1, #778	; 0x30a
 8009164:	4b24      	ldr	r3, [pc, #144]	; (80091f8 <__d2b+0xb0>)
 8009166:	4825      	ldr	r0, [pc, #148]	; (80091fc <__d2b+0xb4>)
 8009168:	f000 fa14 	bl	8009594 <__assert_func>
 800916c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009170:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009174:	bb2d      	cbnz	r5, 80091c2 <__d2b+0x7a>
 8009176:	9301      	str	r3, [sp, #4]
 8009178:	f1b8 0300 	subs.w	r3, r8, #0
 800917c:	d026      	beq.n	80091cc <__d2b+0x84>
 800917e:	4668      	mov	r0, sp
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	f7ff fd83 	bl	8008c8c <__lo0bits>
 8009186:	9900      	ldr	r1, [sp, #0]
 8009188:	b1f0      	cbz	r0, 80091c8 <__d2b+0x80>
 800918a:	9a01      	ldr	r2, [sp, #4]
 800918c:	f1c0 0320 	rsb	r3, r0, #32
 8009190:	fa02 f303 	lsl.w	r3, r2, r3
 8009194:	430b      	orrs	r3, r1
 8009196:	40c2      	lsrs	r2, r0
 8009198:	6163      	str	r3, [r4, #20]
 800919a:	9201      	str	r2, [sp, #4]
 800919c:	9b01      	ldr	r3, [sp, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	bf14      	ite	ne
 80091a2:	2102      	movne	r1, #2
 80091a4:	2101      	moveq	r1, #1
 80091a6:	61a3      	str	r3, [r4, #24]
 80091a8:	6121      	str	r1, [r4, #16]
 80091aa:	b1c5      	cbz	r5, 80091de <__d2b+0x96>
 80091ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80091b0:	4405      	add	r5, r0
 80091b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80091b6:	603d      	str	r5, [r7, #0]
 80091b8:	6030      	str	r0, [r6, #0]
 80091ba:	4620      	mov	r0, r4
 80091bc:	b002      	add	sp, #8
 80091be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091c6:	e7d6      	b.n	8009176 <__d2b+0x2e>
 80091c8:	6161      	str	r1, [r4, #20]
 80091ca:	e7e7      	b.n	800919c <__d2b+0x54>
 80091cc:	a801      	add	r0, sp, #4
 80091ce:	f7ff fd5d 	bl	8008c8c <__lo0bits>
 80091d2:	2101      	movs	r1, #1
 80091d4:	9b01      	ldr	r3, [sp, #4]
 80091d6:	6121      	str	r1, [r4, #16]
 80091d8:	6163      	str	r3, [r4, #20]
 80091da:	3020      	adds	r0, #32
 80091dc:	e7e5      	b.n	80091aa <__d2b+0x62>
 80091de:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80091e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091e6:	6038      	str	r0, [r7, #0]
 80091e8:	6918      	ldr	r0, [r3, #16]
 80091ea:	f7ff fd2f 	bl	8008c4c <__hi0bits>
 80091ee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80091f2:	6031      	str	r1, [r6, #0]
 80091f4:	e7e1      	b.n	80091ba <__d2b+0x72>
 80091f6:	bf00      	nop
 80091f8:	08009c5f 	.word	0x08009c5f
 80091fc:	08009c70 	.word	0x08009c70

08009200 <_calloc_r>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	fba1 5402 	umull	r5, r4, r1, r2
 8009206:	b934      	cbnz	r4, 8009216 <_calloc_r+0x16>
 8009208:	4629      	mov	r1, r5
 800920a:	f7fd fd83 	bl	8006d14 <_malloc_r>
 800920e:	4606      	mov	r6, r0
 8009210:	b928      	cbnz	r0, 800921e <_calloc_r+0x1e>
 8009212:	4630      	mov	r0, r6
 8009214:	bd70      	pop	{r4, r5, r6, pc}
 8009216:	220c      	movs	r2, #12
 8009218:	2600      	movs	r6, #0
 800921a:	6002      	str	r2, [r0, #0]
 800921c:	e7f9      	b.n	8009212 <_calloc_r+0x12>
 800921e:	462a      	mov	r2, r5
 8009220:	4621      	mov	r1, r4
 8009222:	f7fd fd4e 	bl	8006cc2 <memset>
 8009226:	e7f4      	b.n	8009212 <_calloc_r+0x12>

08009228 <_free_r>:
 8009228:	b538      	push	{r3, r4, r5, lr}
 800922a:	4605      	mov	r5, r0
 800922c:	2900      	cmp	r1, #0
 800922e:	d040      	beq.n	80092b2 <_free_r+0x8a>
 8009230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009234:	1f0c      	subs	r4, r1, #4
 8009236:	2b00      	cmp	r3, #0
 8009238:	bfb8      	it	lt
 800923a:	18e4      	addlt	r4, r4, r3
 800923c:	f7ff fc52 	bl	8008ae4 <__malloc_lock>
 8009240:	4a1c      	ldr	r2, [pc, #112]	; (80092b4 <_free_r+0x8c>)
 8009242:	6813      	ldr	r3, [r2, #0]
 8009244:	b933      	cbnz	r3, 8009254 <_free_r+0x2c>
 8009246:	6063      	str	r3, [r4, #4]
 8009248:	6014      	str	r4, [r2, #0]
 800924a:	4628      	mov	r0, r5
 800924c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009250:	f7ff bc4e 	b.w	8008af0 <__malloc_unlock>
 8009254:	42a3      	cmp	r3, r4
 8009256:	d908      	bls.n	800926a <_free_r+0x42>
 8009258:	6820      	ldr	r0, [r4, #0]
 800925a:	1821      	adds	r1, r4, r0
 800925c:	428b      	cmp	r3, r1
 800925e:	bf01      	itttt	eq
 8009260:	6819      	ldreq	r1, [r3, #0]
 8009262:	685b      	ldreq	r3, [r3, #4]
 8009264:	1809      	addeq	r1, r1, r0
 8009266:	6021      	streq	r1, [r4, #0]
 8009268:	e7ed      	b.n	8009246 <_free_r+0x1e>
 800926a:	461a      	mov	r2, r3
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	b10b      	cbz	r3, 8009274 <_free_r+0x4c>
 8009270:	42a3      	cmp	r3, r4
 8009272:	d9fa      	bls.n	800926a <_free_r+0x42>
 8009274:	6811      	ldr	r1, [r2, #0]
 8009276:	1850      	adds	r0, r2, r1
 8009278:	42a0      	cmp	r0, r4
 800927a:	d10b      	bne.n	8009294 <_free_r+0x6c>
 800927c:	6820      	ldr	r0, [r4, #0]
 800927e:	4401      	add	r1, r0
 8009280:	1850      	adds	r0, r2, r1
 8009282:	4283      	cmp	r3, r0
 8009284:	6011      	str	r1, [r2, #0]
 8009286:	d1e0      	bne.n	800924a <_free_r+0x22>
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	4401      	add	r1, r0
 800928e:	6011      	str	r1, [r2, #0]
 8009290:	6053      	str	r3, [r2, #4]
 8009292:	e7da      	b.n	800924a <_free_r+0x22>
 8009294:	d902      	bls.n	800929c <_free_r+0x74>
 8009296:	230c      	movs	r3, #12
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	e7d6      	b.n	800924a <_free_r+0x22>
 800929c:	6820      	ldr	r0, [r4, #0]
 800929e:	1821      	adds	r1, r4, r0
 80092a0:	428b      	cmp	r3, r1
 80092a2:	bf01      	itttt	eq
 80092a4:	6819      	ldreq	r1, [r3, #0]
 80092a6:	685b      	ldreq	r3, [r3, #4]
 80092a8:	1809      	addeq	r1, r1, r0
 80092aa:	6021      	streq	r1, [r4, #0]
 80092ac:	6063      	str	r3, [r4, #4]
 80092ae:	6054      	str	r4, [r2, #4]
 80092b0:	e7cb      	b.n	800924a <_free_r+0x22>
 80092b2:	bd38      	pop	{r3, r4, r5, pc}
 80092b4:	2000232c 	.word	0x2000232c

080092b8 <__ssputs_r>:
 80092b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092bc:	688e      	ldr	r6, [r1, #8]
 80092be:	4682      	mov	sl, r0
 80092c0:	429e      	cmp	r6, r3
 80092c2:	460c      	mov	r4, r1
 80092c4:	4690      	mov	r8, r2
 80092c6:	461f      	mov	r7, r3
 80092c8:	d838      	bhi.n	800933c <__ssputs_r+0x84>
 80092ca:	898a      	ldrh	r2, [r1, #12]
 80092cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092d0:	d032      	beq.n	8009338 <__ssputs_r+0x80>
 80092d2:	6825      	ldr	r5, [r4, #0]
 80092d4:	6909      	ldr	r1, [r1, #16]
 80092d6:	3301      	adds	r3, #1
 80092d8:	eba5 0901 	sub.w	r9, r5, r1
 80092dc:	6965      	ldr	r5, [r4, #20]
 80092de:	444b      	add	r3, r9
 80092e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092e8:	106d      	asrs	r5, r5, #1
 80092ea:	429d      	cmp	r5, r3
 80092ec:	bf38      	it	cc
 80092ee:	461d      	movcc	r5, r3
 80092f0:	0553      	lsls	r3, r2, #21
 80092f2:	d531      	bpl.n	8009358 <__ssputs_r+0xa0>
 80092f4:	4629      	mov	r1, r5
 80092f6:	f7fd fd0d 	bl	8006d14 <_malloc_r>
 80092fa:	4606      	mov	r6, r0
 80092fc:	b950      	cbnz	r0, 8009314 <__ssputs_r+0x5c>
 80092fe:	230c      	movs	r3, #12
 8009300:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009304:	f8ca 3000 	str.w	r3, [sl]
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009314:	464a      	mov	r2, r9
 8009316:	6921      	ldr	r1, [r4, #16]
 8009318:	f7fd fcc5 	bl	8006ca6 <memcpy>
 800931c:	89a3      	ldrh	r3, [r4, #12]
 800931e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009326:	81a3      	strh	r3, [r4, #12]
 8009328:	6126      	str	r6, [r4, #16]
 800932a:	444e      	add	r6, r9
 800932c:	6026      	str	r6, [r4, #0]
 800932e:	463e      	mov	r6, r7
 8009330:	6165      	str	r5, [r4, #20]
 8009332:	eba5 0509 	sub.w	r5, r5, r9
 8009336:	60a5      	str	r5, [r4, #8]
 8009338:	42be      	cmp	r6, r7
 800933a:	d900      	bls.n	800933e <__ssputs_r+0x86>
 800933c:	463e      	mov	r6, r7
 800933e:	4632      	mov	r2, r6
 8009340:	4641      	mov	r1, r8
 8009342:	6820      	ldr	r0, [r4, #0]
 8009344:	f000 f98a 	bl	800965c <memmove>
 8009348:	68a3      	ldr	r3, [r4, #8]
 800934a:	2000      	movs	r0, #0
 800934c:	1b9b      	subs	r3, r3, r6
 800934e:	60a3      	str	r3, [r4, #8]
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	4433      	add	r3, r6
 8009354:	6023      	str	r3, [r4, #0]
 8009356:	e7db      	b.n	8009310 <__ssputs_r+0x58>
 8009358:	462a      	mov	r2, r5
 800935a:	f000 f999 	bl	8009690 <_realloc_r>
 800935e:	4606      	mov	r6, r0
 8009360:	2800      	cmp	r0, #0
 8009362:	d1e1      	bne.n	8009328 <__ssputs_r+0x70>
 8009364:	4650      	mov	r0, sl
 8009366:	6921      	ldr	r1, [r4, #16]
 8009368:	f7ff ff5e 	bl	8009228 <_free_r>
 800936c:	e7c7      	b.n	80092fe <__ssputs_r+0x46>
	...

08009370 <_svfiprintf_r>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	4698      	mov	r8, r3
 8009376:	898b      	ldrh	r3, [r1, #12]
 8009378:	4607      	mov	r7, r0
 800937a:	061b      	lsls	r3, r3, #24
 800937c:	460d      	mov	r5, r1
 800937e:	4614      	mov	r4, r2
 8009380:	b09d      	sub	sp, #116	; 0x74
 8009382:	d50e      	bpl.n	80093a2 <_svfiprintf_r+0x32>
 8009384:	690b      	ldr	r3, [r1, #16]
 8009386:	b963      	cbnz	r3, 80093a2 <_svfiprintf_r+0x32>
 8009388:	2140      	movs	r1, #64	; 0x40
 800938a:	f7fd fcc3 	bl	8006d14 <_malloc_r>
 800938e:	6028      	str	r0, [r5, #0]
 8009390:	6128      	str	r0, [r5, #16]
 8009392:	b920      	cbnz	r0, 800939e <_svfiprintf_r+0x2e>
 8009394:	230c      	movs	r3, #12
 8009396:	603b      	str	r3, [r7, #0]
 8009398:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800939c:	e0d1      	b.n	8009542 <_svfiprintf_r+0x1d2>
 800939e:	2340      	movs	r3, #64	; 0x40
 80093a0:	616b      	str	r3, [r5, #20]
 80093a2:	2300      	movs	r3, #0
 80093a4:	9309      	str	r3, [sp, #36]	; 0x24
 80093a6:	2320      	movs	r3, #32
 80093a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093ac:	2330      	movs	r3, #48	; 0x30
 80093ae:	f04f 0901 	mov.w	r9, #1
 80093b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80093b6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800955c <_svfiprintf_r+0x1ec>
 80093ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093be:	4623      	mov	r3, r4
 80093c0:	469a      	mov	sl, r3
 80093c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093c6:	b10a      	cbz	r2, 80093cc <_svfiprintf_r+0x5c>
 80093c8:	2a25      	cmp	r2, #37	; 0x25
 80093ca:	d1f9      	bne.n	80093c0 <_svfiprintf_r+0x50>
 80093cc:	ebba 0b04 	subs.w	fp, sl, r4
 80093d0:	d00b      	beq.n	80093ea <_svfiprintf_r+0x7a>
 80093d2:	465b      	mov	r3, fp
 80093d4:	4622      	mov	r2, r4
 80093d6:	4629      	mov	r1, r5
 80093d8:	4638      	mov	r0, r7
 80093da:	f7ff ff6d 	bl	80092b8 <__ssputs_r>
 80093de:	3001      	adds	r0, #1
 80093e0:	f000 80aa 	beq.w	8009538 <_svfiprintf_r+0x1c8>
 80093e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093e6:	445a      	add	r2, fp
 80093e8:	9209      	str	r2, [sp, #36]	; 0x24
 80093ea:	f89a 3000 	ldrb.w	r3, [sl]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	f000 80a2 	beq.w	8009538 <_svfiprintf_r+0x1c8>
 80093f4:	2300      	movs	r3, #0
 80093f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093fe:	f10a 0a01 	add.w	sl, sl, #1
 8009402:	9304      	str	r3, [sp, #16]
 8009404:	9307      	str	r3, [sp, #28]
 8009406:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800940a:	931a      	str	r3, [sp, #104]	; 0x68
 800940c:	4654      	mov	r4, sl
 800940e:	2205      	movs	r2, #5
 8009410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009414:	4851      	ldr	r0, [pc, #324]	; (800955c <_svfiprintf_r+0x1ec>)
 8009416:	f7ff fb57 	bl	8008ac8 <memchr>
 800941a:	9a04      	ldr	r2, [sp, #16]
 800941c:	b9d8      	cbnz	r0, 8009456 <_svfiprintf_r+0xe6>
 800941e:	06d0      	lsls	r0, r2, #27
 8009420:	bf44      	itt	mi
 8009422:	2320      	movmi	r3, #32
 8009424:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009428:	0711      	lsls	r1, r2, #28
 800942a:	bf44      	itt	mi
 800942c:	232b      	movmi	r3, #43	; 0x2b
 800942e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009432:	f89a 3000 	ldrb.w	r3, [sl]
 8009436:	2b2a      	cmp	r3, #42	; 0x2a
 8009438:	d015      	beq.n	8009466 <_svfiprintf_r+0xf6>
 800943a:	4654      	mov	r4, sl
 800943c:	2000      	movs	r0, #0
 800943e:	f04f 0c0a 	mov.w	ip, #10
 8009442:	9a07      	ldr	r2, [sp, #28]
 8009444:	4621      	mov	r1, r4
 8009446:	f811 3b01 	ldrb.w	r3, [r1], #1
 800944a:	3b30      	subs	r3, #48	; 0x30
 800944c:	2b09      	cmp	r3, #9
 800944e:	d94e      	bls.n	80094ee <_svfiprintf_r+0x17e>
 8009450:	b1b0      	cbz	r0, 8009480 <_svfiprintf_r+0x110>
 8009452:	9207      	str	r2, [sp, #28]
 8009454:	e014      	b.n	8009480 <_svfiprintf_r+0x110>
 8009456:	eba0 0308 	sub.w	r3, r0, r8
 800945a:	fa09 f303 	lsl.w	r3, r9, r3
 800945e:	4313      	orrs	r3, r2
 8009460:	46a2      	mov	sl, r4
 8009462:	9304      	str	r3, [sp, #16]
 8009464:	e7d2      	b.n	800940c <_svfiprintf_r+0x9c>
 8009466:	9b03      	ldr	r3, [sp, #12]
 8009468:	1d19      	adds	r1, r3, #4
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	9103      	str	r1, [sp, #12]
 800946e:	2b00      	cmp	r3, #0
 8009470:	bfbb      	ittet	lt
 8009472:	425b      	neglt	r3, r3
 8009474:	f042 0202 	orrlt.w	r2, r2, #2
 8009478:	9307      	strge	r3, [sp, #28]
 800947a:	9307      	strlt	r3, [sp, #28]
 800947c:	bfb8      	it	lt
 800947e:	9204      	strlt	r2, [sp, #16]
 8009480:	7823      	ldrb	r3, [r4, #0]
 8009482:	2b2e      	cmp	r3, #46	; 0x2e
 8009484:	d10c      	bne.n	80094a0 <_svfiprintf_r+0x130>
 8009486:	7863      	ldrb	r3, [r4, #1]
 8009488:	2b2a      	cmp	r3, #42	; 0x2a
 800948a:	d135      	bne.n	80094f8 <_svfiprintf_r+0x188>
 800948c:	9b03      	ldr	r3, [sp, #12]
 800948e:	3402      	adds	r4, #2
 8009490:	1d1a      	adds	r2, r3, #4
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	9203      	str	r2, [sp, #12]
 8009496:	2b00      	cmp	r3, #0
 8009498:	bfb8      	it	lt
 800949a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800949e:	9305      	str	r3, [sp, #20]
 80094a0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009560 <_svfiprintf_r+0x1f0>
 80094a4:	2203      	movs	r2, #3
 80094a6:	4650      	mov	r0, sl
 80094a8:	7821      	ldrb	r1, [r4, #0]
 80094aa:	f7ff fb0d 	bl	8008ac8 <memchr>
 80094ae:	b140      	cbz	r0, 80094c2 <_svfiprintf_r+0x152>
 80094b0:	2340      	movs	r3, #64	; 0x40
 80094b2:	eba0 000a 	sub.w	r0, r0, sl
 80094b6:	fa03 f000 	lsl.w	r0, r3, r0
 80094ba:	9b04      	ldr	r3, [sp, #16]
 80094bc:	3401      	adds	r4, #1
 80094be:	4303      	orrs	r3, r0
 80094c0:	9304      	str	r3, [sp, #16]
 80094c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c6:	2206      	movs	r2, #6
 80094c8:	4826      	ldr	r0, [pc, #152]	; (8009564 <_svfiprintf_r+0x1f4>)
 80094ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094ce:	f7ff fafb 	bl	8008ac8 <memchr>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d038      	beq.n	8009548 <_svfiprintf_r+0x1d8>
 80094d6:	4b24      	ldr	r3, [pc, #144]	; (8009568 <_svfiprintf_r+0x1f8>)
 80094d8:	bb1b      	cbnz	r3, 8009522 <_svfiprintf_r+0x1b2>
 80094da:	9b03      	ldr	r3, [sp, #12]
 80094dc:	3307      	adds	r3, #7
 80094de:	f023 0307 	bic.w	r3, r3, #7
 80094e2:	3308      	adds	r3, #8
 80094e4:	9303      	str	r3, [sp, #12]
 80094e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094e8:	4433      	add	r3, r6
 80094ea:	9309      	str	r3, [sp, #36]	; 0x24
 80094ec:	e767      	b.n	80093be <_svfiprintf_r+0x4e>
 80094ee:	460c      	mov	r4, r1
 80094f0:	2001      	movs	r0, #1
 80094f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80094f6:	e7a5      	b.n	8009444 <_svfiprintf_r+0xd4>
 80094f8:	2300      	movs	r3, #0
 80094fa:	f04f 0c0a 	mov.w	ip, #10
 80094fe:	4619      	mov	r1, r3
 8009500:	3401      	adds	r4, #1
 8009502:	9305      	str	r3, [sp, #20]
 8009504:	4620      	mov	r0, r4
 8009506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800950a:	3a30      	subs	r2, #48	; 0x30
 800950c:	2a09      	cmp	r2, #9
 800950e:	d903      	bls.n	8009518 <_svfiprintf_r+0x1a8>
 8009510:	2b00      	cmp	r3, #0
 8009512:	d0c5      	beq.n	80094a0 <_svfiprintf_r+0x130>
 8009514:	9105      	str	r1, [sp, #20]
 8009516:	e7c3      	b.n	80094a0 <_svfiprintf_r+0x130>
 8009518:	4604      	mov	r4, r0
 800951a:	2301      	movs	r3, #1
 800951c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009520:	e7f0      	b.n	8009504 <_svfiprintf_r+0x194>
 8009522:	ab03      	add	r3, sp, #12
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	462a      	mov	r2, r5
 8009528:	4638      	mov	r0, r7
 800952a:	4b10      	ldr	r3, [pc, #64]	; (800956c <_svfiprintf_r+0x1fc>)
 800952c:	a904      	add	r1, sp, #16
 800952e:	f7fd fd03 	bl	8006f38 <_printf_float>
 8009532:	1c42      	adds	r2, r0, #1
 8009534:	4606      	mov	r6, r0
 8009536:	d1d6      	bne.n	80094e6 <_svfiprintf_r+0x176>
 8009538:	89ab      	ldrh	r3, [r5, #12]
 800953a:	065b      	lsls	r3, r3, #25
 800953c:	f53f af2c 	bmi.w	8009398 <_svfiprintf_r+0x28>
 8009540:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009542:	b01d      	add	sp, #116	; 0x74
 8009544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009548:	ab03      	add	r3, sp, #12
 800954a:	9300      	str	r3, [sp, #0]
 800954c:	462a      	mov	r2, r5
 800954e:	4638      	mov	r0, r7
 8009550:	4b06      	ldr	r3, [pc, #24]	; (800956c <_svfiprintf_r+0x1fc>)
 8009552:	a904      	add	r1, sp, #16
 8009554:	f7fd ff8c 	bl	8007470 <_printf_i>
 8009558:	e7eb      	b.n	8009532 <_svfiprintf_r+0x1c2>
 800955a:	bf00      	nop
 800955c:	08009dcc 	.word	0x08009dcc
 8009560:	08009dd2 	.word	0x08009dd2
 8009564:	08009dd6 	.word	0x08009dd6
 8009568:	08006f39 	.word	0x08006f39
 800956c:	080092b9 	.word	0x080092b9

08009570 <_read_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4604      	mov	r4, r0
 8009574:	4608      	mov	r0, r1
 8009576:	4611      	mov	r1, r2
 8009578:	2200      	movs	r2, #0
 800957a:	4d05      	ldr	r5, [pc, #20]	; (8009590 <_read_r+0x20>)
 800957c:	602a      	str	r2, [r5, #0]
 800957e:	461a      	mov	r2, r3
 8009580:	f7f8 fa7f 	bl	8001a82 <_read>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_read_r+0x1e>
 8009588:	682b      	ldr	r3, [r5, #0]
 800958a:	b103      	cbz	r3, 800958e <_read_r+0x1e>
 800958c:	6023      	str	r3, [r4, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	20002334 	.word	0x20002334

08009594 <__assert_func>:
 8009594:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009596:	4614      	mov	r4, r2
 8009598:	461a      	mov	r2, r3
 800959a:	4b09      	ldr	r3, [pc, #36]	; (80095c0 <__assert_func+0x2c>)
 800959c:	4605      	mov	r5, r0
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68d8      	ldr	r0, [r3, #12]
 80095a2:	b14c      	cbz	r4, 80095b8 <__assert_func+0x24>
 80095a4:	4b07      	ldr	r3, [pc, #28]	; (80095c4 <__assert_func+0x30>)
 80095a6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095aa:	9100      	str	r1, [sp, #0]
 80095ac:	462b      	mov	r3, r5
 80095ae:	4906      	ldr	r1, [pc, #24]	; (80095c8 <__assert_func+0x34>)
 80095b0:	f000 f80e 	bl	80095d0 <fiprintf>
 80095b4:	f000 f9ff 	bl	80099b6 <abort>
 80095b8:	4b04      	ldr	r3, [pc, #16]	; (80095cc <__assert_func+0x38>)
 80095ba:	461c      	mov	r4, r3
 80095bc:	e7f3      	b.n	80095a6 <__assert_func+0x12>
 80095be:	bf00      	nop
 80095c0:	20000010 	.word	0x20000010
 80095c4:	08009ddd 	.word	0x08009ddd
 80095c8:	08009dea 	.word	0x08009dea
 80095cc:	08009e18 	.word	0x08009e18

080095d0 <fiprintf>:
 80095d0:	b40e      	push	{r1, r2, r3}
 80095d2:	b503      	push	{r0, r1, lr}
 80095d4:	4601      	mov	r1, r0
 80095d6:	ab03      	add	r3, sp, #12
 80095d8:	4805      	ldr	r0, [pc, #20]	; (80095f0 <fiprintf+0x20>)
 80095da:	f853 2b04 	ldr.w	r2, [r3], #4
 80095de:	6800      	ldr	r0, [r0, #0]
 80095e0:	9301      	str	r3, [sp, #4]
 80095e2:	f000 f8ab 	bl	800973c <_vfiprintf_r>
 80095e6:	b002      	add	sp, #8
 80095e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80095ec:	b003      	add	sp, #12
 80095ee:	4770      	bx	lr
 80095f0:	20000010 	.word	0x20000010

080095f4 <_fstat_r>:
 80095f4:	b538      	push	{r3, r4, r5, lr}
 80095f6:	2300      	movs	r3, #0
 80095f8:	4d06      	ldr	r5, [pc, #24]	; (8009614 <_fstat_r+0x20>)
 80095fa:	4604      	mov	r4, r0
 80095fc:	4608      	mov	r0, r1
 80095fe:	4611      	mov	r1, r2
 8009600:	602b      	str	r3, [r5, #0]
 8009602:	f7f8 fa66 	bl	8001ad2 <_fstat>
 8009606:	1c43      	adds	r3, r0, #1
 8009608:	d102      	bne.n	8009610 <_fstat_r+0x1c>
 800960a:	682b      	ldr	r3, [r5, #0]
 800960c:	b103      	cbz	r3, 8009610 <_fstat_r+0x1c>
 800960e:	6023      	str	r3, [r4, #0]
 8009610:	bd38      	pop	{r3, r4, r5, pc}
 8009612:	bf00      	nop
 8009614:	20002334 	.word	0x20002334

08009618 <_isatty_r>:
 8009618:	b538      	push	{r3, r4, r5, lr}
 800961a:	2300      	movs	r3, #0
 800961c:	4d05      	ldr	r5, [pc, #20]	; (8009634 <_isatty_r+0x1c>)
 800961e:	4604      	mov	r4, r0
 8009620:	4608      	mov	r0, r1
 8009622:	602b      	str	r3, [r5, #0]
 8009624:	f7f8 fa64 	bl	8001af0 <_isatty>
 8009628:	1c43      	adds	r3, r0, #1
 800962a:	d102      	bne.n	8009632 <_isatty_r+0x1a>
 800962c:	682b      	ldr	r3, [r5, #0]
 800962e:	b103      	cbz	r3, 8009632 <_isatty_r+0x1a>
 8009630:	6023      	str	r3, [r4, #0]
 8009632:	bd38      	pop	{r3, r4, r5, pc}
 8009634:	20002334 	.word	0x20002334

08009638 <__ascii_mbtowc>:
 8009638:	b082      	sub	sp, #8
 800963a:	b901      	cbnz	r1, 800963e <__ascii_mbtowc+0x6>
 800963c:	a901      	add	r1, sp, #4
 800963e:	b142      	cbz	r2, 8009652 <__ascii_mbtowc+0x1a>
 8009640:	b14b      	cbz	r3, 8009656 <__ascii_mbtowc+0x1e>
 8009642:	7813      	ldrb	r3, [r2, #0]
 8009644:	600b      	str	r3, [r1, #0]
 8009646:	7812      	ldrb	r2, [r2, #0]
 8009648:	1e10      	subs	r0, r2, #0
 800964a:	bf18      	it	ne
 800964c:	2001      	movne	r0, #1
 800964e:	b002      	add	sp, #8
 8009650:	4770      	bx	lr
 8009652:	4610      	mov	r0, r2
 8009654:	e7fb      	b.n	800964e <__ascii_mbtowc+0x16>
 8009656:	f06f 0001 	mvn.w	r0, #1
 800965a:	e7f8      	b.n	800964e <__ascii_mbtowc+0x16>

0800965c <memmove>:
 800965c:	4288      	cmp	r0, r1
 800965e:	b510      	push	{r4, lr}
 8009660:	eb01 0402 	add.w	r4, r1, r2
 8009664:	d902      	bls.n	800966c <memmove+0x10>
 8009666:	4284      	cmp	r4, r0
 8009668:	4623      	mov	r3, r4
 800966a:	d807      	bhi.n	800967c <memmove+0x20>
 800966c:	1e43      	subs	r3, r0, #1
 800966e:	42a1      	cmp	r1, r4
 8009670:	d008      	beq.n	8009684 <memmove+0x28>
 8009672:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009676:	f803 2f01 	strb.w	r2, [r3, #1]!
 800967a:	e7f8      	b.n	800966e <memmove+0x12>
 800967c:	4601      	mov	r1, r0
 800967e:	4402      	add	r2, r0
 8009680:	428a      	cmp	r2, r1
 8009682:	d100      	bne.n	8009686 <memmove+0x2a>
 8009684:	bd10      	pop	{r4, pc}
 8009686:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800968a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800968e:	e7f7      	b.n	8009680 <memmove+0x24>

08009690 <_realloc_r>:
 8009690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009694:	4680      	mov	r8, r0
 8009696:	4614      	mov	r4, r2
 8009698:	460e      	mov	r6, r1
 800969a:	b921      	cbnz	r1, 80096a6 <_realloc_r+0x16>
 800969c:	4611      	mov	r1, r2
 800969e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096a2:	f7fd bb37 	b.w	8006d14 <_malloc_r>
 80096a6:	b92a      	cbnz	r2, 80096b4 <_realloc_r+0x24>
 80096a8:	f7ff fdbe 	bl	8009228 <_free_r>
 80096ac:	4625      	mov	r5, r4
 80096ae:	4628      	mov	r0, r5
 80096b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096b4:	f000 f986 	bl	80099c4 <_malloc_usable_size_r>
 80096b8:	4284      	cmp	r4, r0
 80096ba:	4607      	mov	r7, r0
 80096bc:	d802      	bhi.n	80096c4 <_realloc_r+0x34>
 80096be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80096c2:	d812      	bhi.n	80096ea <_realloc_r+0x5a>
 80096c4:	4621      	mov	r1, r4
 80096c6:	4640      	mov	r0, r8
 80096c8:	f7fd fb24 	bl	8006d14 <_malloc_r>
 80096cc:	4605      	mov	r5, r0
 80096ce:	2800      	cmp	r0, #0
 80096d0:	d0ed      	beq.n	80096ae <_realloc_r+0x1e>
 80096d2:	42bc      	cmp	r4, r7
 80096d4:	4622      	mov	r2, r4
 80096d6:	4631      	mov	r1, r6
 80096d8:	bf28      	it	cs
 80096da:	463a      	movcs	r2, r7
 80096dc:	f7fd fae3 	bl	8006ca6 <memcpy>
 80096e0:	4631      	mov	r1, r6
 80096e2:	4640      	mov	r0, r8
 80096e4:	f7ff fda0 	bl	8009228 <_free_r>
 80096e8:	e7e1      	b.n	80096ae <_realloc_r+0x1e>
 80096ea:	4635      	mov	r5, r6
 80096ec:	e7df      	b.n	80096ae <_realloc_r+0x1e>

080096ee <__sfputc_r>:
 80096ee:	6893      	ldr	r3, [r2, #8]
 80096f0:	b410      	push	{r4}
 80096f2:	3b01      	subs	r3, #1
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	6093      	str	r3, [r2, #8]
 80096f8:	da07      	bge.n	800970a <__sfputc_r+0x1c>
 80096fa:	6994      	ldr	r4, [r2, #24]
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	db01      	blt.n	8009704 <__sfputc_r+0x16>
 8009700:	290a      	cmp	r1, #10
 8009702:	d102      	bne.n	800970a <__sfputc_r+0x1c>
 8009704:	bc10      	pop	{r4}
 8009706:	f7fe b941 	b.w	800798c <__swbuf_r>
 800970a:	6813      	ldr	r3, [r2, #0]
 800970c:	1c58      	adds	r0, r3, #1
 800970e:	6010      	str	r0, [r2, #0]
 8009710:	7019      	strb	r1, [r3, #0]
 8009712:	4608      	mov	r0, r1
 8009714:	bc10      	pop	{r4}
 8009716:	4770      	bx	lr

08009718 <__sfputs_r>:
 8009718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971a:	4606      	mov	r6, r0
 800971c:	460f      	mov	r7, r1
 800971e:	4614      	mov	r4, r2
 8009720:	18d5      	adds	r5, r2, r3
 8009722:	42ac      	cmp	r4, r5
 8009724:	d101      	bne.n	800972a <__sfputs_r+0x12>
 8009726:	2000      	movs	r0, #0
 8009728:	e007      	b.n	800973a <__sfputs_r+0x22>
 800972a:	463a      	mov	r2, r7
 800972c:	4630      	mov	r0, r6
 800972e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009732:	f7ff ffdc 	bl	80096ee <__sfputc_r>
 8009736:	1c43      	adds	r3, r0, #1
 8009738:	d1f3      	bne.n	8009722 <__sfputs_r+0xa>
 800973a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800973c <_vfiprintf_r>:
 800973c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009740:	460d      	mov	r5, r1
 8009742:	4614      	mov	r4, r2
 8009744:	4698      	mov	r8, r3
 8009746:	4606      	mov	r6, r0
 8009748:	b09d      	sub	sp, #116	; 0x74
 800974a:	b118      	cbz	r0, 8009754 <_vfiprintf_r+0x18>
 800974c:	6983      	ldr	r3, [r0, #24]
 800974e:	b90b      	cbnz	r3, 8009754 <_vfiprintf_r+0x18>
 8009750:	f7fd f9e4 	bl	8006b1c <__sinit>
 8009754:	4b89      	ldr	r3, [pc, #548]	; (800997c <_vfiprintf_r+0x240>)
 8009756:	429d      	cmp	r5, r3
 8009758:	d11b      	bne.n	8009792 <_vfiprintf_r+0x56>
 800975a:	6875      	ldr	r5, [r6, #4]
 800975c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800975e:	07d9      	lsls	r1, r3, #31
 8009760:	d405      	bmi.n	800976e <_vfiprintf_r+0x32>
 8009762:	89ab      	ldrh	r3, [r5, #12]
 8009764:	059a      	lsls	r2, r3, #22
 8009766:	d402      	bmi.n	800976e <_vfiprintf_r+0x32>
 8009768:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800976a:	f7fd fa9a 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 800976e:	89ab      	ldrh	r3, [r5, #12]
 8009770:	071b      	lsls	r3, r3, #28
 8009772:	d501      	bpl.n	8009778 <_vfiprintf_r+0x3c>
 8009774:	692b      	ldr	r3, [r5, #16]
 8009776:	b9eb      	cbnz	r3, 80097b4 <_vfiprintf_r+0x78>
 8009778:	4629      	mov	r1, r5
 800977a:	4630      	mov	r0, r6
 800977c:	f7fe f96a 	bl	8007a54 <__swsetup_r>
 8009780:	b1c0      	cbz	r0, 80097b4 <_vfiprintf_r+0x78>
 8009782:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009784:	07dc      	lsls	r4, r3, #31
 8009786:	d50e      	bpl.n	80097a6 <_vfiprintf_r+0x6a>
 8009788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800978c:	b01d      	add	sp, #116	; 0x74
 800978e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009792:	4b7b      	ldr	r3, [pc, #492]	; (8009980 <_vfiprintf_r+0x244>)
 8009794:	429d      	cmp	r5, r3
 8009796:	d101      	bne.n	800979c <_vfiprintf_r+0x60>
 8009798:	68b5      	ldr	r5, [r6, #8]
 800979a:	e7df      	b.n	800975c <_vfiprintf_r+0x20>
 800979c:	4b79      	ldr	r3, [pc, #484]	; (8009984 <_vfiprintf_r+0x248>)
 800979e:	429d      	cmp	r5, r3
 80097a0:	bf08      	it	eq
 80097a2:	68f5      	ldreq	r5, [r6, #12]
 80097a4:	e7da      	b.n	800975c <_vfiprintf_r+0x20>
 80097a6:	89ab      	ldrh	r3, [r5, #12]
 80097a8:	0598      	lsls	r0, r3, #22
 80097aa:	d4ed      	bmi.n	8009788 <_vfiprintf_r+0x4c>
 80097ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097ae:	f7fd fa79 	bl	8006ca4 <__retarget_lock_release_recursive>
 80097b2:	e7e9      	b.n	8009788 <_vfiprintf_r+0x4c>
 80097b4:	2300      	movs	r3, #0
 80097b6:	9309      	str	r3, [sp, #36]	; 0x24
 80097b8:	2320      	movs	r3, #32
 80097ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097be:	2330      	movs	r3, #48	; 0x30
 80097c0:	f04f 0901 	mov.w	r9, #1
 80097c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097c8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009988 <_vfiprintf_r+0x24c>
 80097cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097d0:	4623      	mov	r3, r4
 80097d2:	469a      	mov	sl, r3
 80097d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097d8:	b10a      	cbz	r2, 80097de <_vfiprintf_r+0xa2>
 80097da:	2a25      	cmp	r2, #37	; 0x25
 80097dc:	d1f9      	bne.n	80097d2 <_vfiprintf_r+0x96>
 80097de:	ebba 0b04 	subs.w	fp, sl, r4
 80097e2:	d00b      	beq.n	80097fc <_vfiprintf_r+0xc0>
 80097e4:	465b      	mov	r3, fp
 80097e6:	4622      	mov	r2, r4
 80097e8:	4629      	mov	r1, r5
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7ff ff94 	bl	8009718 <__sfputs_r>
 80097f0:	3001      	adds	r0, #1
 80097f2:	f000 80aa 	beq.w	800994a <_vfiprintf_r+0x20e>
 80097f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097f8:	445a      	add	r2, fp
 80097fa:	9209      	str	r2, [sp, #36]	; 0x24
 80097fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 80a2 	beq.w	800994a <_vfiprintf_r+0x20e>
 8009806:	2300      	movs	r3, #0
 8009808:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800980c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009810:	f10a 0a01 	add.w	sl, sl, #1
 8009814:	9304      	str	r3, [sp, #16]
 8009816:	9307      	str	r3, [sp, #28]
 8009818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800981c:	931a      	str	r3, [sp, #104]	; 0x68
 800981e:	4654      	mov	r4, sl
 8009820:	2205      	movs	r2, #5
 8009822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009826:	4858      	ldr	r0, [pc, #352]	; (8009988 <_vfiprintf_r+0x24c>)
 8009828:	f7ff f94e 	bl	8008ac8 <memchr>
 800982c:	9a04      	ldr	r2, [sp, #16]
 800982e:	b9d8      	cbnz	r0, 8009868 <_vfiprintf_r+0x12c>
 8009830:	06d1      	lsls	r1, r2, #27
 8009832:	bf44      	itt	mi
 8009834:	2320      	movmi	r3, #32
 8009836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800983a:	0713      	lsls	r3, r2, #28
 800983c:	bf44      	itt	mi
 800983e:	232b      	movmi	r3, #43	; 0x2b
 8009840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009844:	f89a 3000 	ldrb.w	r3, [sl]
 8009848:	2b2a      	cmp	r3, #42	; 0x2a
 800984a:	d015      	beq.n	8009878 <_vfiprintf_r+0x13c>
 800984c:	4654      	mov	r4, sl
 800984e:	2000      	movs	r0, #0
 8009850:	f04f 0c0a 	mov.w	ip, #10
 8009854:	9a07      	ldr	r2, [sp, #28]
 8009856:	4621      	mov	r1, r4
 8009858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800985c:	3b30      	subs	r3, #48	; 0x30
 800985e:	2b09      	cmp	r3, #9
 8009860:	d94e      	bls.n	8009900 <_vfiprintf_r+0x1c4>
 8009862:	b1b0      	cbz	r0, 8009892 <_vfiprintf_r+0x156>
 8009864:	9207      	str	r2, [sp, #28]
 8009866:	e014      	b.n	8009892 <_vfiprintf_r+0x156>
 8009868:	eba0 0308 	sub.w	r3, r0, r8
 800986c:	fa09 f303 	lsl.w	r3, r9, r3
 8009870:	4313      	orrs	r3, r2
 8009872:	46a2      	mov	sl, r4
 8009874:	9304      	str	r3, [sp, #16]
 8009876:	e7d2      	b.n	800981e <_vfiprintf_r+0xe2>
 8009878:	9b03      	ldr	r3, [sp, #12]
 800987a:	1d19      	adds	r1, r3, #4
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	9103      	str	r1, [sp, #12]
 8009880:	2b00      	cmp	r3, #0
 8009882:	bfbb      	ittet	lt
 8009884:	425b      	neglt	r3, r3
 8009886:	f042 0202 	orrlt.w	r2, r2, #2
 800988a:	9307      	strge	r3, [sp, #28]
 800988c:	9307      	strlt	r3, [sp, #28]
 800988e:	bfb8      	it	lt
 8009890:	9204      	strlt	r2, [sp, #16]
 8009892:	7823      	ldrb	r3, [r4, #0]
 8009894:	2b2e      	cmp	r3, #46	; 0x2e
 8009896:	d10c      	bne.n	80098b2 <_vfiprintf_r+0x176>
 8009898:	7863      	ldrb	r3, [r4, #1]
 800989a:	2b2a      	cmp	r3, #42	; 0x2a
 800989c:	d135      	bne.n	800990a <_vfiprintf_r+0x1ce>
 800989e:	9b03      	ldr	r3, [sp, #12]
 80098a0:	3402      	adds	r4, #2
 80098a2:	1d1a      	adds	r2, r3, #4
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	9203      	str	r2, [sp, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	bfb8      	it	lt
 80098ac:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80098b0:	9305      	str	r3, [sp, #20]
 80098b2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800998c <_vfiprintf_r+0x250>
 80098b6:	2203      	movs	r2, #3
 80098b8:	4650      	mov	r0, sl
 80098ba:	7821      	ldrb	r1, [r4, #0]
 80098bc:	f7ff f904 	bl	8008ac8 <memchr>
 80098c0:	b140      	cbz	r0, 80098d4 <_vfiprintf_r+0x198>
 80098c2:	2340      	movs	r3, #64	; 0x40
 80098c4:	eba0 000a 	sub.w	r0, r0, sl
 80098c8:	fa03 f000 	lsl.w	r0, r3, r0
 80098cc:	9b04      	ldr	r3, [sp, #16]
 80098ce:	3401      	adds	r4, #1
 80098d0:	4303      	orrs	r3, r0
 80098d2:	9304      	str	r3, [sp, #16]
 80098d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d8:	2206      	movs	r2, #6
 80098da:	482d      	ldr	r0, [pc, #180]	; (8009990 <_vfiprintf_r+0x254>)
 80098dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098e0:	f7ff f8f2 	bl	8008ac8 <memchr>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	d03f      	beq.n	8009968 <_vfiprintf_r+0x22c>
 80098e8:	4b2a      	ldr	r3, [pc, #168]	; (8009994 <_vfiprintf_r+0x258>)
 80098ea:	bb1b      	cbnz	r3, 8009934 <_vfiprintf_r+0x1f8>
 80098ec:	9b03      	ldr	r3, [sp, #12]
 80098ee:	3307      	adds	r3, #7
 80098f0:	f023 0307 	bic.w	r3, r3, #7
 80098f4:	3308      	adds	r3, #8
 80098f6:	9303      	str	r3, [sp, #12]
 80098f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098fa:	443b      	add	r3, r7
 80098fc:	9309      	str	r3, [sp, #36]	; 0x24
 80098fe:	e767      	b.n	80097d0 <_vfiprintf_r+0x94>
 8009900:	460c      	mov	r4, r1
 8009902:	2001      	movs	r0, #1
 8009904:	fb0c 3202 	mla	r2, ip, r2, r3
 8009908:	e7a5      	b.n	8009856 <_vfiprintf_r+0x11a>
 800990a:	2300      	movs	r3, #0
 800990c:	f04f 0c0a 	mov.w	ip, #10
 8009910:	4619      	mov	r1, r3
 8009912:	3401      	adds	r4, #1
 8009914:	9305      	str	r3, [sp, #20]
 8009916:	4620      	mov	r0, r4
 8009918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800991c:	3a30      	subs	r2, #48	; 0x30
 800991e:	2a09      	cmp	r2, #9
 8009920:	d903      	bls.n	800992a <_vfiprintf_r+0x1ee>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d0c5      	beq.n	80098b2 <_vfiprintf_r+0x176>
 8009926:	9105      	str	r1, [sp, #20]
 8009928:	e7c3      	b.n	80098b2 <_vfiprintf_r+0x176>
 800992a:	4604      	mov	r4, r0
 800992c:	2301      	movs	r3, #1
 800992e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009932:	e7f0      	b.n	8009916 <_vfiprintf_r+0x1da>
 8009934:	ab03      	add	r3, sp, #12
 8009936:	9300      	str	r3, [sp, #0]
 8009938:	462a      	mov	r2, r5
 800993a:	4630      	mov	r0, r6
 800993c:	4b16      	ldr	r3, [pc, #88]	; (8009998 <_vfiprintf_r+0x25c>)
 800993e:	a904      	add	r1, sp, #16
 8009940:	f7fd fafa 	bl	8006f38 <_printf_float>
 8009944:	4607      	mov	r7, r0
 8009946:	1c78      	adds	r0, r7, #1
 8009948:	d1d6      	bne.n	80098f8 <_vfiprintf_r+0x1bc>
 800994a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800994c:	07d9      	lsls	r1, r3, #31
 800994e:	d405      	bmi.n	800995c <_vfiprintf_r+0x220>
 8009950:	89ab      	ldrh	r3, [r5, #12]
 8009952:	059a      	lsls	r2, r3, #22
 8009954:	d402      	bmi.n	800995c <_vfiprintf_r+0x220>
 8009956:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009958:	f7fd f9a4 	bl	8006ca4 <__retarget_lock_release_recursive>
 800995c:	89ab      	ldrh	r3, [r5, #12]
 800995e:	065b      	lsls	r3, r3, #25
 8009960:	f53f af12 	bmi.w	8009788 <_vfiprintf_r+0x4c>
 8009964:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009966:	e711      	b.n	800978c <_vfiprintf_r+0x50>
 8009968:	ab03      	add	r3, sp, #12
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	462a      	mov	r2, r5
 800996e:	4630      	mov	r0, r6
 8009970:	4b09      	ldr	r3, [pc, #36]	; (8009998 <_vfiprintf_r+0x25c>)
 8009972:	a904      	add	r1, sp, #16
 8009974:	f7fd fd7c 	bl	8007470 <_printf_i>
 8009978:	e7e4      	b.n	8009944 <_vfiprintf_r+0x208>
 800997a:	bf00      	nop
 800997c:	08009b68 	.word	0x08009b68
 8009980:	08009b88 	.word	0x08009b88
 8009984:	08009b48 	.word	0x08009b48
 8009988:	08009dcc 	.word	0x08009dcc
 800998c:	08009dd2 	.word	0x08009dd2
 8009990:	08009dd6 	.word	0x08009dd6
 8009994:	08006f39 	.word	0x08006f39
 8009998:	08009719 	.word	0x08009719

0800999c <__ascii_wctomb>:
 800999c:	4603      	mov	r3, r0
 800999e:	4608      	mov	r0, r1
 80099a0:	b141      	cbz	r1, 80099b4 <__ascii_wctomb+0x18>
 80099a2:	2aff      	cmp	r2, #255	; 0xff
 80099a4:	d904      	bls.n	80099b0 <__ascii_wctomb+0x14>
 80099a6:	228a      	movs	r2, #138	; 0x8a
 80099a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099ac:	601a      	str	r2, [r3, #0]
 80099ae:	4770      	bx	lr
 80099b0:	2001      	movs	r0, #1
 80099b2:	700a      	strb	r2, [r1, #0]
 80099b4:	4770      	bx	lr

080099b6 <abort>:
 80099b6:	2006      	movs	r0, #6
 80099b8:	b508      	push	{r3, lr}
 80099ba:	f000 f833 	bl	8009a24 <raise>
 80099be:	2001      	movs	r0, #1
 80099c0:	f7f8 f855 	bl	8001a6e <_exit>

080099c4 <_malloc_usable_size_r>:
 80099c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099c8:	1f18      	subs	r0, r3, #4
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	bfbc      	itt	lt
 80099ce:	580b      	ldrlt	r3, [r1, r0]
 80099d0:	18c0      	addlt	r0, r0, r3
 80099d2:	4770      	bx	lr

080099d4 <_raise_r>:
 80099d4:	291f      	cmp	r1, #31
 80099d6:	b538      	push	{r3, r4, r5, lr}
 80099d8:	4604      	mov	r4, r0
 80099da:	460d      	mov	r5, r1
 80099dc:	d904      	bls.n	80099e8 <_raise_r+0x14>
 80099de:	2316      	movs	r3, #22
 80099e0:	6003      	str	r3, [r0, #0]
 80099e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80099ea:	b112      	cbz	r2, 80099f2 <_raise_r+0x1e>
 80099ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099f0:	b94b      	cbnz	r3, 8009a06 <_raise_r+0x32>
 80099f2:	4620      	mov	r0, r4
 80099f4:	f000 f830 	bl	8009a58 <_getpid_r>
 80099f8:	462a      	mov	r2, r5
 80099fa:	4601      	mov	r1, r0
 80099fc:	4620      	mov	r0, r4
 80099fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a02:	f000 b817 	b.w	8009a34 <_kill_r>
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d00a      	beq.n	8009a20 <_raise_r+0x4c>
 8009a0a:	1c59      	adds	r1, r3, #1
 8009a0c:	d103      	bne.n	8009a16 <_raise_r+0x42>
 8009a0e:	2316      	movs	r3, #22
 8009a10:	6003      	str	r3, [r0, #0]
 8009a12:	2001      	movs	r0, #1
 8009a14:	e7e7      	b.n	80099e6 <_raise_r+0x12>
 8009a16:	2400      	movs	r4, #0
 8009a18:	4628      	mov	r0, r5
 8009a1a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a1e:	4798      	blx	r3
 8009a20:	2000      	movs	r0, #0
 8009a22:	e7e0      	b.n	80099e6 <_raise_r+0x12>

08009a24 <raise>:
 8009a24:	4b02      	ldr	r3, [pc, #8]	; (8009a30 <raise+0xc>)
 8009a26:	4601      	mov	r1, r0
 8009a28:	6818      	ldr	r0, [r3, #0]
 8009a2a:	f7ff bfd3 	b.w	80099d4 <_raise_r>
 8009a2e:	bf00      	nop
 8009a30:	20000010 	.word	0x20000010

08009a34 <_kill_r>:
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	2300      	movs	r3, #0
 8009a38:	4d06      	ldr	r5, [pc, #24]	; (8009a54 <_kill_r+0x20>)
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	4608      	mov	r0, r1
 8009a3e:	4611      	mov	r1, r2
 8009a40:	602b      	str	r3, [r5, #0]
 8009a42:	f7f8 f804 	bl	8001a4e <_kill>
 8009a46:	1c43      	adds	r3, r0, #1
 8009a48:	d102      	bne.n	8009a50 <_kill_r+0x1c>
 8009a4a:	682b      	ldr	r3, [r5, #0]
 8009a4c:	b103      	cbz	r3, 8009a50 <_kill_r+0x1c>
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	bd38      	pop	{r3, r4, r5, pc}
 8009a52:	bf00      	nop
 8009a54:	20002334 	.word	0x20002334

08009a58 <_getpid_r>:
 8009a58:	f7f7 bff2 	b.w	8001a40 <_getpid>

08009a5c <_init>:
 8009a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5e:	bf00      	nop
 8009a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a62:	bc08      	pop	{r3}
 8009a64:	469e      	mov	lr, r3
 8009a66:	4770      	bx	lr

08009a68 <_fini>:
 8009a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6a:	bf00      	nop
 8009a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a6e:	bc08      	pop	{r3}
 8009a70:	469e      	mov	lr, r3
 8009a72:	4770      	bx	lr
