name: fpga

on:
  push:
    # Comment out (or remove) the following line to run the FPGA workflow on every push:
    branches: none
  workflow_dispatch:

jobs:
  fpga:
    runs-on: ubuntu-24.04
    steps:
      - name: checkout repo
        uses: actions/checkout@v4
        with:
          submodules: recursive

      - name: FPGA bitstream for TT ASIC Sim (ICE40UP5K)
        uses: TinyTapeout/tt-gds-action/fpga/ice40up5k@ttsky25b
        with:
          # example values: MY_CUSTOM_DEFINE ANOTHER_CUSTOM_DEFINE=VALUE
          VERILOG_DEFINES:
          # advanced use only, command line arguments passed to yosys for synthesis
          YOSYS_ARGS:
