{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707682884525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707682884526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 22:21:24 2024 " "Processing started: Sun Feb 11 22:21:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707682884526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707682884526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2-3 -c Q2-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2-3 -c Q2-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707682884526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707682884828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_add.v 1 1 " "Found 1 design units, including 1 entities, in source file half_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_add.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/half_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682884865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682884865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Found entity 1: half_sub" {  } { { "half_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/half_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682884867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682884867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682884869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682884869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_or_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_or_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_or_sub " "Found entity 1: add_or_sub" {  } { { "add_or_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/add_or_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707682884871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707682884871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_or_sub " "Elaborating entity \"add_or_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707682884895 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "out add_or_sub.v(6) " "Verilog HDL Port Connection error at add_or_sub.v(6): output or inout port \"out\" must be connected to a structural net expression" {  } { { "add_or_sub.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Assignments/Assignment 01/02/03/add_or_sub.v" 6 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1707682884896 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1707682884896 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707682884946 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 11 22:21:24 2024 " "Processing ended: Sun Feb 11 22:21:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707682884946 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707682884946 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707682884946 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707682884946 ""}
