Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Oct 21 22:36:06 2022
| Host             : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command          : report_power -file NEXYS4_DDR_power_routed.rpt -pb NEXYS4_DDR_power_summary_routed.pb -rpx NEXYS4_DDR_power_routed.rpx
| Design           : NEXYS4_DDR
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.434        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.335        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.137 |        8 |       --- |             --- |
| Slice Logic    |     0.012 |    70096 |       --- |             --- |
|   LUT as Logic |     0.012 |    14349 |     63400 |           22.63 |
|   CARRY4       |    <0.001 |      874 |     15850 |            5.51 |
|   Register     |    <0.001 |    50112 |    126800 |           39.52 |
|   BUFG         |    <0.001 |        8 |        32 |           25.00 |
|   F7/F8 Muxes  |    <0.001 |     1817 |     63400 |            2.87 |
|   Others       |     0.000 |       36 |       --- |             --- |
| Signals        |     0.018 |    66765 |       --- |             --- |
| Block RAM      |     0.046 |        8 |       135 |            5.93 |
| MMCM           |     0.122 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |      196 |       240 |           81.67 |
| I/O            |    <0.001 |       37 |       210 |           17.62 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.434 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.226 |       0.210 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.004 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| CLK100MHZ          | CLK100MHZ                     |            10.0 |
| clk_out1_sys_clk   | sys_clk/inst/clk_out1_sys_clk |             6.7 |
| clk_out1_sys_clk_1 | sys_clk/inst/clk_out1_sys_clk |             6.7 |
| clkfbout_sys_clk   | sys_clk/inst/clkfbout_sys_clk |            20.0 |
| clkfbout_sys_clk_1 | sys_clk/inst/clkfbout_sys_clk |            20.0 |
| sys_clk_pin        | CLK100MHZ                     |            10.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| NEXYS4_DDR           |     0.335 |
|   sigma              |     0.212 |
|     Mat_mul55        |     0.116 |
|     sigma_tile       |     0.065 |
|       genexu_MUL_DIV |     0.001 |
|       ram            |     0.048 |
|       riscv          |     0.015 |
|     udm              |     0.005 |
|       uart_rx        |     0.002 |
|       udm_controller |     0.002 |
|   sys_clk            |     0.122 |
|     inst             |     0.122 |
+----------------------+-----------+


