

================================================================
== Vivado HLS Report for 'matrix2axi'
================================================================
* Date:           Tue Jan 14 16:43:25 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:189]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_data_V_addr_31 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:189]
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%state_data_V_load_31 = load i8* %state_data_V_addr_31, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%state_data_V_addr_32 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:189]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%state_data_V_addr_33 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:189]
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%state_data_V_load_31 = load i8* %state_data_V_addr_31, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%state_data_V_load_32 = load i8* %state_data_V_addr_32, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%state_data_V_load_33 = load i8* %state_data_V_addr_33, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%state_data_V_addr_34 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:189]
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%state_data_V_addr_35 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:189]
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%state_data_V_load_32 = load i8* %state_data_V_addr_32, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%state_data_V_load_33 = load i8* %state_data_V_addr_33, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%state_data_V_load_34 = load i8* %state_data_V_addr_34, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%state_data_V_load_35 = load i8* %state_data_V_addr_35, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%state_data_V_addr_36 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:189]
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%state_data_V_addr_37 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:189]
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%state_data_V_load_34 = load i8* %state_data_V_addr_34, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%state_data_V_load_35 = load i8* %state_data_V_addr_35, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%state_data_V_load_36 = load i8* %state_data_V_addr_36, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 31 [2/2] (2.32ns)   --->   "%state_data_V_load_37 = load i8* %state_data_V_addr_37, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%state_data_V_addr_38 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:189]
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%state_data_V_addr_39 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:189]
ST_5 : Operation 34 [1/2] (2.32ns)   --->   "%state_data_V_load_36 = load i8* %state_data_V_addr_36, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/2] (2.32ns)   --->   "%state_data_V_load_37 = load i8* %state_data_V_addr_37, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 36 [2/2] (2.32ns)   --->   "%state_data_V_load_38 = load i8* %state_data_V_addr_38, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [2/2] (2.32ns)   --->   "%state_data_V_load_39 = load i8* %state_data_V_addr_39, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%state_data_V_addr_40 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:189]
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%state_data_V_addr_41 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:189]
ST_6 : Operation 40 [1/2] (2.32ns)   --->   "%state_data_V_load_38 = load i8* %state_data_V_addr_38, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%state_data_V_load_39 = load i8* %state_data_V_addr_39, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 42 [2/2] (2.32ns)   --->   "%state_data_V_load_40 = load i8* %state_data_V_addr_40, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [2/2] (2.32ns)   --->   "%state_data_V_load_41 = load i8* %state_data_V_addr_41, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%state_data_V_addr_42 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:189]
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%state_data_V_addr_43 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:189]
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%state_data_V_load_40 = load i8* %state_data_V_addr_40, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 47 [1/2] (2.32ns)   --->   "%state_data_V_load_41 = load i8* %state_data_V_addr_41, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 48 [2/2] (2.32ns)   --->   "%state_data_V_load_42 = load i8* %state_data_V_addr_42, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 49 [2/2] (2.32ns)   --->   "%state_data_V_load_43 = load i8* %state_data_V_addr_43, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%state_data_V_addr_44 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:189]
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%state_data_V_addr_45 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:189]
ST_8 : Operation 52 [1/2] (2.32ns)   --->   "%state_data_V_load_42 = load i8* %state_data_V_addr_42, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 53 [1/2] (2.32ns)   --->   "%state_data_V_load_43 = load i8* %state_data_V_addr_43, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 54 [2/2] (2.32ns)   --->   "%state_data_V_load_44 = load i8* %state_data_V_addr_44, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 55 [2/2] (2.32ns)   --->   "%state_data_V_load_45 = load i8* %state_data_V_addr_45, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 9> : 2.32ns
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"
ST_9 : Operation 57 [1/2] (2.32ns)   --->   "%state_data_V_load_44 = load i8* %state_data_V_addr_44, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/2] (2.32ns)   --->   "%state_data_V_load_45 = load i8* %state_data_V_addr_45, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %state_data_V_load, i8 %state_data_V_load_31, i8 %state_data_V_load_32, i8 %state_data_V_load_33, i8 %state_data_V_load_34, i8 %state_data_V_load_35, i8 %state_data_V_load_36, i8 %state_data_V_load_37, i8 %state_data_V_load_38, i8 %state_data_V_load_39, i8 %state_data_V_load_40, i8 %state_data_V_load_41, i8 %state_data_V_load_42, i8 %state_data_V_load_43, i8 %state_data_V_load_44, i8 %state_data_V_load_45)" [AES_HLS/aes_implementation.cpp:189]
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i128 %tmp_data_V, i16 -1, i16 undef, i1 undef, i1 true, i1 undef, i1 undef)" [AES_HLS/aes_implementation.cpp:198]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:199]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_data_V_addr    (getelementptr ) [ 0010000000]
state_data_V_addr_31 (getelementptr ) [ 0010000000]
state_data_V_addr_32 (getelementptr ) [ 0001000000]
state_data_V_addr_33 (getelementptr ) [ 0001000000]
state_data_V_load    (load          ) [ 0001111111]
state_data_V_load_31 (load          ) [ 0001111111]
state_data_V_addr_34 (getelementptr ) [ 0000100000]
state_data_V_addr_35 (getelementptr ) [ 0000100000]
state_data_V_load_32 (load          ) [ 0000111111]
state_data_V_load_33 (load          ) [ 0000111111]
state_data_V_addr_36 (getelementptr ) [ 0000010000]
state_data_V_addr_37 (getelementptr ) [ 0000010000]
state_data_V_load_34 (load          ) [ 0000011111]
state_data_V_load_35 (load          ) [ 0000011111]
state_data_V_addr_38 (getelementptr ) [ 0000001000]
state_data_V_addr_39 (getelementptr ) [ 0000001000]
state_data_V_load_36 (load          ) [ 0000001111]
state_data_V_load_37 (load          ) [ 0000001111]
state_data_V_addr_40 (getelementptr ) [ 0000000100]
state_data_V_addr_41 (getelementptr ) [ 0000000100]
state_data_V_load_38 (load          ) [ 0000000111]
state_data_V_load_39 (load          ) [ 0000000111]
state_data_V_addr_42 (getelementptr ) [ 0000000010]
state_data_V_addr_43 (getelementptr ) [ 0000000010]
state_data_V_load_40 (load          ) [ 0000000011]
state_data_V_load_41 (load          ) [ 0000000011]
state_data_V_addr_44 (getelementptr ) [ 0000000001]
state_data_V_addr_45 (getelementptr ) [ 0000000001]
state_data_V_load_42 (load          ) [ 0000000001]
state_data_V_load_43 (load          ) [ 0000000001]
StgValue_56          (specinterface ) [ 0000000000]
state_data_V_load_44 (load          ) [ 0000000000]
state_data_V_load_45 (load          ) [ 0000000000]
tmp_data_V           (bitconcatenate) [ 0000000000]
StgValue_60          (write         ) [ 0000000000]
StgValue_61          (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_data_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_60_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="0" index="3" bw="16" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="1" slack="0"/>
<pin id="78" dir="0" index="7" bw="1" slack="0"/>
<pin id="79" dir="0" index="8" bw="128" slack="0"/>
<pin id="80" dir="0" index="9" bw="1" slack="0"/>
<pin id="81" dir="0" index="10" bw="1" slack="0"/>
<pin id="82" dir="0" index="11" bw="1" slack="0"/>
<pin id="83" dir="0" index="12" bw="1" slack="0"/>
<pin id="84" dir="0" index="13" bw="1" slack="0"/>
<pin id="85" dir="0" index="14" bw="1" slack="0"/>
<pin id="86" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_data_V_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="state_data_V_addr_31_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_31/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_data_V_load/1 state_data_V_load_31/1 state_data_V_load_32/2 state_data_V_load_33/2 state_data_V_load_34/3 state_data_V_load_35/3 state_data_V_load_36/4 state_data_V_load_37/4 state_data_V_load_38/5 state_data_V_load_39/5 state_data_V_load_40/6 state_data_V_load_41/6 state_data_V_load_42/7 state_data_V_load_43/7 state_data_V_load_44/8 state_data_V_load_45/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="state_data_V_addr_32_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_32/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="state_data_V_addr_33_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_33/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_data_V_addr_34_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_34/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="state_data_V_addr_35_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_35/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_data_V_addr_36_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_36/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="state_data_V_addr_37_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_37/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="state_data_V_addr_38_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_38/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="state_data_V_addr_39_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_39/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="state_data_V_addr_40_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_40/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="state_data_V_addr_41_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_41/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="state_data_V_addr_42_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_42/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="state_data_V_addr_43_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_43/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="state_data_V_addr_44_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_44/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="state_data_V_addr_45_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_45/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_data_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="7"/>
<pin id="255" dir="0" index="2" bw="8" slack="7"/>
<pin id="256" dir="0" index="3" bw="8" slack="6"/>
<pin id="257" dir="0" index="4" bw="8" slack="6"/>
<pin id="258" dir="0" index="5" bw="8" slack="5"/>
<pin id="259" dir="0" index="6" bw="8" slack="5"/>
<pin id="260" dir="0" index="7" bw="8" slack="4"/>
<pin id="261" dir="0" index="8" bw="8" slack="4"/>
<pin id="262" dir="0" index="9" bw="8" slack="3"/>
<pin id="263" dir="0" index="10" bw="8" slack="3"/>
<pin id="264" dir="0" index="11" bw="8" slack="2"/>
<pin id="265" dir="0" index="12" bw="8" slack="2"/>
<pin id="266" dir="0" index="13" bw="8" slack="1"/>
<pin id="267" dir="0" index="14" bw="8" slack="1"/>
<pin id="268" dir="0" index="15" bw="8" slack="0"/>
<pin id="269" dir="0" index="16" bw="8" slack="0"/>
<pin id="270" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/9 "/>
</bind>
</comp>

<comp id="275" class="1005" name="state_data_V_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="state_data_V_addr_31_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_31 "/>
</bind>
</comp>

<comp id="285" class="1005" name="state_data_V_addr_32_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_32 "/>
</bind>
</comp>

<comp id="290" class="1005" name="state_data_V_addr_33_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_33 "/>
</bind>
</comp>

<comp id="295" class="1005" name="state_data_V_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="7"/>
<pin id="297" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_data_V_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="state_data_V_load_31_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="7"/>
<pin id="302" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_data_V_load_31 "/>
</bind>
</comp>

<comp id="305" class="1005" name="state_data_V_addr_34_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_34 "/>
</bind>
</comp>

<comp id="310" class="1005" name="state_data_V_addr_35_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_35 "/>
</bind>
</comp>

<comp id="315" class="1005" name="state_data_V_load_32_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="6"/>
<pin id="317" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="state_data_V_load_32 "/>
</bind>
</comp>

<comp id="320" class="1005" name="state_data_V_load_33_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="6"/>
<pin id="322" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="state_data_V_load_33 "/>
</bind>
</comp>

<comp id="325" class="1005" name="state_data_V_addr_36_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_36 "/>
</bind>
</comp>

<comp id="330" class="1005" name="state_data_V_addr_37_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_37 "/>
</bind>
</comp>

<comp id="335" class="1005" name="state_data_V_load_34_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="5"/>
<pin id="337" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_data_V_load_34 "/>
</bind>
</comp>

<comp id="340" class="1005" name="state_data_V_load_35_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="5"/>
<pin id="342" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_data_V_load_35 "/>
</bind>
</comp>

<comp id="345" class="1005" name="state_data_V_addr_38_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_38 "/>
</bind>
</comp>

<comp id="350" class="1005" name="state_data_V_addr_39_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_39 "/>
</bind>
</comp>

<comp id="355" class="1005" name="state_data_V_load_36_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="4"/>
<pin id="357" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_data_V_load_36 "/>
</bind>
</comp>

<comp id="360" class="1005" name="state_data_V_load_37_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="4"/>
<pin id="362" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_data_V_load_37 "/>
</bind>
</comp>

<comp id="365" class="1005" name="state_data_V_addr_40_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="1"/>
<pin id="367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_40 "/>
</bind>
</comp>

<comp id="370" class="1005" name="state_data_V_addr_41_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_41 "/>
</bind>
</comp>

<comp id="375" class="1005" name="state_data_V_load_38_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="3"/>
<pin id="377" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_data_V_load_38 "/>
</bind>
</comp>

<comp id="380" class="1005" name="state_data_V_load_39_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="3"/>
<pin id="382" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_data_V_load_39 "/>
</bind>
</comp>

<comp id="385" class="1005" name="state_data_V_addr_42_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_42 "/>
</bind>
</comp>

<comp id="390" class="1005" name="state_data_V_addr_43_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_43 "/>
</bind>
</comp>

<comp id="395" class="1005" name="state_data_V_load_40_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2"/>
<pin id="397" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_data_V_load_40 "/>
</bind>
</comp>

<comp id="400" class="1005" name="state_data_V_load_41_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_data_V_load_41 "/>
</bind>
</comp>

<comp id="405" class="1005" name="state_data_V_addr_44_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_44 "/>
</bind>
</comp>

<comp id="410" class="1005" name="state_data_V_addr_45_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_addr_45 "/>
</bind>
</comp>

<comp id="415" class="1005" name="state_data_V_load_42_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_load_42 "/>
</bind>
</comp>

<comp id="420" class="1005" name="state_data_V_load_43_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_data_V_load_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="60" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="99"><net_src comp="66" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="70" pin=14"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="101" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="143"><net_src comp="134" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="161"><net_src comp="152" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="179"><net_src comp="170" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="180" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="197"><net_src comp="188" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="198" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="215"><net_src comp="206" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="216" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="233"><net_src comp="224" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="234" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="251"><net_src comp="242" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="272"><net_src comp="117" pin="2"/><net_sink comp="252" pin=15"/></net>

<net id="273"><net_src comp="117" pin="5"/><net_sink comp="252" pin=16"/></net>

<net id="274"><net_src comp="252" pin="17"/><net_sink comp="70" pin=8"/></net>

<net id="278"><net_src comp="101" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="283"><net_src comp="109" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="288"><net_src comp="126" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="293"><net_src comp="134" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="298"><net_src comp="117" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="303"><net_src comp="117" pin="5"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="308"><net_src comp="144" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="313"><net_src comp="152" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="318"><net_src comp="117" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="323"><net_src comp="117" pin="5"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="328"><net_src comp="162" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="333"><net_src comp="170" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="338"><net_src comp="117" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="343"><net_src comp="117" pin="5"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="348"><net_src comp="180" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="353"><net_src comp="188" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="358"><net_src comp="117" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="252" pin=7"/></net>

<net id="363"><net_src comp="117" pin="5"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="252" pin=8"/></net>

<net id="368"><net_src comp="198" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="373"><net_src comp="206" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="378"><net_src comp="117" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="252" pin=9"/></net>

<net id="383"><net_src comp="117" pin="5"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="252" pin=10"/></net>

<net id="388"><net_src comp="216" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="393"><net_src comp="224" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="398"><net_src comp="117" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="252" pin=11"/></net>

<net id="403"><net_src comp="117" pin="5"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="252" pin=12"/></net>

<net id="408"><net_src comp="234" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="413"><net_src comp="242" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="418"><net_src comp="117" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="252" pin=13"/></net>

<net id="423"><net_src comp="117" pin="5"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="252" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {9 }
	Port: stream_out_V_keep_V | {9 }
	Port: stream_out_V_strb_V | {9 }
	Port: stream_out_V_user_V | {9 }
	Port: stream_out_V_last_V | {9 }
	Port: stream_out_V_id_V | {9 }
	Port: stream_out_V_dest_V | {9 }
 - Input state : 
	Port: matrix2axi : state_data_V | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		state_data_V_load : 1
		state_data_V_load_31 : 1
	State 2
		state_data_V_load_32 : 1
		state_data_V_load_33 : 1
	State 3
		state_data_V_load_34 : 1
		state_data_V_load_35 : 1
	State 4
		state_data_V_load_36 : 1
		state_data_V_load_37 : 1
	State 5
		state_data_V_load_38 : 1
		state_data_V_load_39 : 1
	State 6
		state_data_V_load_40 : 1
		state_data_V_load_41 : 1
	State 7
		state_data_V_load_42 : 1
		state_data_V_load_43 : 1
	State 8
		state_data_V_load_44 : 1
		state_data_V_load_45 : 1
	State 9
		tmp_data_V : 1
		StgValue_60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   write  | StgValue_60_write_fu_70 |
|----------|-------------------------|
|bitconcatenate|    tmp_data_V_fu_252    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|state_data_V_addr_31_reg_280|    4   |
|state_data_V_addr_32_reg_285|    4   |
|state_data_V_addr_33_reg_290|    4   |
|state_data_V_addr_34_reg_305|    4   |
|state_data_V_addr_35_reg_310|    4   |
|state_data_V_addr_36_reg_325|    4   |
|state_data_V_addr_37_reg_330|    4   |
|state_data_V_addr_38_reg_345|    4   |
|state_data_V_addr_39_reg_350|    4   |
|state_data_V_addr_40_reg_365|    4   |
|state_data_V_addr_41_reg_370|    4   |
|state_data_V_addr_42_reg_385|    4   |
|state_data_V_addr_43_reg_390|    4   |
|state_data_V_addr_44_reg_405|    4   |
|state_data_V_addr_45_reg_410|    4   |
|  state_data_V_addr_reg_275 |    4   |
|state_data_V_load_31_reg_300|    8   |
|state_data_V_load_32_reg_315|    8   |
|state_data_V_load_33_reg_320|    8   |
|state_data_V_load_34_reg_335|    8   |
|state_data_V_load_35_reg_340|    8   |
|state_data_V_load_36_reg_355|    8   |
|state_data_V_load_37_reg_360|    8   |
|state_data_V_load_38_reg_375|    8   |
|state_data_V_load_39_reg_380|    8   |
|state_data_V_load_40_reg_395|    8   |
|state_data_V_load_41_reg_400|    8   |
|state_data_V_load_42_reg_415|    8   |
|state_data_V_load_43_reg_420|    8   |
|  state_data_V_load_reg_295 |    8   |
+----------------------------+--------+
|            Total           |   176  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |  16  |   4  |   64   ||    65   |
| grp_access_fu_117 |  p3  |  16  |   4  |   64   ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  4.398  ||   130   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   130  |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   176  |   130  |
+-----------+--------+--------+--------+
