verilog xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/f838/src" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/f838/src" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../ZU19EG_16st.gen/sources_1/bd/design_1/ipshared/f838/src" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/sim/fpga_bram128.v" \
"../../../bd/design_1/ipshared/f838/src/bit24_booth_wallace.v" \
"../../../bd/design_1/ipshared/f838/src/fsm.v" \
"../../../bd/design_1/ipshared/f838/src/lmring.v" \
"../../../bd/design_1/ipshared/f838/src/nbit_csa.v" \
"../../../bd/design_1/ipshared/f838/src/nbit_ndepth_queue.v" \
"../../../bd/design_1/ipshared/f838/src/nbit_register.v" \
"../../../bd/design_1/ipshared/f838/src/stage1.v" \
"../../../bd/design_1/ipshared/f838/src/stage2.v" \
"../../../bd/design_1/ipshared/f838/src/stage3.v" \
"../../../bd/design_1/ipshared/f838/src/stage4.v" \
"../../../bd/design_1/ipshared/f838/src/stage5.v" \
"../../../bd/design_1/ipshared/f838/src/unit.v" \
"../../../bd/design_1/ipshared/f838/src/emax6.v" \
"../../../bd/design_1/ip/design_1_emax6_0_0/sim/design_1_emax6_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
