xload final_rect/_0_0std_0_0cells_0_0OR2X1
box 0 0 40 60
label prboundary
box 33 15 36 18
paint ndiffusion
box 34 16 34 16
label "Y" right ndiffusion
box 33 28 36 31
paint pdiffusion
box 34 29 34 29
label "Y" right pdiffusion
box 33 39 34 42
paint polysilicon
box 34 40 34 40
label "_Y" right polysilicon
box 31 48 36 49
paint polysilicon
box 32 49 32 49
label "B" right polysilicon
box 31 51 32 52
paint polysilicon
box 32 52 32 52
label "B" right polysilicon
box 31 52 36 53
paint polysilicon
box 32 53 32 53
label "B" right polysilicon
box 30 15 33 18
paint ndiffusion
box 31 16 31 16
label "Y" right ndiffusion
box 30 28 33 31
paint pdiffusion
box 31 29 31 29
label "Y" right pdiffusion
box 30 39 33 42
paint polysilicon
box 31 40 31 40
label "_Y" right polysilicon
box 29 14 36 15
paint ndiffusion
box 30 15 30 15
label "Y" right ndiffusion
box 29 15 30 18
paint ndiffusion
box 30 16 30 16
label "Y" right ndiffusion
box 29 18 36 20
paint ndiffusion
box 30 19 30 19
label "Y" right ndiffusion
box 26 15 27 18
paint ndiffusion
box 27 16 27 16
label "GND" right ndiffusion
box 29 27 36 28
paint pdiffusion
box 30 28 30 28
label "Y" right pdiffusion
box 29 28 30 31
paint pdiffusion
box 30 29 30 29
label "Y" right pdiffusion
box 29 31 36 35
paint pdiffusion
box 30 32 30 32
label "Y" right pdiffusion
box 26 29 27 32
paint pdiffusion
box 27 30 27 30
label "Vdd" right pdiffusion
box 27 35 29 38
paint polysilicon
box 28 36 28 36
label "_Y" right polysilicon
box 27 38 34 39
paint polysilicon
box 28 39 28 39
label "_Y" right polysilicon
box 27 39 30 42
paint polysilicon
box 28 40 28 40
label "_Y" right polysilicon
box 27 42 34 43
paint polysilicon
box 28 43 28 43
label "_Y" right polysilicon
box 27 12 29 14
paint polysilicon
box 28 13 28 13
label "_Y" right polysilicon
box 27 14 29 20
paint ntransistor
box 28 15 28 15
label "_Y" right ntransistor
box 23 15 26 18
paint ndiffusion
box 24 16 24 16
label "GND" right ndiffusion
box 27 20 29 27
paint polysilicon
box 28 21 28 21
label "_Y" right polysilicon
box 27 27 29 35
paint ptransistor
box 28 28 28 28
label "_Y" right ptransistor
box 23 29 26 32
paint pdiffusion
box 24 30 24 30
label "Vdd" right pdiffusion
box 35 49 36 52
paint polysilicon
box 36 50 36 50
label "B" right polysilicon
box 22 14 27 15
paint ndiffusion
box 23 15 23 15
label "GND" right ndiffusion
box 22 15 23 18
paint ndiffusion
box 23 16 23 16
label "GND" right ndiffusion
box 22 18 27 20
paint ndiffusion
box 23 19 23 19
label "GND" right ndiffusion
box 19 16 20 19
paint ndiffusion
box 20 17 20 17
label "_Y" right ndiffusion
box 22 27 27 29
paint pdiffusion
box 23 28 23 28
label "Vdd" right pdiffusion
box 22 29 23 32
paint pdiffusion
box 23 30 23 30
label "Vdd" right pdiffusion
box 22 32 27 35
paint pdiffusion
box 23 33 23 33
label "Vdd" right pdiffusion
box 22 35 26 42
paint pdiffusion
box 23 36 23 36
label "Vdd" right pdiffusion
box 32 49 35 52
paint polysilicon
box 33 50 33 50
label "B" right polysilicon
box 20 12 22 14
paint polysilicon
box 21 13 21 13
label "B" right polysilicon
box 20 14 22 20
paint ntransistor
box 21 15 21 15
label "B" right ntransistor
box 16 16 19 19
paint ndiffusion
box 17 17 17 17
label "_Y" right ndiffusion
box 20 20 22 27
paint polysilicon
box 21 21 21 21
label "B" right polysilicon
box 20 27 22 42
paint ptransistor
box 21 28 21 28
label "B" right ptransistor
box 20 42 22 49
paint polysilicon
box 21 43 21 43
label "B" right polysilicon
box 20 49 32 51
paint polysilicon
box 21 50 21 50
label "B" right polysilicon
box 15 14 20 16
paint ndiffusion
box 16 15 16 15
label "_Y" right ndiffusion
box 15 16 16 19
paint ndiffusion
box 16 17 16 17
label "_Y" right ndiffusion
box 15 19 20 20
paint ndiffusion
box 16 20 16 20
label "_Y" right ndiffusion
box 12 15 13 18
paint ndiffusion
box 13 16 13 16
label "GND" right ndiffusion
box 15 27 20 42
paint pdiffusion
box 12 28 13 31
paint pdiffusion
box 13 29 13 29
label "_Y" right pdiffusion
box 12 47 15 50
paint polysilicon
box 13 48 13 48
label "A" right polysilicon
box 13 12 15 14
paint polysilicon
box 14 13 14 13
label "A" right polysilicon
box 13 14 15 20
paint ntransistor
box 14 15 14 15
label "A" right ntransistor
box 9 15 12 18
paint ndiffusion
box 10 16 10 16
label "GND" right ndiffusion
box 13 20 15 27
paint polysilicon
box 14 21 14 21
label "A" right polysilicon
box 13 27 15 42
paint ptransistor
box 14 28 14 28
label "A" right ptransistor
box 9 28 12 31
paint pdiffusion
box 10 29 10 29
label "_Y" right pdiffusion
box 13 42 15 46
paint polysilicon
box 14 43 14 43
label "A" right polysilicon
box 9 47 12 50
paint polysilicon
box 10 48 10 48
label "A" right polysilicon
box 8 14 13 15
paint ndiffusion
box 9 15 9 15
label "GND" right ndiffusion
box 8 15 9 18
paint ndiffusion
box 9 16 9 16
label "GND" right ndiffusion
box 8 18 13 20
paint ndiffusion
box 9 19 9 19
label "GND" right ndiffusion
box 8 27 13 28
paint pdiffusion
box 9 28 9 28
label "_Y" right pdiffusion
box 8 28 9 31
paint pdiffusion
box 9 29 9 29
label "_Y" right pdiffusion
box 8 31 13 42
paint pdiffusion
box 9 32 9 32
label "_Y" right pdiffusion
box 8 46 15 47
paint polysilicon
box 9 47 9 47
label "A" right polysilicon
box 8 47 9 50
paint polysilicon
box 9 48 9 48
label "A" right polysilicon
box 8 50 15 51
paint polysilicon
box 9 51 9 51
label "A" right polysilicon
box 32 49 35 52
paint pc
box 33 50 33 50
label "B" right pc
box 30 15 33 18
paint ndc
box 31 16 31 16
label "Y" right ndc
box 30 28 33 31
paint pdc
box 31 29 31 29
label "Y" right pdc
box 30 39 33 42
paint pc
box 31 40 31 40
label "_Y" right pc
box 23 29 26 32
paint pdc
box 24 30 24 30
label "Vdd" right pdc
box 23 15 26 18
paint ndc
box 24 16 24 16
label "GND" right ndc
box 16 16 19 19
paint ndc
box 17 17 17 17
label "_Y" right ndc
box 9 15 12 18
paint ndc
box 10 16 10 16
label "GND" right ndc
box 9 28 12 31
paint pdc
box 10 29 10 29
label "_Y" right pdc
box 9 47 12 50
paint pc
box 10 48 10 48
label "A" right pc
box 30 31 33 32
paint m1
box 31 32 31 32
label "Y" right m1
port class output
port make
box 30 28 33 31
paint m1
box 31 29 31 29
label "Y" right m1
port class output
port make
box 26 29 27 32
paint m1
box 27 30 27 30
label "Vdd" right m1
box 35 51 36 52
paint m1
box 36 52 36 52
label "B" right m1
port class input
port make
box 23 18 26 19
paint m1
box 24 19 24 19
label "GND" right m1
box 23 29 26 32
paint m1
box 24 30 24 30
label "Vdd" right m1
box 32 48 35 49
paint m1
box 33 49 33 49
label "B" right m1
port class input
port make
box 32 49 35 52
paint m1
box 33 50 33 50
label "B" right m1
port class input
port make
box 32 52 36 56
paint m1
box 33 53 33 53
label "B" right m1
port class input
port make
box 30 15 33 18
paint m1
box 31 16 31 16
label "Y" right m1
port class output
port make
box 30 18 33 28
paint m1
box 31 19 31 19
label "Y" right m1
port class output
port make
box 22 28 27 29
paint m1
box 23 29 23 29
label "Vdd" right m1
box 22 29 23 32
paint m1
box 23 30 23 30
label "Vdd" right m1
box 22 32 27 33
paint m1
box 23 33 23 33
label "Vdd" right m1
box 26 52 27 55
paint m1
box 27 53 27 53
label "Vdd" right m1
box 23 15 26 18
paint m1
box 24 16 24 16
label "GND" right m1
box 19 16 20 19
paint m1
box 20 17 20 17
label "_Y" right m1
box 33 39 34 42
paint m1
box 34 40 34 40
label "_Y" right m1
box 23 51 27 52
paint m1
box 24 52 24 52
label "Vdd" right m1
box 23 52 26 55
paint m1
box 24 53 24 53
label "Vdd" right m1
box 23 55 27 56
paint m1
box 24 56 24 56
label "Vdd" right m1
box 16 16 19 19
paint m1
box 17 17 17 17
label "_Y" right m1
box 16 19 19 28
paint m1
box 17 20 17 20
label "_Y" right m1
box 30 39 33 42
paint m1
box 31 40 31 40
label "_Y" right m1
box 30 8 35 11
paint m1
box 31 9 31 9
label "Y" right m1
port class output
port make
box 30 11 33 15
paint m1
box 31 12 31 12
label "Y" right m1
port class output
port make
box 23 13 26 15
paint m1
box 24 14 24 14
label "GND" right m1
box 15 16 16 19
paint m1
box 16 17 16 17
label "_Y" right m1
box 16 31 19 39
paint m1
box 17 32 17 32
label "_Y" right m1
box 16 39 30 42
paint m1
box 17 40 17 40
label "_Y" right m1
box 32 4 36 8
paint m1
box 33 5 33 5
label "Y" right m1
port class output
port make
box 12 28 19 31
paint m1
box 13 29 13 29
label "_Y" right m1
box 12 47 13 50
paint m1
box 13 48 13 48
label "A" right m1
port class input
port make
box 9 8 12 10
paint m1
box 10 9 10 9
label "GND" right m1
box 9 10 26 13
paint m1
box 10 11 10 11
label "GND" right m1
box 9 13 12 15
paint m1
box 10 14 10 14
label "GND" right m1
box 9 15 12 18
paint m1
box 10 16 10 16
label "GND" right m1
box 9 18 12 19
paint m1
box 10 19 10 19
label "GND" right m1
box 9 28 12 31
paint m1
box 10 29 10 29
label "_Y" right m1
box 9 47 12 50
paint m1
box 10 48 10 48
label "A" right m1
port class input
port make
box 8 4 12 8
paint m1
box 9 5 9 5
label "GND" right m1
box 8 28 9 31
paint m1
box 9 29 9 29
label "_Y" right m1
box 8 46 13 47
paint m1
box 9 47 9 47
label "A" right m1
port class input
port make
box 8 47 9 50
paint m1
box 9 48 9 48
label "A" right m1
port class input
port make
box 8 50 13 51
paint m1
box 9 51 9 51
label "A" right m1
port class input
port make
box 8 51 12 56
paint m1
box 9 52 9 52
label "A" right m1
port class input
port make
box 23 29 26 32
paint mcon
box 24 30 24 30
label "Vdd" right mcon
box 23 52 26 55
paint mcon
box 24 53 24 53
label "Vdd" right mcon
box 26 29 27 32
paint m2
box 27 30 27 30
label "Vdd" right m2
box 26 52 27 55
paint m2
box 27 53 27 53
label "Vdd" right m2
box 23 29 26 32
paint m2
box 24 30 24 30
label "Vdd" right m2
box 23 33 25 51
paint m2
box 24 34 24 34
label "Vdd" right m2
box 23 52 26 55
paint m2
box 24 53 24 53
label "Vdd" right m2
box 22 28 27 29
paint m2
box 23 29 23 29
label "Vdd" right m2
box 22 29 23 32
paint m2
box 23 30 23 30
label "Vdd" right m2
box 22 32 27 33
paint m2
box 23 33 23 33
label "Vdd" right m2
box 22 51 27 52
paint m2
box 23 52 23 52
label "Vdd" right m2
box 22 52 23 55
paint m2
box 23 53 23 53
label "Vdd" right m2
box 22 55 27 56
paint m2
box 23 56 23 56
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
