[
  {
    "author": [
      {
        "family": "Adir",
        "given": "Allon"
      },
      {
        "family": "Almog",
        "given": "Eli"
      },
      {
        "family": "Fournier",
        "given": "Laurent"
      },
      {
        "family": "Marcus",
        "given": "Eitan"
      },
      {
        "family": "Rimon",
        "given": "Michal"
      },
      {
        "family": "Vinov",
        "given": "Michael"
      },
      {
        "family": "Ziv",
        "given": "Avi"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "[AAF+ 04]"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "84–93"
    ],
    "title": [
      "Genesys-pro: Innovations in test program generation for functional processor verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "Miron"
      },
      {
        "family": "Breuer",
        "given": "Melvin A."
      },
      {
        "family": "Friedman",
        "given": "Arthur D."
      }
    ],
    "citation-number": [
      "ABF94"
    ],
    "date": [
      "1994-09"
    ],
    "edition": [
      "revised"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Accellera"
      }
    ],
    "citation-number": [
      "Acc04"
    ],
    "container-title": [
      "Rev"
    ],
    "date": [
      "2004-06"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Property Specification Language Reference Manual"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eda.org/vfv/docs/PSL-v1.1.pdf."
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD03"
    ],
    "container-title": [
      "Revision Guide"
    ],
    "date": [
      "2003-10"
    ],
    "title": [
      "AMD AthlonTM Processor Model 6"
    ],
    "type": "article-journal",
    "url": [
      "http://www.amd.com/us-en/assets/content_type/"
    ]
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD08"
    ],
    "date": [
      "2008-04"
    ],
    "title": [
      "Revision Guide for AMD Family 10h Processors"
    ],
    "type": null,
    "url": [
      "http://.amd.com/us-en/assets/content_type/"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "Charles J."
      },
      {
        "family": "Mehta",
        "given": "Dinesh P."
      },
      {
        "family": "Sapatnekar",
        "given": "Sachin S."
      }
    ],
    "citation-number": [
      "AMS08"
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Taylor and Francis"
    ],
    "title": [
      "Handbook of Algorithms for Physical Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Arvind"
      }
    ],
    "citation-number": [
      "Arv03"
    ],
    "container-title": [
      "MEMOCODE, Proceedings of the ACM/EEE International Conference on Formal Methods and Models for Co-Design"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "249,"
    ],
    "title": [
      "Bluespec: A language for hardware design, simulation, synthesis and verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "Aus00"
    ],
    "container-title": [
      "Journal of Instruction-Level Parallelism"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "DIVA: A dynamic approach to microprocessor verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "Michael"
      },
      {
        "family": "Agrawal",
        "given": "Vishwanti"
      }
    ],
    "citation-number": [
      "BA00"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Essentials of Electronic Testing for Digital, Memory and Mixed-signal VLSI Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "David"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "BA08"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "0"
    ],
    "title": [
      "The SimpleScalar toolset"
    ],
    "type": null,
    "url": [
      "http:"
    ],
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Bhadra",
        "given": "Jayanta"
      },
      {
        "family": "Abadir",
        "given": "Magdy S."
      },
      {
        "family": "Wang",
        "given": "Li-C."
      },
      {
        "family": "Ray",
        "given": "Sandip"
      }
    ],
    "citation-number": [
      "BAWR07"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "112–122"
    ],
    "title": [
      "A survey of hybrid techniques for functional verification"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "Randal E."
      },
      {
        "family": "Beatty",
        "given": "Derek L."
      },
      {
        "family": "Brace",
        "given": "Karl"
      },
      {
        "family": "Cho",
        "given": "Kyeongsoon"
      },
      {
        "family": "Sheffler",
        "given": "Thomas"
      }
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1987-06"
    ],
    "genre": [
      "[BBB+ 87]"
    ],
    "pages": [
      "9–16,"
    ],
    "title": [
      "COSMOS: A compiled simulator for MOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beatty",
        "given": "Derek L."
      },
      {
        "family": "Bryant",
        "given": "Randal E."
      },
      {
        "family": "Seger",
        "given": "Carl-Johann H."
      }
    ],
    "citation-number": [
      "BBS90"
    ],
    "container-title": [
      "Proceedings of Sixth MIT conference on advanced research in VLSI"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "98–112,"
    ],
    "title": [
      "Synchronous circuit verification by symbolic simulation: An illustration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "Ben01"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "224–228,"
    ],
    "title": [
      "Validating the Intel R Pentium R 4 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "Ber05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Formal Verification Scalable Hardware Verification With Symbolic Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Behm",
        "given": "Michael"
      },
      {
        "family": "Ludden",
        "given": "John"
      },
      {
        "family": "Lichtenstein",
        "given": "Yossi"
      },
      {
        "family": "Rimon",
        "given": "Michal"
      },
      {
        "family": "Vinov",
        "given": "Michael"
      }
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "[BLL+ 04]"
    ],
    "pages": [
      "36–40,"
    ],
    "title": [
      "Industrial experience with test generation languages for processor verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bayazit",
        "given": "Ali A."
      },
      {
        "family": "Malik",
        "given": "Sharad"
      }
    ],
    "citation-number": [
      "BM05"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1052–1059,"
    ],
    "title": [
      "Complementary use of runtime validation and model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Bochs"
      }
    ],
    "citation-number": [
      "Boc07"
    ],
    "date": [
      "2007-09"
    ],
    "title": [
      "The open source IA-32 emulation project"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Brace",
        "given": "Karl"
      },
      {
        "family": "Rudell",
        "given": "Richard"
      },
      {
        "family": "Bryant",
        "given": "Randal E."
      }
    ],
    "citation-number": [
      "BRB90"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "40–45,"
    ],
    "title": [
      "Efficient implementation of a BDD package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "Randal E."
      }
    ],
    "citation-number": [
      "Bry85"
    ],
    "container-title": [
      "Proceedings of Chapel Hill Conference on VLSI"
    ],
    "date": [
      "1985-05"
    ],
    "pages": [
      "419–438,"
    ],
    "title": [
      "Symbolic verification of MOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "Randal E."
      }
    ],
    "citation-number": [
      "Bry86"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–691"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "Oliver"
      },
      {
        "family": "Berthet",
        "given": "Christian"
      },
      {
        "family": "Madre",
        "given": "Jean C."
      }
    ],
    "citation-number": [
      "CBM89"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Automatic Verification Methods for Finite State Systems"
    ],
    "date": [
      "1989-06"
    ],
    "pages": [
      "365–373,"
    ],
    "title": [
      "Verification of synchronous sequential machines based on symbolic execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM07a"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "91–98,"
    ],
    "title": [
      "Automating post-silicon debugging and repair"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM07b"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "152–165"
    ],
    "title": [
      "Simulation-based bug trace minimization with BMC-based refinement"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "Edmund M."
      },
      {
        "family": "Biere",
        "given": "Armin"
      },
      {
        "family": "Raimi",
        "given": "Richard"
      },
      {
        "family": "Zhu",
        "given": "Yunshan"
      }
    ],
    "citation-number": [
      "CBRZ01"
    ],
    "container-title": [
      "Formal Methods in System Design"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–34"
    ],
    "title": [
      "Bounded model checking using satisfiability solving"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "Edmund M."
      },
      {
        "family": "Grumberg",
        "given": "Orna"
      },
      {
        "family": "Peled",
        "given": "Doron A."
      }
    ],
    "citation-number": [
      "CGP08"
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "sixth"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Model Checking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "William C."
      },
      {
        "family": "Joyner",
        "given": "William H."
      },
      {
        "family": "Brand",
        "given": "Daniel"
      }
    ],
    "citation-number": [
      "CJB79"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1979-06"
    ],
    "pages": [
      "280–286,"
    ],
    "title": [
      "Symbolic simulation for correct machine design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corti",
        "given": "William D."
      },
      {
        "family": "Kenny",
        "given": "Robert"
      },
      {
        "family": "Marsh",
        "given": "Joseph O."
      },
      {
        "family": "Parker",
        "given": "Steven C."
      },
      {
        "family": "Scanzano",
        "given": "Frank X."
      },
      {
        "family": "Won",
        "given": "Michael"
      }
    ],
    "container-title": [
      "On-chip logic analyzer",
      "Patent"
    ],
    "date": [
      "2004-12"
    ],
    "genre": [
      "[CKM+ 04]"
    ],
    "issue": [
      "6834360"
    ],
    "publisher": [
      "International Business Machines Corporation"
    ],
    "title": [
      "U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "Ben"
      },
      {
        "family": "Venkataramanan",
        "given": "Srinivasan"
      },
      {
        "family": "Kumari",
        "given": "Ajeetha"
      }
    ],
    "citation-number": [
      "CVK04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "VhdlCohen Publishing"
    ],
    "title": [
      "Using PSL/Sugar for Formal and Dynamic Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CWBM07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "65–72,"
    ],
    "title": [
      "Automatic error diagnosis and correction for RTL designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Bauserman",
        "given": "Adam"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DBB07"
    ],
    "container-title": [
      "MTV, Proceedings of the International Workshop on Microprocessor Test and Verification"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "91–97,"
    ],
    "title": [
      "Chico: An on-chip hardware checker for pipeline control logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "Martin"
      },
      {
        "family": "Putnam",
        "given": "Hilary"
      }
    ],
    "citation-number": [
      "DP60"
    ],
    "container-title": [
      "Journal of the Association for Computing Machinery"
    ],
    "date": [
      "1960-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "201–215"
    ],
    "title": [
      "A computing procedure for quantification theory"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "Niklas"
      },
      {
        "family": "Sorensson",
        "given": "Niklas"
      }
    ],
    "citation-number": [
      "ES03"
    ],
    "collection-title": [
      "of Lecture Notes in Computer Science"
    ],
    "container-title": [
      "Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "502–518"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "An extensible SAT-solver"
    ],
    "type": "chapter",
    "volume": [
      "2919"
    ]
  },
  {
    "author": [
      {
        "family": "Eiles",
        "given": "Travis"
      },
      {
        "family": "Woods",
        "given": "Gary"
      },
      {
        "family": "Rao",
        "given": "Valluri"
      }
    ],
    "citation-number": [
      "EWR00"
    ],
    "container-title": [
      "ISSCC, Proceedings of the International Solid State Circuits Conference"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "220–221,"
    ],
    "title": [
      "Optical probing of flip-chip-packaged microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Foster",
        "given": "Harry"
      },
      {
        "family": "Krolnik",
        "given": "Adam"
      },
      {
        "family": "Lacey",
        "given": "David"
      }
    ],
    "citation-number": [
      "FKL04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Assertion-based design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fine",
        "given": "Shai"
      },
      {
        "family": "Ziv",
        "given": "Avi"
      }
    ],
    "citation-number": [
      "FZ03"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "286–281,"
    ],
    "title": [
      "Coverage directed test generation for functional verification using Bayesian networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gluska",
        "given": "Alon"
      }
    ],
    "citation-number": [
      "Glu06"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "332–337,"
    ],
    "title": [
      "Practical methods in coverage-oriented verification of the Merom microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gunes",
        "given": "Mehmet H."
      },
      {
        "family": "Thornton",
        "given": "Mitchell"
      },
      {
        "family": "Kocan",
        "given": "Fatih"
      },
      {
        "family": "Szygenda",
        "given": "Stephen"
      }
    ],
    "citation-number": [
      "GTKS05"
    ],
    "container-title": [
      "MWSCAS, Proceedings of the Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "2005-08"
    ],
    "pages": [
      "744–749,"
    ],
    "title": [
      "A and comparison of digital logic simulators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Haque",
        "given": "Faisal I."
      },
      {
        "family": "Khan",
        "given": "Khizar A."
      },
      {
        "family": "Michelson",
        "given": "Jonathan"
      }
    ],
    "citation-number": [
      "HKM01"
    ],
    "container-title": [
      "Verification Central"
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "first"
    ],
    "title": [
      "The Art of Verification with Vera"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hollander",
        "given": "Yoav"
      },
      {
        "family": "Morley",
        "given": "Matthew"
      },
      {
        "family": "Noy",
        "given": "Amos"
      }
    ],
    "citation-number": [
      "HMN01"
    ],
    "container-title": [
      "TOOLS, Proceedings of the, International Conference on Technology of Object-Oriented Languages"
    ],
    "date": [
      "2001-03"
    ],
    "pages": [
      "41–50,"
    ],
    "title": [
      "The e language: A fresh separation of concerns"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "Gary D."
      },
      {
        "family": "Somenzi",
        "given": "Fabio"
      }
    ],
    "citation-number": [
      "HS06"
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic Synthesis and Verification Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "Richard"
      },
      {
        "family": "Theobald",
        "given": "Michael"
      },
      {
        "family": "Brannon Batson",
        "given": "J.P.Grossman"
      },
      {
        "family": "Wang",
        "given": "Stanley C."
      },
      {
        "family": "Gagliardo",
        "given": "Joseph"
      },
      {
        "family": "Deneroff",
        "given": "Martin M."
      },
      {
        "family": "Dror",
        "given": "Ron O."
      },
      {
        "family": "Shaw",
        "given": "David E."
      }
    ],
    "container-title": [
      "DVCon, Proceedings of the Design and Verification Conference and Exhibition"
    ],
    "date": [
      "2009-02"
    ],
    "genre": [
      "[HTB+ 09]"
    ],
    "pages": [
      "1–7,"
    ],
    "title": [
      "Postsilicon debug using formal verification waypoints"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "IEE01a"
    ],
    "container-title": [
      "IEEE Std"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1149 1–2001 ,"
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Standard test access port and boundary-scan architecture"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ]
  },
  {
    "citation-number": [
      "IEE01b"
    ],
    "note": [
      "Std 1364-2001., 2001."
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Standard Verilog hardware description language"
    ],
    "type": null,
    "url": [
      "http://ieeexplore.ieee.org/"
    ]
  },
  {
    "citation-number": [
      "IEE04"
    ],
    "container-title": [
      "IEC 61691-1-1 First edition 2004-10; IEEE 1076"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "9649"
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Behavioural languages - Part 1-1: VHDL language reference manual"
    ],
    "type": "chapter",
    "url": [
      "http://ieeexplore.ieee.org/servlet/opac?"
    ]
  },
  {
    "citation-number": [
      "IEE07"
    ],
    "note": [
      "Std 1800-2007, 2007."
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language"
    ],
    "type": null,
    "url": [
      "http://ieeexplore.ieee.org/servlet/opac?punumber="
    ]
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Doug"
      },
      {
        "family": "Gottlieb",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "JG04"
    ],
    "container-title": [
      "CICC, Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "665–670,"
    ],
    "title": [
      "The crazy mixed up world of silicon debug"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Doug"
      },
      {
        "family": "Poehhnan",
        "given": "Steve"
      },
      {
        "family": "Govan",
        "given": "Vincent"
      }
    ],
    "citation-number": [
      "JPG01"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "451–460,"
    ],
    "title": [
      "Debug methodology for the McKinley processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuppuswamy",
        "given": "Ravishankar"
      },
      {
        "family": "DesRosier",
        "given": "Peter"
      },
      {
        "family": "Feltham",
        "given": "Derek"
      },
      {
        "family": "Sheikh",
        "given": "Rehan"
      },
      {
        "family": "Thadikaran",
        "given": "Paul"
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "[KDF+ 04]"
    ],
    "pages": [
      "63–72"
    ],
    "title": [
      "Full hold-scan systems in microprocessors: Cost/benefit analysis"
    ],
    "type": "article-journal",
    "volume": [
      "08"
    ]
  },
  {
    "author": [
      {
        "family": "Kern",
        "given": "Christoph"
      },
      {
        "family": "Greenstreet",
        "given": "Mark R."
      }
    ],
    "citation-number": [
      "KG99"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "123–193"
    ],
    "title": [
      "Formal verification in hardware design: a survey"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "Ramayya"
      },
      {
        "family": "Kropf",
        "given": "Thomas"
      }
    ],
    "citation-number": [
      "KK94"
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "first"
    ],
    "location": [
      "Berlin/ Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Theorem provers in circuit design: theory, practice, and experience"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "Leslie"
      }
    ],
    "citation-number": [
      "Lam02"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Addison-Wesley Professional"
    ],
    "title": [
      "Specifying systems: the TLA+ language and tools for hardware and software engineers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Litt",
        "given": "Timothe"
      }
    ],
    "citation-number": [
      "Lit02"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "584–589,"
    ],
    "title": [
      "Support for debugging in the Alpha 21364 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "Peter S."
      },
      {
        "family": "Christensson",
        "given": "Magnus"
      },
      {
        "family": "Eskilson",
        "given": "Jesper"
      },
      {
        "family": "Forsgren",
        "given": "Daniel"
      },
      {
        "family": "Hallberg",
        "given": "Gustav"
      },
      {
        "family": "Hogberg",
        "given": "Johan"
      },
      {
        "family": "Larsson",
        "given": "Frederik"
      },
      {
        "family": "Moestedt",
        "given": "Andreas"
      },
      {
        "family": "Werner",
        "given": "Bengt"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "[MCE+ 02]"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58"
    ],
    "title": [
      "Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Meister",
        "given": "Gerd"
      }
    ],
    "citation-number": [
      "Mei93"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "University of Saarland, Department of Computer Science"
    ],
    "title": [
      "A survey on parallel logic simulation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Mentor Graphics R."
      }
    ],
    "citation-number": [
      "Men08"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "ModelSim - a comprehensive simulation and debug environment for complex ASIC and FPGA designs"
    ],
    "type": null,
    "url": [
      "http://www.model.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "Alexander"
      }
    ],
    "citation-number": [
      "Mic03"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Digital logic testing and simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS05"
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "482–493"
    ],
    "title": [
      "Dynamic verification of sequential consistency"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Beckmann",
        "given": "Bradford M."
      },
      {
        "family": "Marty",
        "given": "Michael R."
      },
      {
        "family": "Xu",
        "given": "Min"
      },
      {
        "family": "Alameldeen",
        "given": "Alaa R."
      },
      {
        "family": "Moore",
        "given": "Kevin E."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[MSB+ 05]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "92–99"
    ],
    "title": [
      "Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "Joao P."
      },
      {
        "family": "Sakallah",
        "given": "Karem A."
      }
    ],
    "citation-number": [
      "MSS99"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "506–521"
    ],
    "title": [
      "GRASP: a search algorithm for propositional satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Nacif",
        "given": "Jose A."
      },
      {
        "family": "Paula",
        "given": "Flavio M.",
        "particle": "de"
      },
      {
        "family": "Coelho",
        "given": "Claudionor N."
      },
      {
        "family": "Sica",
        "given": "Fernando C."
      },
      {
        "family": "Foster",
        "given": "Harry"
      },
      {
        "family": "Fernandes",
        "given": "Antonio O."
      },
      {
        "family": "Silva",
        "given": "Diogenes C.",
        "particle": "da"
      }
    ],
    "container-title": [
      "Symposium on Integrated Circuits and System Design"
    ],
    "date": [
      "2004-09"
    ],
    "genre": [
      "[NdPC+ 04]"
    ],
    "pages": [
      "55–59,"
    ],
    "title": [
      "The Chip is Ready. Am I done? On-chip Verification using Assertion Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Prasad",
        "given": "Mukul R."
      },
      {
        "family": "Biere",
        "given": "Armin"
      },
      {
        "family": "Gupta",
        "given": "Aarti"
      }
    ],
    "citation-number": [
      "PBG05"
    ],
    "container-title": [
      "STTT, Journal on Software Tools for Technology Transfer"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "156–173"
    ],
    "title": [
      "A survey of recent advances in SAT-based formal verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Perry",
        "given": "Douglas L."
      },
      {
        "family": "Foster",
        "given": "Harry"
      }
    ],
    "citation-number": [
      "PF05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "McGraw-Hill Professional"
    ],
    "title": [
      "Applied Formal Verification: For Digital Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Piziali",
        "given": "Andrew"
      }
    ],
    "citation-number": [
      "Piz04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Functional verification coverage measurement and analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rotithor",
        "given": "Hemant"
      }
    ],
    "citation-number": [
      "Rot00"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "77–88"
    ],
    "title": [
      "Post-silicon validation methodology for microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Ravi",
        "given": "Kavita"
      },
      {
        "family": "Somenzi",
        "given": "Fabio"
      }
    ],
    "citation-number": [
      "RS95"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "154–158,"
    ],
    "title": [
      "High-density reachability analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shanley",
        "given": "Tom"
      },
      {
        "family": "Colwell",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "SC04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "illustrated"
    ],
    "publisher": [
      "Addison-Wesley Professional"
    ],
    "title": [
      "The Unabridged Pentium 4: IA32 Processor Genealogy"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Silas",
        "given": "Isic"
      },
      {
        "family": "Frumkin",
        "given": "Igor"
      },
      {
        "family": "Hazan",
        "given": "Eilon"
      },
      {
        "family": "Mor",
        "given": "Ehud"
      },
      {
        "family": "Zobin",
        "given": "Genadiy"
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2003-05"
    ],
    "genre": [
      "[SFH+ 03]"
    ],
    "pages": [
      "38–43"
    ],
    "title": [
      "Systemlevel validation of the Intel R Pentium R M processor"
    ],
    "type": "article-journal",
    "volume": [
      "07"
    ]
  },
  {
    "author": [
      {
        "family": "Selman",
        "given": "Bart"
      },
      {
        "family": "Kautz",
        "given": "Henry"
      },
      {
        "family": "Cohen",
        "given": "Bram"
      }
    ],
    "citation-number": [
      "SKC95"
    ],
    "container-title": [
      "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "521–532,"
    ],
    "title": [
      "Local search strategies for satisfiability testing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sarangi",
        "given": "Smruti"
      },
      {
        "family": "Narayanasamy",
        "given": "Satish"
      },
      {
        "family": "Carneal",
        "given": "Bruce"
      },
      {
        "family": "Tiwari",
        "given": "Abhishek"
      },
      {
        "family": "Calder",
        "given": "Brad"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "[SNC+ 07]"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–25"
    ],
    "title": [
      "Patching processor design errors with programmable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "Fabio"
      }
    ],
    "citation-number": [
      "Som09"
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "Colorado.edu/ ̃ fabio/CUDD"
    ],
    "title": [
      "CUDD: CU Decision Diagram Package"
    ],
    "type": "book",
    "url": [
      "http://vlsi."
    ]
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "Sean"
      },
      {
        "family": "Veneris",
        "given": "Andreas"
      }
    ],
    "citation-number": [
      "SV06"
    ],
    "container-title": [
      "MTV, Proceedings of the International Workshop on Microprocessor Test and Verification"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "88–93,"
    ],
    "title": [
      "Abstraction and refinement techniques in automated design debugging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "Sean"
      },
      {
        "family": "Veneris",
        "given": "Andreas"
      },
      {
        "family": "Mangassarian",
        "given": "Hratch"
      }
    ],
    "citation-number": [
      "SVM07"
    ],
    "container-title": [
      "ASP-DAC, Proceedings of the Asian-South Pacific Design Automation Conference"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "932–937,"
    ],
    "title": [
      "Trace compaction using SAT-based reachability analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Synopsys R."
      }
    ],
    "citation-number": [
      "Syn09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "VCS: Comprehensive RTL Verification Solution"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/tools/verification/"
    ]
  },
  {
    "author": [
      {
        "family": "Vijayaraghavan",
        "given": "Srikanth"
      },
      {
        "family": "Ramanathan",
        "given": "Meyyappan"
      }
    ],
    "citation-number": [
      "VR05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "illustrated"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A practical guide for system Verilog assertions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA06"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "344–347,"
    ],
    "title": [
      "Shielding against design flaws with field repairable control logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA07"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1126–1138"
    ],
    "title": [
      "Microprocessor verification via feedback-adjusted Markov Models"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Wile",
        "given": "Bruce"
      },
      {
        "family": "Goss",
        "given": "John C."
      },
      {
        "family": "Roesner",
        "given": "Wolfgang"
      }
    ],
    "citation-number": [
      "WGR05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "illustrated, annotated"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Comprehensive functional verification the complete industry cycle"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yerramilli",
        "given": "Siva"
      }
    ],
    "citation-number": [
      "Yer06"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2006-10"
    ],
    "pages": [
      "14,"
    ],
    "title": [
      "On the need for convergence between design validation and test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "Jun"
      },
      {
        "family": "Pixley",
        "given": "Carl"
      },
      {
        "family": "Aziz",
        "given": "Adnan"
      }
    ],
    "citation-number": [
      "YPA06"
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Constraint-Based Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "Miron"
      },
      {
        "family": "Bradley",
        "given": "Paul"
      },
      {
        "family": "Dwarakanath",
        "given": "Kumar"
      },
      {
        "family": "Levin",
        "given": "Peter"
      },
      {
        "family": "Memmi",
        "given": "Gerard"
      },
      {
        "family": "Miller",
        "given": "Dave"
      }
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "genre": [
      "[ABD+ 06]"
    ],
    "pages": [
      "7–12,"
    ],
    "title": [
      "A reconfigurable design-for-debug infrastructure for SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD05"
    ],
    "date": [
      "2005-08"
    ],
    "note": [
      "pdf."
    ],
    "title": [
      "Revision Guide for AMD AthlonTM 64 and AMD OpteronTM Processors"
    ],
    "type": null,
    "url": [
      "http://www.amd.com/us-en/"
    ]
  },
  {
    "author": [
      {
        "family": "Bojan",
        "given": "Tommy"
      },
      {
        "family": "Arreola",
        "given": "Manuel A."
      },
      {
        "family": "Shlomo",
        "given": "Eran"
      },
      {
        "family": "Shachar",
        "given": "Tal"
      }
    ],
    "citation-number": [
      "BASS07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "145–150,"
    ],
    "title": [
      "Functional coverage measurements and results in post-silicon validation of CoreTM 2 Duo family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bierman",
        "given": "Keith H."
      },
      {
        "family": "Emberson",
        "given": "David R."
      },
      {
        "family": "no",
        "given": "Liang T.Chen U.S.Patent"
      }
    ],
    "citation-number": [
      "BEC06"
    ],
    "container-title": [
      "Sun Microsystems, Inc"
    ],
    "date": [
      "2006-11"
    ],
    "title": [
      "7133818: Method and apparatus for accelerated post-silicon testing and random number generation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "Ben01"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "224–228,"
    ],
    "title": [
      "Validating the Intel R Pentium R 4 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Bochs"
      }
    ],
    "citation-number": [
      "Boc07"
    ],
    "date": [
      "2007-09"
    ],
    "title": [
      "The open source IA-32 emulation project"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM07"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "152–165"
    ],
    "title": [
      "Simulation-based bug trace minimization with BMC-based refinement"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CWBM07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "65–72,"
    ],
    "title": [
      "Automatic error diagnosis and correction for RTL designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eiles",
        "given": "Travis"
      },
      {
        "family": "Woods",
        "given": "Gary"
      },
      {
        "family": "Rao",
        "given": "Valluri"
      }
    ],
    "citation-number": [
      "EWR00"
    ],
    "container-title": [
      "ISSCC, Proceedings of the International Solid State Circuits Conference"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "220–221,"
    ],
    "title": [
      "Optical probing of flip-chip-packaged microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int07a] Intel"
      }
    ],
    "date": [
      "2007-11"
    ],
    "title": [
      "Intel R CoreTM Duo Desktop Processor E6000 and E4000 Sequence Specification Update"
    ],
    "type": null,
    "url": [
      "http://download.intel."
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int07b] Intel"
      }
    ],
    "date": [
      "2007-11"
    ],
    "title": [
      "Intel R CoreTM Extreme Quad-Core Processor QX6000 Sequence and Intel R CoreTM Quad Processor Q6000 Sequence"
    ],
    "type": null,
    "url": [
      "http://download.intel.com/design/processor/specupdt/"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "Jai"
      },
      {
        "family": "Ahlschlager",
        "given": "Catherine"
      },
      {
        "family": "Isberg",
        "given": "Peter"
      }
    ],
    "citation-number": [
      "KAI07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test",
      "Intel Technology Journal"
    ],
    "date": [
      "2007-11",
      "2004-02"
    ],
    "editor": [
      {
        "family": "Kuppuswamy",
        "given": "Ravishankar"
      },
      {
        "family": "DesRosier",
        "given": "Peter"
      },
      {
        "family": "Feltham",
        "given": "Derek"
      },
      {
        "family": "Sheikh",
        "given": "Rehan"
      },
      {
        "family": "Thadikaran",
        "given": "Paul"
      }
    ],
    "genre": [
      "[KDF+ 04]"
    ],
    "issue": [
      "63–72"
    ],
    "pages": [
      "47,"
    ],
    "title": [
      "Post-silicon verification methodology on Sun’s UltraSPARC T2 processor",
      "Full hold-scan systems in microprocessors: Cost/benefit analysis"
    ],
    "type": "article-journal",
    "volume": [
      "08"
    ]
  },
  {
    "author": [
      {
        "family": "Litt",
        "given": "Timothe"
      }
    ],
    "citation-number": [
      "Lit02"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "584–589,"
    ],
    "title": [
      "Support for debugging in the Alpha 21364 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Melani",
        "given": "Massimiliano"
      },
      {
        "family": "D’Ascoli",
        "given": "Francesco"
      },
      {
        "family": "Marino",
        "given": "Corrado"
      },
      {
        "family": "Fanucci",
        "given": "Luca"
      },
      {
        "family": "Giambastiani",
        "given": "Adolfo"
      },
      {
        "family": "Rochhi",
        "given": "Alessandro"
      },
      {
        "family": "Marinis",
        "given": "Marco",
        "particle": "De"
      },
      {
        "family": "Monterastelli",
        "given": "Andrea"
      }
    ],
    "citation-number": [
      "M507",
      "06"
    ],
    "container-title": [
      "Research in Microelectronics and Electronics 2006, Ph.D"
    ],
    "date": [
      "2007-11",
      "2006-06"
    ],
    "note": [
      "MDM+"
    ],
    "pages": [
      "205–208,"
    ],
    "title": [
      "The M5 simulator system",
      "An integrated flow from pre-silicon simulation to post-silicon verification"
    ],
    "type": "chapter",
    "url": [
      "http://www.m5sim.org."
    ]
  },
  {
    "author": [
      {
        "family": "Rotithor",
        "given": "Hemant"
      }
    ],
    "citation-number": [
      "Rot00"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "77–88"
    ],
    "title": [
      "Post-silicon validation methodology for microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Silas",
        "given": "Isic"
      },
      {
        "family": "Frumkin",
        "given": "Igor"
      },
      {
        "family": "Hazan",
        "given": "Eilon"
      },
      {
        "family": "Mor",
        "given": "Ehud"
      },
      {
        "family": "Zobin",
        "given": "Genadiy"
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2003-05"
    ],
    "genre": [
      "[SFH+ 03]"
    ],
    "pages": [
      "38–43"
    ],
    "title": [
      "Systemlevel validation of the Intel R Pentium R M processor"
    ],
    "type": "article-journal",
    "volume": [
      "07"
    ]
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB08"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "307–314,"
    ],
    "title": [
      "Reversi: Post-silicon validation system for modern microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Culler",
        "given": "David"
      },
      {
        "family": "Singh",
        "given": "Jaswinder P."
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "citation-number": [
      "CSG98"
    ],
    "date": [
      "1998"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Parallel Computer Architecture: A Hardware/Software Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Xiaofang"
      },
      {
        "family": "Yang",
        "given": "Yu"
      },
      {
        "family": "Gopalakrishnan",
        "given": "Ganesh"
      },
      {
        "family": "Chou",
        "given": "Ching-Tsun"
      }
    ],
    "citation-number": [
      "CYGC06"
    ],
    "container-title": [
      "FMCAD, Proceedings of the Formal Methods in Computer Aided Design Conference"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "81–88,"
    ],
    "title": [
      "Reducing verification complexity of a multicore coherence protocol using assume/guarantee"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Bauserman",
        "given": "Adam"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DBB08"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "348–355,"
    ],
    "title": [
      "Post-silicon verification for cache coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dill",
        "given": "David L."
      },
      {
        "family": "Drexler",
        "given": "Andreas J."
      },
      {
        "family": "Hu",
        "given": "Alan J."
      },
      {
        "family": "Yang",
        "given": "C.Han"
      }
    ],
    "citation-number": [
      "DDHY92"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "522–525,"
    ],
    "title": [
      "Protocol verification as a hardware design aid"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "German",
        "given": "Steven"
      }
    ],
    "citation-number": [
      "Ger03"
    ],
    "container-title": [
      "Formal Methods in System Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "133–141"
    ],
    "title": [
      "Formal design of cache memory protocols in IBM"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Eggers",
        "given": "Susan"
      },
      {
        "family": "Larus",
        "given": "Jim"
      },
      {
        "family": "Taylor",
        "given": "George"
      },
      {
        "family": "Glenn Adams",
        "given": "B.K.Bose"
      },
      {
        "family": "Gibson",
        "given": "Garth A."
      },
      {
        "family": "Hansen",
        "given": "Paul"
      },
      {
        "family": "Keller",
        "given": "Jon"
      },
      {
        "family": "Kong",
        "given": "Shing"
      },
      {
        "family": "Lee",
        "given": "Corinna"
      },
      {
        "family": "Lee",
        "given": "Daebum"
      },
      {
        "family": "Pendleton",
        "given": "Joan"
      },
      {
        "family": "Ritchie",
        "given": "Scott"
      },
      {
        "family": "Wood",
        "given": "David A."
      },
      {
        "family": "Zorn",
        "given": "Ben"
      },
      {
        "family": "Hilfinger",
        "given": "Paul"
      },
      {
        "family": "Hodges",
        "given": "Dave"
      },
      {
        "family": "Katz",
        "given": "Randy H."
      },
      {
        "family": "Ousterhout",
        "given": "John"
      },
      {
        "family": "Patterson",
        "given": "Dave"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1986-11"
    ],
    "genre": [
      "[HEL+ 86]"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "8–22"
    ],
    "title": [
      "Design decisions in SPUR"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int08"
    ],
    "date": [
      "2008-10"
    ],
    "title": [
      "Intel R CoreTM 2 Duo and Intel R CoreTM 2 Solo Processor for Intel R Centrino R Duo Processor Technology Specification Update"
    ],
    "type": null,
    "url": [
      "http://download.intel.com/design/mobile/SPECUPDT/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Intel R CoreTM Solo processor - Intel R CoreTM Solo Processor support"
    ],
    "type": null,
    "url": [
      "http://www.intel.com/support/processors/"
    ]
  },
  {
    "author": [
      {
        "family": "Kongetira",
        "given": "Poonacha"
      },
      {
        "family": "Aingaran",
        "given": "Kathirgamar"
      },
      {
        "family": "Olukotun",
        "given": "Kunle"
      }
    ],
    "citation-number": [
      "KAO05"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "– 29,"
    ],
    "title": [
      "Niagara: a 32-way multithreaded SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kahle",
        "given": "James A."
      },
      {
        "family": "Day",
        "given": "Michael N."
      },
      {
        "family": "Hofstee",
        "given": "H.Peter"
      },
      {
        "family": "Johns",
        "given": "Charles R."
      },
      {
        "family": "Maeurer",
        "given": "Thodore R."
      },
      {
        "family": "Shippy",
        "given": "David"
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[KDH+ 05]"
    ],
    "pages": [
      "589–604"
    ],
    "title": [
      "Introduction to the Cell multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "Leslie"
      }
    ],
    "citation-number": [
      "Lam97"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "779–782"
    ],
    "title": [
      "How to make a correct multiprocess program execute correctly on a multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Beckmann",
        "given": "Bradford M."
      },
      {
        "family": "Marty",
        "given": "Michael R."
      },
      {
        "family": "Xu",
        "given": "Min"
      },
      {
        "family": "Alameldeen",
        "given": "Alaa R."
      },
      {
        "family": "Moore",
        "given": "Kevin E."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[MSB+ 05]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "92–99"
    ],
    "title": [
      "Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Shasha",
        "given": "Dennis"
      },
      {
        "family": "Snir",
        "given": "Marc"
      }
    ],
    "citation-number": [
      "SS88"
    ],
    "container-title": [
      "ACM Transactions on Programming Languages and Systems"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "282–312"
    ],
    "title": [
      "Efficient and correct execution of parallel programs that share memory"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Valich",
        "given": "Theo"
      },
      {
        "family": "Vangal",
        "given": "Sriram"
      },
      {
        "family": "Howard",
        "given": "Jason"
      },
      {
        "family": "Ruhl",
        "given": "Gregory"
      },
      {
        "family": "Dighe",
        "given": "Saurabh"
      },
      {
        "family": "Wilson",
        "given": "Howard"
      },
      {
        "family": "Tschanz",
        "given": "James"
      },
      {
        "family": "Finan",
        "given": "David"
      },
      {
        "family": "Iyer",
        "given": "Priya"
      },
      {
        "family": "Singh",
        "given": "Arvind"
      },
      {
        "family": "Jacob",
        "given": "Tiju"
      },
      {
        "family": "Jain",
        "given": "Shailendra"
      },
      {
        "family": "Venkataraman",
        "given": "Sriram"
      }
    ],
    "citation-number": [
      "Val07"
    ],
    "container-title": [
      "An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In ISSCC, Proceedings of the International Solid State Circuits Conference",
      "The Inquirer"
    ],
    "date": [
      "2007-11",
      "2007-02"
    ],
    "genre": [
      "[VHR+ 07]"
    ],
    "pages": [
      "5–7,"
    ],
    "title": [
      "AMD delays Phenom 2.4 GHz due to TLB errata",
      "Yatin Hoskote, and Nitin Borkar"
    ],
    "type": "article-journal",
    "url": [
      "http://www.theinquirer.net/inquirer/"
    ]
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "David A."
      },
      {
        "family": "Gibson",
        "given": "Garth A."
      },
      {
        "family": "Katz",
        "given": "Randy H."
      }
    ],
    "citation-number": [
      "WGK90"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "13–25"
    ],
    "title": [
      "Verifying a multiprocessor cache controller using random test generation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "David"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "BA08"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "0"
    ],
    "title": [
      "The SimpleScalar toolset"
    ],
    "type": null,
    "url": [
      "http:"
    ],
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Kaiyu"
      },
      {
        "family": "Malik",
        "given": "Sharad"
      },
      {
        "family": "Patra",
        "given": "Priyadarsan"
      }
    ],
    "citation-number": [
      "CMP08"
    ],
    "container-title": [
      "HPCA, Proceedings of the International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "415–426,"
    ],
    "title": [
      "Runtime validation of memory ordering using constraint graph checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DWB09"
    ],
    "container-title": [
      "HPCA, Proceedings of the International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2009-02"
    ],
    "pages": [
      "405–416,"
    ],
    "title": [
      "Dacota: Post-silicon validation of the memory subsystem in multi-core designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "Donald E."
      }
    ],
    "citation-number": [
      "Knu97"
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "third"
    ],
    "publisher": [
      "Addison-Wesley Professional"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Leon",
        "given": "Ana S."
      },
      {
        "family": "Tam",
        "given": "Kenway W."
      },
      {
        "family": "Shin",
        "given": "Jinuk L."
      },
      {
        "family": "Weisner",
        "given": "David"
      },
      {
        "family": "Schumacher",
        "given": "Francis"
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007-01"
    ],
    "genre": [
      "[LTS+ 07]"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–16"
    ],
    "title": [
      "A power-efficient high-throughput 32-thread SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "Peter S."
      },
      {
        "family": "Christensson",
        "given": "Magnus"
      },
      {
        "family": "Eskilson",
        "given": "Jesper"
      },
      {
        "family": "Forsgren",
        "given": "Daniel"
      },
      {
        "family": "Hallberg",
        "given": "Gustav"
      },
      {
        "family": "Hogberg",
        "given": "Johan"
      },
      {
        "family": "Larsson",
        "given": "Frederik"
      },
      {
        "family": "Moestedt",
        "given": "Andreas"
      },
      {
        "family": "Werner",
        "given": "Bengt"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "[MCE+ 02]"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58"
    ],
    "title": [
      "Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS06"
    ],
    "container-title": [
      "DSN, Proceedings of the International Conference on Dependable Systems and Networks"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "73–82,"
    ],
    "title": [
      "Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Beckmann",
        "given": "Bradford M."
      },
      {
        "family": "Marty",
        "given": "Michael R."
      },
      {
        "family": "Xu",
        "given": "Min"
      },
      {
        "family": "Alameldeen",
        "given": "Alaa R."
      },
      {
        "family": "Moore",
        "given": "Kevin E."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[MSB+ 05]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "92–99"
    ],
    "title": [
      "Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Siek",
        "given": "Jeremy"
      },
      {
        "family": "Lee",
        "given": "Lie-Quan"
      },
      {
        "family": "Lumsdaine",
        "given": "Andrew"
      }
    ],
    "citation-number": [
      "SLL02"
    ],
    "container-title": [
      "Addison-Wesley"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The Boost graph library: user guide and reference manual"
    ],
    "type": "article-journal",
    "url": [
      "http://www.boost."
    ]
  },
  {
    "author": [
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "citation-number": [
      "SMHW02"
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "123–134,"
    ],
    "title": [
      "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "Steven"
      },
      {
        "family": "Ohara",
        "given": "Moriyoshi"
      },
      {
        "family": "Torrie",
        "given": "Evan"
      },
      {
        "family": "Singh",
        "given": "Jaswinder"
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "genre": [
      "[WOT+ 95]"
    ],
    "pages": [
      "24–36,"
    ],
    "title": [
      "The SPLASH-2 programs: characterization and methodological considerations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD05"
    ],
    "date": [
      "2005-08"
    ],
    "note": [
      "pdf."
    ],
    "title": [
      "Revision Guide for AMD AthlonTM 64 and AMD OpteronTM Processors"
    ],
    "type": null,
    "url": [
      "http://www.amd.com/us-en/"
    ]
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "Aus00"
    ],
    "container-title": [
      "Journal of Instruction-Level Parallelism"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "DIVA: A dynamic approach to microprocessor verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Barham",
        "given": "Paul"
      },
      {
        "family": "Dragovic",
        "given": "Boris"
      },
      {
        "family": "Fraser",
        "given": "Keir"
      },
      {
        "family": "Hand",
        "given": "Steven"
      },
      {
        "family": "Harris",
        "given": "Tim"
      },
      {
        "family": "Ho",
        "given": "Alex"
      },
      {
        "family": "Neugebauer",
        "given": "Rolf"
      },
      {
        "family": "Pratt",
        "given": "Ian"
      },
      {
        "family": "Warfield",
        "given": "Andrew"
      }
    ],
    "container-title": [
      "SOSP, Proceedings of the ACM Symposium on Operating Systems Principles"
    ],
    "date": [
      "2003-10"
    ],
    "genre": [
      "[BDF+ 03]"
    ],
    "pages": [
      "164–177,"
    ],
    "title": [
      "Xen and the art of virtualization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brett",
        "given": "Eric B."
      },
      {
        "family": "Hunter",
        "given": "David P."
      },
      {
        "family": "Smith",
        "given": "Sharon L."
      }
    ],
    "citation-number": [
      "BHS99"
    ],
    "container-title": [
      "Compaq DIGITAL Technical Journal"
    ],
    "date": [
      "1999-01"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "Moving Atom to Windows NT for Alpha"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "Henry"
      },
      {
        "family": "Parker",
        "given": "Clinton"
      }
    ],
    "citation-number": [
      "BP80"
    ],
    "container-title": [
      "ACM SIGMICRO Newsletter"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "3-4"
    ],
    "pages": [
      "171–177"
    ],
    "title": [
      "High level language programs run ten times faster in microstore"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "no",
        "given": "Adrian Carbine U.S.Patent"
      }
    ],
    "citation-number": [
      "Car90"
    ],
    "container-title": [
      "Intel Corporation"
    ],
    "date": [
      "1990-11"
    ],
    "title": [
      "5253255: Scan mechanism for monitoring the state of internal signals of a VLSI microprocessor chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "Kypros"
      },
      {
        "family": "Mutlu",
        "given": "Onur"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "CMA08"
    ],
    "container-title": [
      "MICRO, Proceedings of the International Symposium on Microarchitecture"
    ],
    "date": [
      "2008-11"
    ],
    "pages": [
      "282–293,"
    ],
    "title": [
      "Online design bug detection: RTL analysis, flexible mechanisms, and evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Campenhout",
        "given": "David",
        "particle": "Van"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      },
      {
        "family": "Hayes",
        "given": "John P."
      }
    ],
    "citation-number": [
      "CMH00"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "51–60"
    ],
    "title": [
      "Collection and analysis of microprocessor design errors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Bauserman",
        "given": "Adam"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DBB07"
    ],
    "container-title": [
      "MTV, Proceedings of the International Workshop on Microprocessor Test and Verification"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "91–97,"
    ],
    "title": [
      "Chico: An on-chip hardware checker for pipeline control logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Bauserman",
        "given": "Adam"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DBB08"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "348–355,"
    ],
    "title": [
      "Post-silicon verification for cache coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Center",
        "given": "D.D.J.Microprocessor"
      }
    ],
    "citation-number": [
      "DDJ06"
    ],
    "date": [
      "2006"
    ],
    "type": null,
    "url": [
      "http://www.x86.org/."
    ]
  },
  {
    "author": [
      {
        "family": "Goddard",
        "given": "Michael D."
      },
      {
        "family": "no",
        "given": "David S.Christie U.S.Patent"
      }
    ],
    "citation-number": [
      "GC95"
    ],
    "container-title": [
      "Advanced Micro Devices, Inc"
    ],
    "date": [
      "1995-11"
    ],
    "title": [
      "5796974: Microcode patching apparatus and method"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "IBM05"
    ],
    "container-title": [
      "IBM PowerPC 750GX and 750GL RISC Microprocessor Errata Notice"
    ],
    "date": [
      "2005-07"
    ],
    "pages": [
      "–01 0918 88 09 87256 5 006 9 6"
    ],
    "title": [
      "International Business Machines Corporation"
    ],
    "type": "chapter",
    "url": [
      "http:"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int00"
    ],
    "date": [
      "2000-02"
    ],
    "title": [
      "Intel R StrongARM R SA-1100 Microprocessor Specification Update"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int02a] Intel"
      }
    ],
    "date": [
      "2002-09"
    ],
    "title": [
      "Intel R Celeron R Processor Specification Update"
    ],
    "type": null,
    "url": [
      "http://developer.intel.com/design/celeron/specupdt/"
    ]
  },
  {
    "date": [
      "2005-05"
    ],
    "type": null,
    "url": [
      "http://download.intel.com/design/PentiumIII/"
    ]
  },
  {
    "author": [
      {
        "family": "Koncaliev",
        "given": "Dusko"
      }
    ],
    "citation-number": [
      "Kon09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Bugs in the Intel microprocessors"
    ],
    "type": null,
    "url": [
      "http://www.cs."
    ]
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Bauer",
        "given": "Michael E."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MBS08"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "52–59"
    ],
    "title": [
      "Argus: Low-cost, comprehensive error detection in simple cores"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "McGhan",
        "given": "Harlan"
      }
    ],
    "citation-number": [
      "McG07"
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "11–33"
    ],
    "title": [
      "The gHost in the machine"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "literal": "Microsoft Corporation. /QIfdiv (Enable Pentium R FDIV Fix"
      }
    ],
    "citation-number": [
      "Mic09"
    ],
    "date": [
      "2009"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "McGrath",
        "given": "Kevin J."
      },
      {
        "family": "no",
        "given": "James K.Pickett U.S.Patent"
      }
    ],
    "citation-number": [
      "MP99"
    ],
    "container-title": [
      "Advanced Micro Devices, Inc"
    ],
    "date": [
      "1999-10"
    ],
    "title": [
      "6438664: Microcode patch device and method for patching microcode using match registers and patch routines"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS06"
    ],
    "container-title": [
      "DSN, Proceedings of the International Conference on Dependable Systems and Networks"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "73–82,"
    ],
    "title": [
      "Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS07"
    ],
    "container-title": [
      "IPACT, Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "104–118,"
    ],
    "title": [
      "Error detection using dynamic dataflow verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakano",
        "given": "Jun"
      },
      {
        "family": "Montesinos",
        "given": "Pablo"
      },
      {
        "family": "Gharachorloo",
        "given": "Kourosh"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "citation-number": [
      "NMGT06"
    ],
    "container-title": [
      "International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "203–214,"
    ],
    "title": [
      "Re-ViveI/O: efficient handling of I/O in highly-available rollback-recovery servers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Popek",
        "given": "Gerald J."
      },
      {
        "family": "Goldberg",
        "given": "Robert P."
      }
    ],
    "citation-number": [
      "PG74"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1974"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "412–421"
    ],
    "title": [
      "Formal requirements for virtualizable third generation architectures"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "Amitabh"
      },
      {
        "family": "Eustace",
        "given": "Alan"
      }
    ],
    "citation-number": [
      "SE04"
    ],
    "container-title": [
      "ACM SIGPLAN Notices"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "528–539"
    ],
    "title": [
      "ATOM: A system for building customized program analysis tools"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "citation-number": [
      "SMHW02"
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "123–134,"
    ],
    "title": [
      "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sarangi",
        "given": "Smruti"
      },
      {
        "family": "Narayanasamy",
        "given": "Satish"
      },
      {
        "family": "Carneal",
        "given": "Bruce"
      },
      {
        "family": "Tiwari",
        "given": "Abhishek"
      },
      {
        "family": "Calder",
        "given": "Brad"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "[SNC+ 07]"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–25"
    ],
    "title": [
      "Patching processor design errors with programmable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Sarangi",
        "given": "Smruti"
      },
      {
        "family": "Tiwari",
        "given": "Abhishek"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "citation-number": [
      "STT06"
    ],
    "container-title": [
      "MICRO, Proceedings of the International Symposium on Microarchitecture"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "26–37,"
    ],
    "title": [
      "Phoenix: Detecting and recovering from permanent processor design bugs with programmable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB07"
    ],
    "container-title": [
      "DATE, Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2007-04"
    ],
    "pages": [
      "743–748,"
    ],
    "title": [
      "Engineering trust with semantic guardians"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB09"
    ],
    "container-title": [
      "DATE, Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2009-04"
    ],
    "pages": [
      "658–663,"
    ],
    "title": [
      "Caspar: Hardware patching for multi-core processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA08"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "380–393"
    ],
    "title": [
      "Using field-repairable control logic to correct design errors in microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "Robert K."
      },
      {
        "family": "Hachtel",
        "given": "Gary D."
      },
      {
        "family": "McMullen",
        "given": "Curtis T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "Alberto L."
      }
    ],
    "citation-number": [
      "BHMSV84"
    ],
    "date": [
      "1984"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM05"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "1045–1051,"
    ],
    "title": [
      "Simulation-based bug trace minimization with BMC-based refinement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Center",
        "given": "D.D.J.Microprocessor"
      },
      {
        "family": "Ho",
        "given": "Pei-Hsin"
      },
      {
        "family": "Shiple",
        "given": "Thomas"
      },
      {
        "family": "Harer",
        "given": "Kevin"
      },
      {
        "family": "Kukula",
        "given": "James"
      },
      {
        "family": "Damiano",
        "given": "Robert"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Taylor",
        "given": "Jerry"
      },
      {
        "family": "Long",
        "given": "Jiang"
      }
    ],
    "citation-number": [
      "DDJ06"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2006",
      "2000-11"
    ],
    "note": [
      "HSH+ 00"
    ],
    "pages": [
      "120–126,"
    ],
    "title": [
      "Smart simulation using collaborative formal and simulation engines"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.x86.org/."
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "Edward J."
      }
    ],
    "citation-number": [
      "McC56"
    ],
    "container-title": [
      "Bell Systems Technical Journal"
    ],
    "date": [
      "1956-11"
    ],
    "issue": [
      "35"
    ],
    "pages": [
      "1417–1444"
    ],
    "title": [
      "Minimization of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "given": "Syn10a"
      }
    ],
    "container-title": [
      "Design Compiler"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Synopsys R Inc"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Syn10b] Synopsys R."
      }
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Magellan: Hybrid RTL Formal Verification"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB07"
    ],
    "container-title": [
      "DATE, Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2007-04"
    ],
    "pages": [
      "743–748,"
    ],
    "title": [
      "Engineering trust with semantic guardians"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA06"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "344–347,"
    ],
    "title": [
      "Shielding against design flaws with field repairable control logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA07"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1126–1138"
    ],
    "title": [
      "Microprocessor verification via feedback-adjusted Markov Models"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA08"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "380–393"
    ],
    "title": [
      "Using field-repairable control logic to correct design errors in microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Leon",
        "given": "Ana S."
      },
      {
        "family": "Tam",
        "given": "Kenway W."
      },
      {
        "family": "Shin",
        "given": "Jinuk L."
      },
      {
        "family": "Weisner",
        "given": "David"
      },
      {
        "family": "Schumacher",
        "given": "Francis"
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007-01"
    ],
    "genre": [
      "[LTS+ 07]"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–16"
    ],
    "title": [
      "A power-efficient high-throughput 32-thread SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "Peter S."
      },
      {
        "family": "Christensson",
        "given": "Magnus"
      },
      {
        "family": "Eskilson",
        "given": "Jesper"
      },
      {
        "family": "Forsgren",
        "given": "Daniel"
      },
      {
        "family": "Hallberg",
        "given": "Gustav"
      },
      {
        "family": "Hogberg",
        "given": "Johan"
      },
      {
        "family": "Larsson",
        "given": "Frederik"
      },
      {
        "family": "Moestedt",
        "given": "Andreas"
      },
      {
        "family": "Werner",
        "given": "Bengt"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "[MCE+ 02]"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58"
    ],
    "title": [
      "Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS05"
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "482–493"
    ],
    "title": [
      "Dynamic verification of sequential consistency"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS06"
    ],
    "container-title": [
      "DSN, Proceedings of the International Conference on Dependable Systems and Networks"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "73–82,"
    ],
    "title": [
      "Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Beckmann",
        "given": "Bradford M."
      },
      {
        "family": "Marty",
        "given": "Michael R."
      },
      {
        "family": "Xu",
        "given": "Min"
      },
      {
        "family": "Alameldeen",
        "given": "Alaa R."
      },
      {
        "family": "Moore",
        "given": "Kevin E."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[MSB+ 05]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "92–99"
    ],
    "title": [
      "Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Nakano",
        "given": "Jun"
      },
      {
        "family": "Montesinos",
        "given": "Pablo"
      },
      {
        "family": "Gharachorloo",
        "given": "Kourosh"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "citation-number": [
      "NMGT06"
    ],
    "container-title": [
      "International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "203–214,"
    ],
    "title": [
      "Re-ViveI/O: efficient handling of I/O in highly-available rollback-recovery servers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Martin",
        "given": "Milo"
      },
      {
        "family": "Hill",
        "given": "Mark"
      },
      {
        "family": "Wood",
        "given": "David"
      }
    ],
    "citation-number": [
      "SMHW02"
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "123–134,"
    ],
    "title": [
      "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "Steven"
      },
      {
        "family": "Ohara",
        "given": "Moriyoshi"
      },
      {
        "family": "Torrie",
        "given": "Evan"
      },
      {
        "family": "Singh",
        "given": "Jaswinder"
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "genre": [
      "[WOT+ 95]"
    ],
    "pages": [
      "24–36,"
    ],
    "title": [
      "The SPLASH-2 programs: characterization and methodological considerations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adir",
        "given": "Allon"
      },
      {
        "family": "Almog",
        "given": "Eli"
      },
      {
        "family": "Fournier",
        "given": "Laurent"
      },
      {
        "family": "Marcus",
        "given": "Eitan"
      },
      {
        "family": "Rimon",
        "given": "Michal"
      },
      {
        "family": "Vinov",
        "given": "Michael"
      },
      {
        "family": "Ziv",
        "given": "Avi"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "[AAF+ 04]"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "84–93"
    ],
    "title": [
      "Genesys-pro: Innovations in test program generation for functional processor verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "Miron"
      },
      {
        "family": "Bradley",
        "given": "Paul"
      },
      {
        "family": "Dwarakanath",
        "given": "Kumar"
      },
      {
        "family": "Levin",
        "given": "Peter"
      },
      {
        "family": "Memmi",
        "given": "Gerard"
      },
      {
        "family": "Miller",
        "given": "Dave"
      }
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "genre": [
      "[ABD+ 06]"
    ],
    "pages": [
      "7–12,"
    ],
    "title": [
      "A reconfigurable design-for-debug infrastructure for SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "Miron"
      },
      {
        "family": "Breuer",
        "given": "Melvin A."
      },
      {
        "family": "Friedman",
        "given": "Arthur D."
      }
    ],
    "citation-number": [
      "ABF94"
    ],
    "date": [
      "1994-09"
    ],
    "edition": [
      "revised"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Accellera"
      }
    ],
    "citation-number": [
      "Acc04"
    ],
    "container-title": [
      "Rev"
    ],
    "date": [
      "2004-06"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Property Specification Language Reference Manual"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eda.org/vfv/docs/PSL-v1.1.pdf."
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD03"
    ],
    "container-title": [
      "Revision Guide"
    ],
    "date": [
      "2003-10"
    ],
    "title": [
      "AMD AthlonTM Processor Model 6"
    ],
    "type": "article-journal",
    "url": [
      "http://www.amd.com/us-en/assets/content_type/"
    ]
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD05"
    ],
    "date": [
      "2005-08"
    ],
    "note": [
      "pdf."
    ],
    "title": [
      "Revision Guide for AMD AthlonTM 64 and AMD OpteronTM Processors"
    ],
    "type": null,
    "url": [
      "http://www.amd.com/us-en/"
    ]
  },
  {
    "author": [
      {
        "family": "Devices",
        "given": "Advanced Micro"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "AMD08"
    ],
    "date": [
      "2008-04"
    ],
    "title": [
      "Revision Guide for AMD Family 10h Processors"
    ],
    "type": null,
    "url": [
      "http://.amd.com/us-en/assets/content_type/"
    ]
  },
  {
    "citation-number": [
      "AMD09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "AMD PhenomTM X4 Quad-Core and AMD PhenomTM X3 Triple-Core Processors for Home"
    ],
    "type": null,
    "url": [
      "http://www.amd.com/us-en/Processors/"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "Charles J."
      },
      {
        "family": "Mehta",
        "given": "Dinesh P."
      },
      {
        "family": "Sapatnekar",
        "given": "Sachin S."
      }
    ],
    "citation-number": [
      "AMS08"
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Taylor and Francis"
    ],
    "title": [
      "Handbook of Algorithms for Physical Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Arvind"
      }
    ],
    "citation-number": [
      "Arv03"
    ],
    "container-title": [
      "MEMOCODE, Proceedings of the ACM/EEE International Conference on Formal Methods and Models for Co-Design"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "249,"
    ],
    "title": [
      "Bluespec: A language for hardware design, simulation, synthesis and verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abts",
        "given": "Dennis"
      },
      {
        "family": "Scott",
        "given": "Steve"
      },
      {
        "family": "Lilja",
        "given": "David J."
      }
    ],
    "citation-number": [
      "ASL03"
    ],
    "container-title": [
      "IPDPS, Proceedings of the International Symposium on Parallel and Distributed Processing"
    ],
    "date": [
      "2003-04"
    ],
    "pages": [
      "11 2,"
    ],
    "title": [
      "So many states, so little time: Verifying memory coherence in the Cray X1"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "Aus00"
    ],
    "container-title": [
      "Journal of Instruction-Level Parallelism"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "DIVA: A dynamic approach to microprocessor verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "Michael"
      },
      {
        "family": "Agrawal",
        "given": "Vishwanti"
      }
    ],
    "citation-number": [
      "BA00"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Essentials of Electronic Testing for Digital, Memory and Mixed-signal VLSI Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "David"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "BA08"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "0"
    ],
    "title": [
      "The SimpleScalar toolset"
    ],
    "type": null,
    "url": [
      "http:"
    ],
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "pages": [
      "213"
    ],
    "title": [
      "Post-Silicon and Runtime Verification for Modern Processors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bojan",
        "given": "Tommy"
      },
      {
        "family": "Arreola",
        "given": "Manuel A."
      },
      {
        "family": "Shlomo",
        "given": "Eran"
      },
      {
        "family": "Shachar",
        "given": "Tal"
      }
    ],
    "citation-number": [
      "BASS07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "145–150,"
    ],
    "title": [
      "Functional coverage measurements and results in post-silicon validation of CoreTM 2 Duo family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhadra",
        "given": "Jayanta"
      },
      {
        "family": "Abadir",
        "given": "Magdy S."
      },
      {
        "family": "Wang",
        "given": "Li-C."
      },
      {
        "family": "Ray",
        "given": "Sandip"
      }
    ],
    "citation-number": [
      "BAWR07"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "112–122"
    ],
    "title": [
      "A survey of hybrid techniques for functional verification"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "Randal E."
      },
      {
        "family": "Beatty",
        "given": "Derek L."
      },
      {
        "family": "Brace",
        "given": "Karl"
      },
      {
        "family": "Cho",
        "given": "Kyeongsoon"
      },
      {
        "family": "Sheffler",
        "given": "Thomas"
      }
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1987-06"
    ],
    "genre": [
      "[BBB+ 87]"
    ],
    "pages": [
      "9–16,"
    ],
    "title": [
      "COSMOS: A compiled simulator for MOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beatty",
        "given": "Derek L."
      },
      {
        "family": "Bryant",
        "given": "Randal E."
      },
      {
        "family": "Seger",
        "given": "Carl-Johann H."
      }
    ],
    "citation-number": [
      "BBS90"
    ],
    "container-title": [
      "Proceedings of Sixth MIT conference on advanced research in VLSI"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "98–112,"
    ],
    "title": [
      "Synchronous circuit verification by symbolic simulation: An illustration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barham",
        "given": "Paul"
      },
      {
        "family": "Dragovic",
        "given": "Boris"
      },
      {
        "family": "Fraser",
        "given": "Keir"
      },
      {
        "family": "Hand",
        "given": "Steven"
      },
      {
        "family": "Harris",
        "given": "Tim"
      },
      {
        "family": "Ho",
        "given": "Alex"
      },
      {
        "family": "Neugebauer",
        "given": "Rolf"
      },
      {
        "family": "Pratt",
        "given": "Ian"
      },
      {
        "family": "Warfield",
        "given": "Andrew"
      }
    ],
    "container-title": [
      "SOSP, Proceedings of the ACM Symposium on Operating Systems Principles"
    ],
    "date": [
      "2003-10"
    ],
    "genre": [
      "[BDF+ 03]"
    ],
    "pages": [
      "164–177,"
    ],
    "title": [
      "Xen and the art of virtualization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "B.E.A.+"
      },
      {
        "family": "Bell",
        "given": "Shane"
      },
      {
        "family": "Edwards",
        "given": "Bruce"
      },
      {
        "family": "Amann",
        "given": "John"
      },
      {
        "family": "Conlin",
        "given": "Rich"
      },
      {
        "family": "Joyce",
        "given": "Kevin"
      },
      {
        "family": "Leung",
        "given": "Vince"
      },
      {
        "family": "MacKay",
        "given": "John"
      },
      {
        "family": "Reif",
        "given": "Mike"
      },
      {
        "family": "Bao",
        "given": "Liewei"
      },
      {
        "family": "Brown",
        "given": "John"
      },
      {
        "family": "Mattina",
        "given": "Matthew"
      },
      {
        "family": "Miao",
        "given": "Chyi-Chang"
      },
      {
        "family": "Ramey",
        "given": "Carl"
      },
      {
        "family": "Wentzlaff",
        "given": "David"
      },
      {
        "family": "Anderson",
        "given": "Walker"
      },
      {
        "family": "Berger",
        "given": "Ethan"
      },
      {
        "family": "Fairbanks",
        "given": "Nat"
      },
      {
        "family": "Khan",
        "given": "Durlov"
      },
      {
        "family": "Montenegro",
        "given": "Froilan"
      },
      {
        "family": "Stickney",
        "given": "Jay"
      },
      {
        "family": "Zook",
        "given": "John"
      }
    ],
    "citation-number": [
      "08"
    ],
    "container-title": [
      "ISSCC, Proceedings of the International Solid State Circuits Conference"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "88–598,"
    ],
    "title": [
      "TILE64TM processor: A 64-core SoC with mesh interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bierman",
        "given": "Keith H."
      },
      {
        "family": "Emberson",
        "given": "David R."
      },
      {
        "family": "no",
        "given": "Liang T.Chen U.S.Patent"
      }
    ],
    "citation-number": [
      "BEC06"
    ],
    "container-title": [
      "Sun Microsystems, Inc"
    ],
    "date": [
      "2006-11"
    ],
    "title": [
      "7133818: Method and apparatus for accelerated post-silicon testing and random number generation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "Ben01"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "224–228,"
    ],
    "title": [
      "Validating the Intel R Pentium R 4 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "Ben05"
    ],
    "container-title": [
      "CAV, Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2005-07"
    ],
    "pages": [
      "2–4,"
    ],
    "title": [
      "Validating a modern microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "Ber05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Formal Verification Scalable Hardware Verification With Symbolic Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "Robert K."
      },
      {
        "family": "Hachtel",
        "given": "Gary D."
      },
      {
        "family": "McMullen",
        "given": "Curtis T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "Alberto L."
      }
    ],
    "citation-number": [
      "BHMSV84"
    ],
    "date": [
      "1984"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brett",
        "given": "Eric B."
      },
      {
        "family": "Hunter",
        "given": "David P."
      },
      {
        "family": "Smith",
        "given": "Sharon L."
      }
    ],
    "citation-number": [
      "BHS99"
    ],
    "container-title": [
      "Compaq DIGITAL Technical Journal"
    ],
    "date": [
      "1999-01"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "Moving Atom to Windows NT for Alpha"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Behm",
        "given": "Michael"
      },
      {
        "family": "Ludden",
        "given": "John"
      },
      {
        "family": "Lichtenstein",
        "given": "Yossi"
      },
      {
        "family": "Rimon",
        "given": "Michal"
      },
      {
        "family": "Vinov",
        "given": "Michael"
      }
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "[BLL+ 04]"
    ],
    "pages": [
      "36–40,"
    ],
    "title": [
      "Industrial experience with test generation languages for processor verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bayazit",
        "given": "Ali A."
      },
      {
        "family": "Malik",
        "given": "Sharad"
      }
    ],
    "citation-number": [
      "BM05"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1052–1059,"
    ],
    "title": [
      "Complementary use of runtime validation and model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Bochs"
      }
    ],
    "citation-number": [
      "Boc07"
    ],
    "date": [
      "2007-09"
    ],
    "title": [
      "The open source IA-32 emulation project"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "Henry"
      },
      {
        "family": "Parker",
        "given": "Clinton"
      }
    ],
    "citation-number": [
      "BP80"
    ],
    "container-title": [
      "ACM SIGMICRO Newsletter"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "3-4"
    ],
    "pages": [
      "171–177"
    ],
    "title": [
      "High level language programs run ten times faster in microstore"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Brace",
        "given": "Karl"
      },
      {
        "family": "Rudell",
        "given": "Richard"
      },
      {
        "family": "Bryant",
        "given": "Randal E."
      }
    ],
    "citation-number": [
      "BRB90"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "40–45,"
    ],
    "title": [
      "Efficient implementation of a BDD package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "Randal E."
      }
    ],
    "citation-number": [
      "Bry85"
    ],
    "container-title": [
      "Proceedings of Chapel Hill Conference on VLSI"
    ],
    "date": [
      "1985-05"
    ],
    "pages": [
      "419–438,"
    ],
    "title": [
      "Symbolic verification of MOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "Randal E."
      }
    ],
    "citation-number": [
      "Bry86"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–691"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "no",
        "given": "Adrian Carbine U.S.Patent"
      }
    ],
    "citation-number": [
      "Car90"
    ],
    "container-title": [
      "Intel Corporation"
    ],
    "date": [
      "1990-11"
    ],
    "title": [
      "5253255: Scan mechanism for monitoring the state of internal signals of a VLSI microprocessor chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "Oliver"
      },
      {
        "family": "Berthet",
        "given": "Christian"
      },
      {
        "family": "Madre",
        "given": "Jean C."
      }
    ],
    "citation-number": [
      "CBM89"
    ],
    "container-title": [
      "Proceedings of the International Workshop on Automatic Verification Methods for Finite State Systems"
    ],
    "date": [
      "1989-06"
    ],
    "pages": [
      "365–373,"
    ],
    "title": [
      "Verification of synchronous sequential machines based on symbolic execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM05"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "1045–1051,"
    ],
    "title": [
      "Simulation-based bug trace minimization with BMC-based refinement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM07a"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "91–98,"
    ],
    "title": [
      "Automating post-silicon debugging and repair"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CBM07b"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "152–165"
    ],
    "title": [
      "Simulation-based bug trace minimization with BMC-based refinement"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "Edmund M."
      },
      {
        "family": "Biere",
        "given": "Armin"
      },
      {
        "family": "Raimi",
        "given": "Richard"
      },
      {
        "family": "Zhu",
        "given": "Yunshan"
      }
    ],
    "citation-number": [
      "CBRZ01"
    ],
    "container-title": [
      "Formal Methods in System Design"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–34"
    ],
    "title": [
      "Bounded model checking using satisfiability solving"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "Edmund M."
      },
      {
        "family": "Grumberg",
        "given": "Orna"
      },
      {
        "family": "Peled",
        "given": "Doron A."
      }
    ],
    "citation-number": [
      "CGP08"
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "sixth"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Model Checking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "William C."
      },
      {
        "family": "Joyner",
        "given": "William H."
      },
      {
        "family": "Brand",
        "given": "Daniel"
      }
    ],
    "citation-number": [
      "CJB79"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1979-06"
    ],
    "pages": [
      "280–286,"
    ],
    "title": [
      "Symbolic simulation for correct machine design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corti",
        "given": "William D."
      },
      {
        "family": "Kenny",
        "given": "Robert"
      },
      {
        "family": "Marsh",
        "given": "Joseph O."
      },
      {
        "family": "Parker",
        "given": "Steven C."
      },
      {
        "family": "Scanzano",
        "given": "Frank X."
      },
      {
        "family": "Won",
        "given": "Michael"
      }
    ],
    "container-title": [
      "On-chip logic analyzer",
      "Patent"
    ],
    "date": [
      "2004-12"
    ],
    "genre": [
      "[CKM+ 04]"
    ],
    "issue": [
      "6834360"
    ],
    "publisher": [
      "International Business Machines Corporation"
    ],
    "title": [
      "U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "Kypros"
      },
      {
        "family": "Mutlu",
        "given": "Onur"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "CMA08"
    ],
    "container-title": [
      "MICRO, Proceedings of the International Symposium on Microarchitecture"
    ],
    "date": [
      "2008-11"
    ],
    "pages": [
      "282–293,"
    ],
    "title": [
      "Online design bug detection: RTL analysis, flexible mechanisms, and evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Campenhout",
        "given": "David",
        "particle": "Van"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      },
      {
        "family": "Hayes",
        "given": "John P."
      }
    ],
    "citation-number": [
      "CMH00"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "51–60"
    ],
    "title": [
      "Collection and analysis of microprocessor design errors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Kaiyu"
      },
      {
        "family": "Malik",
        "given": "Sharad"
      },
      {
        "family": "Patra",
        "given": "Priyadarsan"
      }
    ],
    "citation-number": [
      "CMP08"
    ],
    "container-title": [
      "HPCA, Proceedings of the International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "415–426,"
    ],
    "title": [
      "Runtime validation of memory ordering using constraint graph checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Culler",
        "given": "David"
      },
      {
        "family": "Singh",
        "given": "Jaswinder P."
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "citation-number": [
      "CSG98"
    ],
    "date": [
      "1998"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Parallel Computer Architecture: A Hardware/Software Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "Ben"
      },
      {
        "family": "Venkataramanan",
        "given": "Srinivasan"
      },
      {
        "family": "Kumari",
        "given": "Ajeetha"
      }
    ],
    "citation-number": [
      "CVK04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "VhdlCohen Publishing"
    ],
    "title": [
      "Using PSL/Sugar for Formal and Dynamic Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Kai-hui"
      },
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Markov",
        "given": "Igor"
      }
    ],
    "citation-number": [
      "CWBM07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "65–72,"
    ],
    "title": [
      "Automatic error diagnosis and correction for RTL designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Xiaofang"
      },
      {
        "family": "Yang",
        "given": "Yu"
      },
      {
        "family": "Gopalakrishnan",
        "given": "Ganesh"
      },
      {
        "family": "Chou",
        "given": "Ching-Tsun"
      }
    ],
    "citation-number": [
      "CYGC06"
    ],
    "container-title": [
      "FMCAD, Proceedings of the Formal Methods in Computer Aided Design Conference"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "81–88,"
    ],
    "title": [
      "Reducing verification complexity of a multicore coherence protocol using assume/guarantee"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Bauserman",
        "given": "Adam"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DBB07"
    ],
    "container-title": [
      "MTV, Proceedings of the International Workshop on Microprocessor Test and Verification"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "91–97,"
    ],
    "title": [
      "Chico: An on-chip hardware checker for pipeline control logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Bauserman",
        "given": "Adam"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DBB08"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "348–355,"
    ],
    "title": [
      "Post-silicon verification for cache coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dill",
        "given": "David L."
      },
      {
        "family": "Drexler",
        "given": "Andreas J."
      },
      {
        "family": "Hu",
        "given": "Alan J."
      },
      {
        "family": "Yang",
        "given": "C.Han"
      }
    ],
    "citation-number": [
      "DDHY92"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "522–525,"
    ],
    "title": [
      "Protocol verification as a hardware design aid"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Center",
        "given": "D.D.J.Microprocessor"
      }
    ],
    "citation-number": [
      "DDJ06"
    ],
    "date": [
      "2006"
    ],
    "type": null,
    "url": [
      "http://www.x86.org/."
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "Martin"
      },
      {
        "family": "Putnam",
        "given": "Hilary"
      }
    ],
    "citation-number": [
      "DP60"
    ],
    "container-title": [
      "Journal of the Association for Computing Machinery"
    ],
    "date": [
      "1960-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "201–215"
    ],
    "title": [
      "A computing procedure for quantification theory"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "DeOrio",
        "given": "Andrew"
      },
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "DWB09"
    ],
    "container-title": [
      "HPCA, Proceedings of the International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2009-02"
    ],
    "pages": [
      "405–416,"
    ],
    "title": [
      "Dacota: Post-silicon validation of the memory subsystem in multi-core designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "Niklas"
      },
      {
        "family": "Sorensson",
        "given": "Niklas"
      }
    ],
    "citation-number": [
      "ES03"
    ],
    "collection-title": [
      "of Lecture Notes in Computer Science"
    ],
    "container-title": [
      "Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "502–518"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "An extensible SAT-solver"
    ],
    "type": "chapter",
    "volume": [
      "2919"
    ]
  },
  {
    "author": [
      {
        "family": "Eiles",
        "given": "Travis"
      },
      {
        "family": "Woods",
        "given": "Gary"
      },
      {
        "family": "Rao",
        "given": "Valluri"
      }
    ],
    "citation-number": [
      "EWR00"
    ],
    "container-title": [
      "ISSCC, Proceedings of the International Solid State Circuits Conference"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "220–221,"
    ],
    "title": [
      "Optical probing of flip-chip-packaged microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Foster",
        "given": "Harry"
      },
      {
        "family": "Krolnik",
        "given": "Adam"
      },
      {
        "family": "Lacey",
        "given": "David"
      }
    ],
    "citation-number": [
      "FKL04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Assertion-based design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fine",
        "given": "Shai"
      },
      {
        "family": "Ziv",
        "given": "Avi"
      }
    ],
    "citation-number": [
      "FZ03"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "286–281,"
    ],
    "title": [
      "Coverage directed test generation for functional verification using Bayesian networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goddard",
        "given": "Michael D."
      },
      {
        "family": "no",
        "given": "David S.Christie U.S.Patent"
      }
    ],
    "citation-number": [
      "GC95"
    ],
    "container-title": [
      "Advanced Micro Devices, Inc"
    ],
    "date": [
      "1995-11"
    ],
    "title": [
      "5796974: Microcode patching apparatus and method"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "German",
        "given": "Steven"
      }
    ],
    "citation-number": [
      "Ger03"
    ],
    "container-title": [
      "Formal Methods in System Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "133–141"
    ],
    "title": [
      "Formal design of cache memory protocols in IBM"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Gluska",
        "given": "Alon"
      }
    ],
    "citation-number": [
      "Glu06"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "332–337,"
    ],
    "title": [
      "Practical methods in coverage-oriented verification of the Merom microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gunes",
        "given": "Mehmet H."
      },
      {
        "family": "Thornton",
        "given": "Mitchell"
      },
      {
        "family": "Kocan",
        "given": "Fatih"
      },
      {
        "family": "Szygenda",
        "given": "Stephen"
      }
    ],
    "citation-number": [
      "GTKS05"
    ],
    "container-title": [
      "MWSCAS, Proceedings of the Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "2005-08"
    ],
    "pages": [
      "744–749,"
    ],
    "title": [
      "A and comparison of digital logic simulators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Eggers",
        "given": "Susan"
      },
      {
        "family": "Larus",
        "given": "Jim"
      },
      {
        "family": "Taylor",
        "given": "George"
      },
      {
        "family": "Glenn Adams",
        "given": "B.K.Bose"
      },
      {
        "family": "Gibson",
        "given": "Garth A."
      },
      {
        "family": "Hansen",
        "given": "Paul"
      },
      {
        "family": "Keller",
        "given": "Jon"
      },
      {
        "family": "Kong",
        "given": "Shing"
      },
      {
        "family": "Lee",
        "given": "Corinna"
      },
      {
        "family": "Lee",
        "given": "Daebum"
      },
      {
        "family": "Pendleton",
        "given": "Joan"
      },
      {
        "family": "Ritchie",
        "given": "Scott"
      },
      {
        "family": "Wood",
        "given": "David A."
      },
      {
        "family": "Zorn",
        "given": "Ben"
      },
      {
        "family": "Hilfinger",
        "given": "Paul"
      },
      {
        "family": "Hodges",
        "given": "Dave"
      },
      {
        "family": "Katz",
        "given": "Randy H."
      },
      {
        "family": "Ousterhout",
        "given": "John"
      },
      {
        "family": "Patterson",
        "given": "Dave"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1986-11"
    ],
    "genre": [
      "[HEL+ 86]"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "8–22"
    ],
    "title": [
      "Design decisions in SPUR"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Haque",
        "given": "Faisal I."
      },
      {
        "family": "Khan",
        "given": "Khizar A."
      },
      {
        "family": "Michelson",
        "given": "Jonathan"
      }
    ],
    "citation-number": [
      "HKM01"
    ],
    "container-title": [
      "Verification Central"
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "first"
    ],
    "title": [
      "The Art of Verification with Vera"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hollander",
        "given": "Yoav"
      },
      {
        "family": "Morley",
        "given": "Matthew"
      },
      {
        "family": "Noy",
        "given": "Amos"
      }
    ],
    "citation-number": [
      "HMN01"
    ],
    "container-title": [
      "TOOLS, Proceedings of the, International Conference on Technology of Object-Oriented Languages"
    ],
    "date": [
      "2001-03"
    ],
    "pages": [
      "41–50,"
    ],
    "title": [
      "The e language: A fresh separation of concerns"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "Gary D."
      },
      {
        "family": "Somenzi",
        "given": "Fabio"
      }
    ],
    "citation-number": [
      "HS06"
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic Synthesis and Verification Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "Pei-Hsin"
      },
      {
        "family": "Shiple",
        "given": "Thomas"
      },
      {
        "family": "Harer",
        "given": "Kevin"
      },
      {
        "family": "Kukula",
        "given": "James"
      },
      {
        "family": "Damiano",
        "given": "Robert"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Taylor",
        "given": "Jerry"
      },
      {
        "family": "Long",
        "given": "Jiang"
      }
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "genre": [
      "[HSH+ 00]"
    ],
    "pages": [
      "120–126,"
    ],
    "title": [
      "Smart simulation using collaborative formal and simulation engines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "Richard"
      },
      {
        "family": "Theobald",
        "given": "Michael"
      },
      {
        "family": "Brannon Batson",
        "given": "J.P.Grossman"
      },
      {
        "family": "Wang",
        "given": "Stanley C."
      },
      {
        "family": "Gagliardo",
        "given": "Joseph"
      },
      {
        "family": "Deneroff",
        "given": "Martin M."
      },
      {
        "family": "Dror",
        "given": "Ron O."
      },
      {
        "family": "Shaw",
        "given": "David E."
      }
    ],
    "container-title": [
      "DVCon, Proceedings of the Design and Verification Conference and Exhibition"
    ],
    "date": [
      "2009-02"
    ],
    "genre": [
      "[HTB+ 09]"
    ],
    "pages": [
      "1–7,"
    ],
    "title": [
      "Postsilicon debug using formal verification waypoints"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "IBM05"
    ],
    "date": [
      "2005-07"
    ],
    "genre": [
      "IBM PowerPC 750GX and 750GL"
    ],
    "pages": [
      "–01"
    ],
    "publisher": [
      "RISC Microprocessor Errata Notice"
    ],
    "title": [
      "International Business Machines Corporation"
    ],
    "type": null,
    "url": [
      "http:"
    ]
  },
  {
    "citation-number": [
      "IEE01a"
    ],
    "container-title": [
      "IEEE Std"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1149 1–2001 ,"
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Standard test access port and boundary-scan architecture"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ]
  },
  {
    "citation-number": [
      "IEE01b"
    ],
    "note": [
      "Std 1364-2001., 2001."
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Standard Verilog hardware description language"
    ],
    "type": null,
    "url": [
      "http://ieeexplore.ieee.org/"
    ]
  },
  {
    "citation-number": [
      "IEE04"
    ],
    "container-title": [
      "IEC 61691-1-1 First edition 2004-10; IEEE 1076"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "9649"
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Behavioural languages - Part 1-1: VHDL language reference manual"
    ],
    "type": "chapter",
    "url": [
      "http://ieeexplore.ieee.org/servlet/opac?"
    ]
  },
  {
    "citation-number": [
      "IEE07"
    ],
    "note": [
      "Std 1800-2007, 2007."
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers. Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language"
    ],
    "type": null,
    "url": [
      "http://ieeexplore.ieee.org/servlet/opac?punumber="
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int00"
    ],
    "date": [
      "2000-02"
    ],
    "title": [
      "Intel R StrongARM R SA-1100 Microprocessor Specification Update"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int02a] Intel"
      }
    ],
    "date": [
      "2002-09"
    ],
    "title": [
      "Intel R Celeron R Processor Specification Update"
    ],
    "type": null,
    "url": [
      "http://developer.intel.com/design/celeron/specupdt/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int02b] Intel"
      }
    ],
    "date": [
      "2002-07"
    ],
    "title": [
      "Intel R Pentium R II Processor Invalid Instruction Erratum Overview"
    ],
    "type": null,
    "url": [
      "http://developer.intel.com/design/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int04"
    ],
    "date": [
      "2004-07"
    ],
    "pages": [
      "–013151"
    ],
    "title": [
      "Intel R Pentium R Processor Invalid Instruction Erratum Overview"
    ],
    "type": null,
    "url": [
      "http://www.intel.com/support/processors/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int05"
    ],
    "date": [
      "2005-05"
    ],
    "title": [
      "Intel R Pentium R III Processor Specification Update"
    ],
    "type": null,
    "url": [
      "http://download.intel.com/design/PentiumIII/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int07a] Intel"
      }
    ],
    "date": [
      "2007-11"
    ],
    "title": [
      "Intel R CoreTM Duo Desktop Processor E6000 and E4000 Sequence Specification Update"
    ],
    "type": null,
    "url": [
      "http://download.intel."
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Int07b] Intel"
      }
    ],
    "date": [
      "2007-11"
    ],
    "title": [
      "Intel R CoreTM Extreme Quad-Core Processor QX6000 Sequence and Intel R CoreTM Quad Processor Q6000 Sequence"
    ],
    "type": null,
    "url": [
      "http://download.intel.com/design/processor/specupdt/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int08"
    ],
    "date": [
      "2008-10"
    ],
    "title": [
      "Intel R CoreTM 2 Duo and Intel R CoreTM 2 Solo Processor for Intel R Centrino R Duo Processor Technology Specification Update"
    ],
    "type": null,
    "url": [
      "http://download.intel.com/design/mobile/SPECUPDT/"
    ]
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Intel"
      }
    ],
    "citation-number": [
      "Int09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Intel R CoreTM Solo processor - Intel R CoreTM Solo Processor support"
    ],
    "type": null,
    "url": [
      "http://www.intel.com/support/processors/"
    ]
  },
  {
    "citation-number": [
      "ITR07"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors executive summary"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net/Links/2007ITRS/Home2007.htm."
    ]
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Doug"
      },
      {
        "family": "Gottlieb",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "JG04"
    ],
    "container-title": [
      "CICC, Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "665–670,"
    ],
    "title": [
      "The crazy mixed up world of silicon debug"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Doug"
      },
      {
        "family": "Poehhnan",
        "given": "Steve"
      },
      {
        "family": "Govan",
        "given": "Vincent"
      }
    ],
    "citation-number": [
      "JPG01"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "451–460,"
    ],
    "title": [
      "Debug methodology for the McKinley processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "Jai"
      },
      {
        "family": "Ahlschlager",
        "given": "Catherine"
      },
      {
        "family": "Isberg",
        "given": "Peter"
      }
    ],
    "citation-number": [
      "KAI07"
    ],
    "container-title": [
      "HLDVT, Proceedings of the International Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "47,"
    ],
    "title": [
      "Post-silicon verification methodology on Sun’s UltraSPARC T2 processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kongetira",
        "given": "Poonacha"
      },
      {
        "family": "Aingaran",
        "given": "Kathirgamar"
      },
      {
        "family": "Olukotun",
        "given": "Kunle"
      }
    ],
    "citation-number": [
      "KAO05"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "– 29,"
    ],
    "title": [
      "Niagara: a 32-way multithreaded SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kaspersky",
        "given": "Kris"
      },
      {
        "family": "Kuppuswamy",
        "given": "Ravishankar"
      },
      {
        "family": "DesRosier",
        "given": "Peter"
      },
      {
        "family": "Feltham",
        "given": "Derek"
      },
      {
        "family": "Sheikh",
        "given": "Rehan"
      },
      {
        "family": "Thadikaran",
        "given": "Paul"
      }
    ],
    "citation-number": [
      "Kas08"
    ],
    "container-title": [
      "HITB, Proceedings of Hack In The Box Conference",
      "Intel Technology Journal"
    ],
    "date": [
      "2008-10",
      "2004-02"
    ],
    "genre": [
      "[KDF+ 04]"
    ],
    "pages": [
      "63–72"
    ],
    "title": [
      "Remote code execution through Intel CPU bugs",
      "Full hold-scan systems in microprocessors: Cost/benefit analysis"
    ],
    "type": "article-journal",
    "volume": [
      "08"
    ]
  },
  {
    "author": [
      {
        "family": "Kahle",
        "given": "James A."
      },
      {
        "family": "Day",
        "given": "Michael N."
      },
      {
        "family": "Hofstee",
        "given": "H.Peter"
      },
      {
        "family": "Johns",
        "given": "Charles R."
      },
      {
        "family": "Maeurer",
        "given": "Thodore R."
      },
      {
        "family": "Shippy",
        "given": "David"
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[KDH+ 05]"
    ],
    "pages": [
      "589–604"
    ],
    "title": [
      "Introduction to the Cell multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Kern",
        "given": "Christoph"
      },
      {
        "family": "Greenstreet",
        "given": "Mark R."
      }
    ],
    "citation-number": [
      "KG99"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "123–193"
    ],
    "title": [
      "Formal verification in hardware design: a survey"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "Ramayya"
      },
      {
        "family": "Kropf",
        "given": "Thomas"
      }
    ],
    "citation-number": [
      "KK94"
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "first"
    ],
    "location": [
      "Berlin/ Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Theorem provers in circuit design: theory, practice, and experience"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "Donald E."
      }
    ],
    "citation-number": [
      "Knu97"
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "third"
    ],
    "publisher": [
      "Addison-Wesley Professional"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Koncaliev",
        "given": "Dusko"
      }
    ],
    "citation-number": [
      "Kon09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Bugs in the Intel microprocessors"
    ],
    "type": null,
    "url": [
      "http://www.cs."
    ]
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "Leslie"
      }
    ],
    "citation-number": [
      "Lam97"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "779–782"
    ],
    "title": [
      "How to make a correct multiprocess program execute correctly on a multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "Leslie"
      }
    ],
    "citation-number": [
      "Lam02"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Addison-Wesley Professional"
    ],
    "title": [
      "Specifying systems: the TLA+ language and tools for hardware and software engineers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Litt",
        "given": "Timothe"
      }
    ],
    "citation-number": [
      "Lit02"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "584–589,"
    ],
    "title": [
      "Support for debugging in the Alpha 21364 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leon",
        "given": "Ana S."
      },
      {
        "family": "Tam",
        "given": "Kenway W."
      },
      {
        "family": "Shin",
        "given": "Jinuk L."
      },
      {
        "family": "Weisner",
        "given": "David"
      },
      {
        "family": "Schumacher",
        "given": "Francis"
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007-01"
    ],
    "genre": [
      "[LTS+ 07]"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–16"
    ],
    "title": [
      "A power-efficient high-throughput 32-thread SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "citation-number": [
      "M507"
    ],
    "date": [
      "2007-11"
    ],
    "title": [
      "The M5 simulator system"
    ],
    "type": null,
    "url": [
      "http://www.m5sim.org."
    ]
  },
  {
    "author": [
      {
        "family": "Markoff",
        "given": "John"
      }
    ],
    "citation-number": [
      "Mar08"
    ],
    "container-title": [
      "New York Times"
    ],
    "date": [
      "2008-11"
    ],
    "title": [
      "Burned once, Intel prepares new chip fortified by constant tests"
    ],
    "type": "article-journal",
    "url": [
      "http://www.nytimes.com/2008/11/"
    ]
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Bauer",
        "given": "Michael E."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MBS08"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "52–59"
    ],
    "title": [
      "Argus: Low-cost, comprehensive error detection in simple cores"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "Edward J."
      }
    ],
    "citation-number": [
      "McC56"
    ],
    "container-title": [
      "Bell Systems Technical Journal"
    ],
    "date": [
      "1956-11"
    ],
    "issue": [
      "35"
    ],
    "pages": [
      "1417–1444"
    ],
    "title": [
      "Minimization of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "Peter S."
      },
      {
        "family": "Christensson",
        "given": "Magnus"
      },
      {
        "family": "Eskilson",
        "given": "Jesper"
      },
      {
        "family": "Forsgren",
        "given": "Daniel"
      },
      {
        "family": "Hallberg",
        "given": "Gustav"
      },
      {
        "family": "Hogberg",
        "given": "Johan"
      },
      {
        "family": "Larsson",
        "given": "Frederik"
      },
      {
        "family": "Moestedt",
        "given": "Andreas"
      },
      {
        "family": "Werner",
        "given": "Bengt"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "[MCE+ 02]"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58"
    ],
    "title": [
      "Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "McGhan",
        "given": "Harlan"
      }
    ],
    "citation-number": [
      "McG07"
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "11–33"
    ],
    "title": [
      "The gHost in the machine"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "given": "M.D.M.+"
      },
      {
        "family": "Melani",
        "given": "Massimiliano"
      },
      {
        "family": "D’Ascoli",
        "given": "Francesco"
      },
      {
        "family": "Marino",
        "given": "Corrado"
      },
      {
        "family": "Fanucci",
        "given": "Luca"
      },
      {
        "family": "Giambastiani",
        "given": "Adolfo"
      },
      {
        "family": "Rochhi",
        "given": "Alessandro"
      },
      {
        "family": "Marinis",
        "given": "Marco",
        "particle": "De"
      },
      {
        "family": "Monterastelli",
        "given": "Andrea"
      }
    ],
    "citation-number": [
      "06"
    ],
    "container-title": [
      "Research in Microelectronics and Electronics 2006, Ph.D"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "205–208,"
    ],
    "title": [
      "An integrated flow from pre-silicon simulation to post-silicon verification"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Meister",
        "given": "Gerd"
      }
    ],
    "citation-number": [
      "Mei93"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "University of Saarland, Department of Computer Science"
    ],
    "title": [
      "A survey on parallel logic simulation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Mentor Graphics R."
      }
    ],
    "citation-number": [
      "Men08"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "ModelSim - a comprehensive simulation and debug environment for complex ASIC and FPGA designs"
    ],
    "type": null,
    "url": [
      "http://www.model.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "Alexander"
      }
    ],
    "citation-number": [
      "Mic03"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "second"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Digital logic testing and simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Microsoft Corporation. /QIfdiv (Enable Pentium R FDIV Fix"
      }
    ],
    "citation-number": [
      "Mic09"
    ],
    "date": [
      "2009"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "McGrath",
        "given": "Kevin J."
      },
      {
        "family": "no",
        "given": "James K.Pickett U.S.Patent"
      }
    ],
    "citation-number": [
      "MP99"
    ],
    "container-title": [
      "Advanced Micro Devices, Inc"
    ],
    "date": [
      "1999-10"
    ],
    "title": [
      "6438664: Microcode patch device and method for patching microcode using match registers and patch routines"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS05"
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "482–493"
    ],
    "title": [
      "Dynamic verification of sequential consistency"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS06"
    ],
    "container-title": [
      "DSN, Proceedings of the International Conference on Dependable Systems and Networks"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "73–82,"
    ],
    "title": [
      "Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meixner",
        "given": "Albert"
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      }
    ],
    "citation-number": [
      "MS07"
    ],
    "container-title": [
      "IPACT, Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "104–118,"
    ],
    "title": [
      "Error detection using dynamic dataflow verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Beckmann",
        "given": "Bradford M."
      },
      {
        "family": "Marty",
        "given": "Michael R."
      },
      {
        "family": "Xu",
        "given": "Min"
      },
      {
        "family": "Alameldeen",
        "given": "Alaa R."
      },
      {
        "family": "Moore",
        "given": "Kevin E."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "[MSB+ 05]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "92–99"
    ],
    "title": [
      "Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "Joao P."
      },
      {
        "family": "Sakallah",
        "given": "Karem A."
      }
    ],
    "citation-number": [
      "MSS99"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "506–521"
    ],
    "title": [
      "GRASP: a search algorithm for propositional satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Nacif",
        "given": "Jose A."
      },
      {
        "family": "Paula",
        "given": "Flavio M.",
        "particle": "de"
      },
      {
        "family": "Coelho",
        "given": "Claudionor N."
      },
      {
        "family": "Sica",
        "given": "Fernando C."
      },
      {
        "family": "Foster",
        "given": "Harry"
      },
      {
        "family": "Fernandes",
        "given": "Antonio O."
      },
      {
        "family": "Silva",
        "given": "Diogenes C.",
        "particle": "da"
      }
    ],
    "container-title": [
      "Symposium on Integrated Circuits and System Design"
    ],
    "date": [
      "2004-09"
    ],
    "genre": [
      "[NdPC+ 04]"
    ],
    "pages": [
      "55–59,"
    ],
    "title": [
      "The Chip is Ready. Am I done? On-chip Verification using Assertion Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakano",
        "given": "Jun"
      },
      {
        "family": "Montesinos",
        "given": "Pablo"
      },
      {
        "family": "Gharachorloo",
        "given": "Kourosh"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "citation-number": [
      "NMGT06"
    ],
    "container-title": [
      "International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "203–214,"
    ],
    "title": [
      "Re-ViveI/O: efficient handling of I/O in highly-available rollback-recovery servers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Prasad",
        "given": "Mukul R."
      },
      {
        "family": "Biere",
        "given": "Armin"
      },
      {
        "family": "Gupta",
        "given": "Aarti"
      }
    ],
    "citation-number": [
      "PBG05"
    ],
    "container-title": [
      "STTT, Journal on Software Tools for Technology Transfer"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "156–173"
    ],
    "title": [
      "A survey of recent advances in SAT-based formal verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Perry",
        "given": "Douglas L."
      },
      {
        "family": "Foster",
        "given": "Harry"
      }
    ],
    "citation-number": [
      "PF05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "McGraw-Hill Professional"
    ],
    "title": [
      "Applied Formal Verification: For Digital Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Popek",
        "given": "Gerald J."
      },
      {
        "family": "Goldberg",
        "given": "Robert P."
      }
    ],
    "citation-number": [
      "PG74"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1974"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "412–421"
    ],
    "title": [
      "Formal requirements for virtualizable third generation architectures"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Piziali",
        "given": "Andrew"
      }
    ],
    "citation-number": [
      "Piz04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Functional verification coverage measurement and analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rotithor",
        "given": "Hemant"
      }
    ],
    "citation-number": [
      "Rot00"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "77–88"
    ],
    "title": [
      "Post-silicon validation methodology for microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Ravi",
        "given": "Kavita"
      },
      {
        "family": "Somenzi",
        "given": "Fabio"
      }
    ],
    "citation-number": [
      "RS95"
    ],
    "container-title": [
      "ICCAD, Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "154–158,"
    ],
    "title": [
      "High-density reachability analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shanley",
        "given": "Tom"
      },
      {
        "family": "Colwell",
        "given": "Bob"
      }
    ],
    "citation-number": [
      "SC04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "illustrated"
    ],
    "publisher": [
      "Addison-Wesley Professional"
    ],
    "title": [
      "The Unabridged Pentium 4: IA32 Processor Genealogy"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "Amitabh"
      },
      {
        "family": "Eustace",
        "given": "Alan"
      }
    ],
    "citation-number": [
      "SE04"
    ],
    "container-title": [
      "ACM SIGPLAN Notices"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "528–539"
    ],
    "title": [
      "ATOM: A system for building customized program analysis tools"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Silas",
        "given": "Isic"
      },
      {
        "family": "Frumkin",
        "given": "Igor"
      },
      {
        "family": "Hazan",
        "given": "Eilon"
      },
      {
        "family": "Mor",
        "given": "Ehud"
      },
      {
        "family": "Zobin",
        "given": "Genadiy"
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2003-05"
    ],
    "genre": [
      "[SFH+ 03]"
    ],
    "pages": [
      "38–43"
    ],
    "title": [
      "Systemlevel validation of the Intel R Pentium R M processor"
    ],
    "type": "article-journal",
    "volume": [
      "07"
    ]
  },
  {
    "author": [
      {
        "family": "Selman",
        "given": "Bart"
      },
      {
        "family": "Kautz",
        "given": "Henry"
      },
      {
        "family": "Cohen",
        "given": "Bram"
      }
    ],
    "citation-number": [
      "SKC95"
    ],
    "container-title": [
      "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "521–532,"
    ],
    "title": [
      "Local search strategies for satisfiability testing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Siek",
        "given": "Jeremy"
      },
      {
        "family": "Lee",
        "given": "Lie-Quan"
      },
      {
        "family": "Lumsdaine",
        "given": "Andrew"
      }
    ],
    "citation-number": [
      "SLL02"
    ],
    "container-title": [
      "Addison-Wesley"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The Boost graph library: user guide and reference manual"
    ],
    "type": "article-journal",
    "url": [
      "http://www.boost."
    ]
  },
  {
    "author": [
      {
        "family": "Sorin",
        "given": "Daniel J."
      },
      {
        "family": "Martin",
        "given": "Milo M.K."
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "citation-number": [
      "SMHW02"
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "123–134,"
    ],
    "title": [
      "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sarangi",
        "given": "Smruti"
      },
      {
        "family": "Narayanasamy",
        "given": "Satish"
      },
      {
        "family": "Carneal",
        "given": "Bruce"
      },
      {
        "family": "Tiwari",
        "given": "Abhishek"
      },
      {
        "family": "Calder",
        "given": "Brad"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "[SNC+ 07]"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–25"
    ],
    "title": [
      "Patching processor design errors with programmable hardware"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "Fabio"
      }
    ],
    "citation-number": [
      "Som09"
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "Colorado.edu/ ̃ fabio/CUDD"
    ],
    "title": [
      "CUDD: CU Decision Diagram Package"
    ],
    "type": "book",
    "url": [
      "http://vlsi."
    ]
  },
  {
    "author": [
      {
        "family": "Shasha",
        "given": "Dennis"
      },
      {
        "family": "Snir",
        "given": "Marc"
      }
    ],
    "citation-number": [
      "SS88"
    ],
    "container-title": [
      "ACM Transactions on Programming Languages and Systems"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "282–312"
    ],
    "title": [
      "Efficient and correct execution of parallel programs that share memory"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Sarangi",
        "given": "Smruti"
      },
      {
        "family": "Tiwari",
        "given": "Abhishek"
      },
      {
        "family": "Torrellas",
        "given": "Josep"
      }
    ],
    "citation-number": [
      "STT06"
    ],
    "container-title": [
      "MICRO, Proceedings of the International Symposium on Microarchitecture"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "26–37,"
    ],
    "title": [
      "Phoenix: Detecting and recovering from permanent processor design bugs with programmable hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "Sean"
      },
      {
        "family": "Veneris",
        "given": "Andreas"
      }
    ],
    "citation-number": [
      "SV06"
    ],
    "container-title": [
      "MTV, Proceedings of the International Workshop on Microprocessor Test and Verification"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "88–93,"
    ],
    "title": [
      "Abstraction and refinement techniques in automated design debugging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "Sean"
      },
      {
        "family": "Veneris",
        "given": "Andreas"
      },
      {
        "family": "Mangassarian",
        "given": "Hratch"
      }
    ],
    "citation-number": [
      "SVM07"
    ],
    "container-title": [
      "ASP-DAC, Proceedings of the Asian-South Pacific Design Automation Conference"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "932–937,"
    ],
    "title": [
      "Trace compaction using SAT-based reachability analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Synopsys R."
      }
    ],
    "citation-number": [
      "Syn09"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "VCS: Comprehensive RTL Verification Solution"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/tools/verification/"
    ]
  },
  {
    "author": [
      {
        "given": "Syn10a"
      }
    ],
    "container-title": [
      "Design Compiler"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Synopsys R Inc"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Syn10b] Synopsys R."
      }
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Magellan: Hybrid RTL Formal Verification"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Valich",
        "given": "Theo"
      },
      {
        "family": "Vangal",
        "given": "Sriram"
      },
      {
        "family": "Howard",
        "given": "Jason"
      },
      {
        "family": "Ruhl",
        "given": "Gregory"
      },
      {
        "family": "Dighe",
        "given": "Saurabh"
      },
      {
        "family": "Wilson",
        "given": "Howard"
      },
      {
        "family": "Tschanz",
        "given": "James"
      },
      {
        "family": "Finan",
        "given": "David"
      },
      {
        "family": "Iyer",
        "given": "Priya"
      },
      {
        "family": "Singh",
        "given": "Arvind"
      },
      {
        "family": "Jacob",
        "given": "Tiju"
      },
      {
        "family": "Jain",
        "given": "Shailendra"
      },
      {
        "family": "Venkataraman",
        "given": "Sriram"
      }
    ],
    "citation-number": [
      "Val07"
    ],
    "container-title": [
      "An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In ISSCC, Proceedings of the International Solid State Circuits Conference",
      "The Inquirer"
    ],
    "date": [
      "2007-11",
      "2007-02"
    ],
    "genre": [
      "[VHR+ 07]"
    ],
    "pages": [
      "5–7,"
    ],
    "title": [
      "AMD delays Phenom 2.4 GHz due to TLB errata",
      "Yatin Hoskote, and Nitin Borkar"
    ],
    "type": "article-journal",
    "url": [
      "http://www.theinquirer.net/inquirer/"
    ]
  },
  {
    "author": [
      {
        "family": "Vijayaraghavan",
        "given": "Srikanth"
      },
      {
        "family": "Ramanathan",
        "given": "Meyyappan"
      }
    ],
    "citation-number": [
      "VR05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "illustrated"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A practical guide for system Verilog assertions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB07"
    ],
    "container-title": [
      "DATE, Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2007-04"
    ],
    "pages": [
      "743–748,"
    ],
    "title": [
      "Engineering trust with semantic guardians"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB08"
    ],
    "container-title": [
      "ICCD, Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "307–314,"
    ],
    "title": [
      "Reversi: Post-silicon validation system for modern microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      }
    ],
    "citation-number": [
      "WB09"
    ],
    "container-title": [
      "DATE, Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2009-04"
    ],
    "pages": [
      "658–663,"
    ],
    "title": [
      "Caspar: Hardware patching for multi-core processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA06"
    ],
    "container-title": [
      "DAC, Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "344–347,"
    ],
    "title": [
      "Shielding against design flaws with field repairable control logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA07"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1126–1138"
    ],
    "title": [
      "Microprocessor verification via feedback-adjusted Markov Models"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "Ilya"
      },
      {
        "family": "Bertacco",
        "given": "Valeria"
      },
      {
        "family": "Austin",
        "given": "Todd"
      }
    ],
    "citation-number": [
      "WBA08"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "380–393"
    ],
    "title": [
      "Using field-repairable control logic to correct design errors in microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "David A."
      },
      {
        "family": "Gibson",
        "given": "Garth A."
      },
      {
        "family": "Katz",
        "given": "Randy H."
      }
    ],
    "citation-number": [
      "WGK90"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "13–25"
    ],
    "title": [
      "Verifying a multiprocessor cache controller using random test generation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wile",
        "given": "Bruce"
      },
      {
        "family": "Goss",
        "given": "John C."
      },
      {
        "family": "Roesner",
        "given": "Wolfgang"
      }
    ],
    "citation-number": [
      "WGR05"
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "illustrated, annotated"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Comprehensive functional verification the complete industry cycle"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "Steven"
      },
      {
        "family": "Ohara",
        "given": "Moriyoshi"
      },
      {
        "family": "Torrie",
        "given": "Evan"
      },
      {
        "family": "Singh",
        "given": "Jaswinder"
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "container-title": [
      "ISCA, Proceedings of the International Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "genre": [
      "[WOT+ 95]"
    ],
    "pages": [
      "24–36,"
    ],
    "title": [
      "The SPLASH-2 programs: characterization and methodological considerations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yerramilli",
        "given": "Siva"
      }
    ],
    "citation-number": [
      "Yer06"
    ],
    "container-title": [
      "ITC, Proceedings of the International Test Conference"
    ],
    "date": [
      "2006-10"
    ],
    "pages": [
      "14,"
    ],
    "title": [
      "On the need for convergence between design validation and test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "Jun"
      },
      {
        "family": "Pixley",
        "given": "Carl"
      },
      {
        "family": "Aziz",
        "given": "Adnan"
      }
    ],
    "citation-number": [
      "YPA06"
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "first"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Constraint-Based Verification"
    ],
    "type": "book"
  }
]
