module sum(	input logic sum_ld,sum_clr,clk,
				input logic [31:0] sum_in,
				output logic [31:0]sum_out
				);
		logic [31:0] sum_temp;
		always_ff @(posedge clk)if(sum_ld)sum_temp<=sum_in;
		always_comb sum_out=sum_clr? 0 : sum_temp;
				
			
endmodule