git clone --depth 1 --no-tags https://github.com/zhaoguangzai/FPGA_for_syn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604962562
git clone --depth 1 --no-tags https://github.com/xjh2000/digit-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604906804
git clone --depth 1 --no-tags https://github.com/hihidhihi/XJTU_Computer_Organization_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607462521
git clone --depth 1 --no-tags https://github.com/whutaperson/whut-lh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607505655
git clone --depth 1 --no-tags https://github.com/WilkinsYang/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607212001
git clone --depth 1 --no-tags https://github.com/AEmreEser/Elevator-Control-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606083232
git clone --depth 1 --no-tags https://github.com/al719/SPI_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607159852
git clone --depth 1 --no-tags https://github.com/Jariksp/Coin_avtomat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607247696
git clone --depth 1 --no-tags https://github.com/is22mtech14003/2D-CORDIC-Rotating-Mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606764702
git clone --depth 1 --no-tags https://github.com/Mkkoro/xiaosai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607139250
git clone --depth 1 --no-tags https://github.com/whutxiaoniuma/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607264578
git clone --depth 1 --no-tags https://github.com/biswa2025/verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610596193
git clone --depth 1 --no-tags https://github.com/Moaz-Helmy/Single_Cycle_RISC_V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610044463
git clone --depth 1 --no-tags https://github.com/jawaduid/RV32i-multicycle-with-SPI-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609772136
git clone --depth 1 --no-tags https://github.com/Shazarulislam/System_Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609783400
git clone --depth 1 --no-tags https://github.com/UdayaKrishnanM/sdcard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610597471
git clone --depth 1 --no-tags https://github.com/daniel29348679/Computer-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606813344
git clone --depth 1 --no-tags https://github.com/Shiba0228/DNN-engine-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609167932
git clone --depth 1 --no-tags https://github.com/T-Szymk/fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609526516
git clone --depth 1 --no-tags https://github.com/nella17/NYCU-Computer-Organization-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609903731
git clone --depth 1 --no-tags https://github.com/FHLiu19/jichuang_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607519127
git clone --depth 1 --no-tags https://github.com/chenwei0129/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611596174
git clone --depth 1 --no-tags https://github.com/sriharib128/Y86-64_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611584917
git clone --depth 1 --no-tags https://github.com/JakeVigeant12/processor_350_jmv43.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611448290
git clone --depth 1 --no-tags https://github.com/chenwei0129/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611530971
git clone --depth 1 --no-tags https://github.com/annie910201/ICDC_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611113369
git clone --depth 1 --no-tags https://github.com/18341A04A6/git_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610407749
git clone --depth 1 --no-tags https://github.com/AKA-Abdol/UT_CA_Spring_01-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610622604
git clone --depth 1 --no-tags https://github.com/JuniMay/computer-organization-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610833710
git clone --depth 1 --no-tags https://github.com/Edmond1218/absolute-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611646243
git clone --depth 1 --no-tags https://github.com/rportocarrero/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611957819
git clone --depth 1 --no-tags https://github.com/shun7b/maze_search.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611218534
git clone --depth 1 --no-tags https://github.com/Voidcharacter/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610093773
git clone --depth 1 --no-tags https://github.com/HBNU-SWUNIV/come-capstone23-node.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610066229
git clone --depth 1 --no-tags https://github.com/EropRHu4/SIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610248306
git clone --depth 1 --no-tags https://github.com/Chowdary18/ParametrizableCNNDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605206424
git clone --depth 1 --no-tags https://github.com/Arnavai/Hardware-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605984482
git clone --depth 1 --no-tags https://github.com/allenCHIUtw/digi-system-Design-allen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604554204
git clone --depth 1 --no-tags https://github.com/RaviMugidi/DCTQ_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604584057
git clone --depth 1 --no-tags https://github.com/mihirbaviskar/M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606196186
git clone --depth 1 --no-tags https://github.com/fedgn/Image-Processing-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606224505
git clone --depth 1 --no-tags https://github.com/Timaisneh/PWM-generator-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606308666
git clone --depth 1 --no-tags https://github.com/MyAngel440/git-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606360358
git clone --depth 1 --no-tags https://github.com/gorkemtopcu/Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609233647
git clone --depth 1 --no-tags https://github.com/EngineersBox/VerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609465503
git clone --depth 1 --no-tags https://github.com/Traviste/Encoded_Lock-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607315629
git clone --depth 1 --no-tags https://github.com/Anderson991288/RISC-V-RTL-Testbench-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607126561
git clone --depth 1 --no-tags https://github.com/kerong2002/2023FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608605276
git clone --depth 1 --no-tags https://github.com/chathurawimalasiri/8-Bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608612403
git clone --depth 1 --no-tags https://github.com/namrataayadav/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607682420
git clone --depth 1 --no-tags https://github.com/weichang12345/Self-Organizing-Map-Processing-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608677289
git clone --depth 1 --no-tags https://github.com/GeorgeDong32/Verilog-Learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608545012
git clone --depth 1 --no-tags https://github.com/sunekku/32-Bit-Pipelined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609675037
git clone --depth 1 --no-tags https://github.com/RGloekler/logiclocking_fingerprint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609680153
git clone --depth 1 --no-tags https://github.com/FluFFka/processor-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606694423
git clone --depth 1 --no-tags https://github.com/jangyoojin/CSED311_CPU_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607676221
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2018_IDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608198598
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_rotary_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606633781
git clone --depth 1 --no-tags https://github.com/tumsifu1/ELEC374part2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610513455
git clone --depth 1 --no-tags https://github.com/exaithrg/nvboard_templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609790076
git clone --depth 1 --no-tags https://github.com/Voidcharacter/T-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610090175
git clone --depth 1 --no-tags https://github.com/ltkhanh/all-digital_resonate-and-fire_neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606483850
git clone --depth 1 --no-tags https://github.com/lsy1205/2023_dcLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610144890
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605224404
git clone --depth 1 --no-tags https://github.com/lsree/ICEstick40-SDCard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605253674
git clone --depth 1 --no-tags https://github.com/josantamaria/Electronica_Digital_II_UN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604913297
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606332719
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/lzss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606436733
git clone --depth 1 --no-tags https://github.com/lisaaviss/circuit_design1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606797518
git clone --depth 1 --no-tags https://github.com/unal-edigital2/Lab03-j1_soc-add-periferico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606814663
git clone --depth 1 --no-tags https://github.com/ScottyB55/FIFO-Clock-Domain-Cross.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606251685
git clone --depth 1 --no-tags https://github.com/ndwannafly/circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606874138
git clone --depth 1 --no-tags https://github.com/0marAmr/Single_Cycle_RISC-V_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610938936
git clone --depth 1 --no-tags https://github.com/jayin92/NYCU-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611153921
git clone --depth 1 --no-tags https://github.com/Nikhilaraghuram/branch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611188750
git clone --depth 1 --no-tags https://github.com/CityPlymElecEng/vgaPong-Thursday.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611659509
git clone --depth 1 --no-tags https://github.com/JeffreyWong20/Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607763715
git clone --depth 1 --no-tags https://github.com/florinpavelescu15/RISC-V-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608718810
git clone --depth 1 --no-tags https://github.com/mt-omarov/System-on-a-chip-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608876317
git clone --depth 1 --no-tags https://github.com/aabravoo1/Digital_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605726383
git clone --depth 1 --no-tags https://github.com/pyong-1459/Dadda-Multiplier-16bit-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605880168
git clone --depth 1 --no-tags https://github.com/alimrn001/CAD-CA-1-FALL-1401.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605318584
git clone --depth 1 --no-tags https://github.com/V1C70RYG0D/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605736082
git clone --depth 1 --no-tags https://github.com/aaarazm/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607161940
git clone --depth 1 --no-tags https://github.com/MelissaMirandaMM/projetoOACII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607880140
git clone --depth 1 --no-tags https://github.com/AndronicD/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607899544
git clone --depth 1 --no-tags https://github.com/codesmythe/VGA_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609235786
git clone --depth 1 --no-tags https://github.com/TangRongshun/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609823623
git clone --depth 1 --no-tags https://github.com/aanurag24/TRAFFIC_LIGHT_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608175445
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610101785
git clone --depth 1 --no-tags https://github.com/t-montes/FPGA-Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611549057
git clone --depth 1 --no-tags https://github.com/IPA2023/IPA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611473991
git clone --depth 1 --no-tags https://github.com/dido/fpga-video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611922284
git clone --depth 1 --no-tags https://github.com/iitdheeraj/Scripting_and_Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606062817
git clone --depth 1 --no-tags https://github.com/RandBrandon/my_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608422688
git clone --depth 1 --no-tags https://github.com/Lokesh-Gudla/Temperature_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608025164
