# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test.srcs/sources_1/new/Five-stage Pipeline CPU.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/PC.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/alu.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/decoder_5_32.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/decoder_6_64.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/encoder_16_4.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/ex_id.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/ex_mem.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/id.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/if_id.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/inst_rom.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/mem.v" \
"../../../../../CPU/CPU.srcs/sources_1/new/mem_wb.v" \
"../../../../test.srcs/sources_1/new/regfile.v" \
"../../../../test.srcs/sources_1/new/sopc5.v" \
"../../../../test.srcs/sim_1/new/sopc5_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
