# do lab3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ec2021-fra/ra246973/mc613/LABS-main/lab3/extra_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:40 on Mar 22,2023
# vcom -reportprogress 300 -93 -work work /home/ec2021-fra/ra246973/mc613/LABS-main/lab3/extra_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extra_logic
# -- Compiling architecture rtl of extra_logic
# End time: 15:59:40 on Mar 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ec2021-fra/ra246973/mc613/LABS-main/lab3/dec2_to_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:40 on Mar 22,2023
# vcom -reportprogress 300 -93 -work work /home/ec2021-fra/ra246973/mc613/LABS-main/lab3/dec2_to_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec2_to_4
# -- Compiling architecture rtl of dec2_to_4
# End time: 15:59:40 on Mar 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ec2021-fra/ra246973/mc613/LABS-main/lab3/mux4_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:40 on Mar 22,2023
# vcom -reportprogress 300 -93 -work work /home/ec2021-fra/ra246973/mc613/LABS-main/lab3/mux4_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4_to_1
# -- Compiling architecture rtl of mux4_to_1
# -- Loading entity dec2_to_4
# -- Loading entity extra_logic
# End time: 15:59:40 on Mar 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ec2021-fra/ra246973/mc613/LABS-main/lab3/mux16_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:40 on Mar 22,2023
# vcom -reportprogress 300 -93 -work work /home/ec2021-fra/ra246973/mc613/LABS-main/lab3/mux16_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux16_to_1
# -- Compiling architecture rtl of mux16_to_1
# -- Loading entity mux4_to_1
# End time: 15:59:40 on Mar 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux16_to_1
# vsim work.mux16_to_1 
# Start time: 15:59:46 on Mar 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux16_to_1(rtl)
# Loading work.mux4_to_1(rtl)
# Loading work.dec2_to_4(rtl)
# Loading work.extra_logic(rtl)
wave create -driver freeze -pattern counter -startvalue 0000000000000000 -endvalue 1111111111111111 -type Range -direction Up -period 10ps -step 1 -repeat forever -range 15 0 -starttime 0ps -endtime 1000ps sim:/mux16_to_1/data
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 200ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps sim:/mux16_to_1/sel
add wave -position end  sim:/mux16_to_1/output
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libnss_systemd.so.2 : module was loaded at an absolute address.
restart
wave modify -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps Edit:/mux16_to_1/sel
wave modify -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps Edit:/mux16_to_1/sel
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libnss_systemd.so.2 : module was loaded at an absolute address.
