//
// File created by:  irun
// Do not modify this file

s1::(04Feb2023:18:16:28):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+P1 +define+FSDB_FILE="JAM.fsdb" )
s2::(04Feb2023:18:16:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" +define+SDF +define+P1 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.sdf" )
s3::(04Feb2023:18:22:56):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+P1 +define+FSDB_FILE="JAM.fsdb" )
s4::(04Feb2023:18:23:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+P1 +define+FSDB_FILE="JAM.fsdb" )
s5::(04Feb2023:18:31:44):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+P1 +define+FSDB_FILE="JAM.fsdb" )
s6::(04Feb2023:18:31:57):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+P2 +define+FSDB_FILE="JAM.fsdb" )
s7::(04Feb2023:18:32:20):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" +define+SDF +define+P1 +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2022/syn/JAM_syn.sdf" )
s8::(04Feb2023:18:37:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+P3 +define+FSDB_FILE="JAM.fsdb" )
