EASIROC1:
        Capacitor HG PA Fdbck: 100fF
        Capacitor LG PA Fdbck: 100fF
        Time Constant HG Shaper: 25ns
        Time Constant LG Shaper: 75ns
        DAC code: 625
        DisablePA & In_calib_EN: [
                0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0]

EASIROC2:
        Capacitor HG PA Fdbck: 100fF
        Capacitor LG PA Fdbck: 100fF
        Time Constant HG Shaper: 25ns
        Time Constant LG Shaper: 75ns
        DAC code: 613
        DisablePA & In_calib_EN: [
                1, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0]

High Gain Channel 1: 11
High Gain Channel 2: 44
Probe Channel 1:  11
Probe Channel 2:  44
Probe 1: Out_ssh_HG
Probe 2: Out_ssh_HG #Out_PA_HG,Out_PA_LG,Out_ssh_HG,Out_ssh_LG,Out_fs
SelectableLogic: 
        Pattern: Or64 #OneCh_#,Or32u,Or32d,Or64,Or32And,Or16And,And32u,And32d,And64,And32Or
        HitNum Threshold: 0 # Threshold for each OR logic. 0~64. Default: 0
        And Channels: -1 # Cannels used in And Logic. 0~63. Default: -1
TimeWindow: 4095ns
UsrClkOut: "100kHz" #"OFF","ON",1Hz,10Hz,100Hz,1kHz.10kHz,100kHz,3MHz,25MHz
Trigger:
        Mode: 0 #0-7
        DelayTrigger: 27  #500MHz #default:-1, 0-253 #trig -> hold -> l1 -> l2
        DelayHold: 128     #25MHz
        DelayL1Trig: 2   #6MHz
        Width: raw       #raw or 40ns~800ns
