MIG: 09:40:36 : xml_input_file: mig_a.prj
MIG: 09:40:36 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 09:40:36 : xml_input_file: mig_a.prj
MIG: 09:40:36 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 09:46:53 : xml_input_file: mig_a.prj
MIG: 09:46:53 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 09:46:53 : xml_input_file: mig_a.prj
MIG: 09:46:53 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 13:01:58 : xml_input_file: mig_a.prj
MIG: 13:01:58 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 13:01:58 : xml_input_file: mig_a.prj
MIG: 13:01:58 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:37 : xml_input_file: mig_a.prj
MIG: 16:30:37 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:37 : xml_input_file: mig_a.prj
MIG: 16:30:37 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:42 : xml_input_file: mig_a.prj
MIG: 16:30:42 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:42 : In updateAllModelParams
MIG: 16:30:42 : XGUI hdlLanguage: Verilog
MIG: 16:30:42 : xgui vivado_mode: xpg_bd
MIG: 16:30:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:30:42 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:30:42 : xml_input_file: mig_a.prj
MIG: 16:30:42 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:43 : xml_input_file: mig_a.prj
MIG: 16:30:43 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:43 : In updateAllModelParams
MIG: 16:30:43 : XGUI hdlLanguage: Verilog
MIG: 16:30:43 : xgui vivado_mode: xpg_bd
MIG: 16:30:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:30:43 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:30:43 : xml_input_file: mig_a.prj
MIG: 16:30:43 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:48 : xml_input_file: mig_a.prj
MIG: 16:30:48 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:48 : In updateAllModelParams
MIG: 16:30:48 : XGUI hdlLanguage: Verilog
MIG: 16:30:48 : xgui vivado_mode: xpg_bd
MIG: 16:30:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:30:48 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:30:48 : xml_input_file: mig_a.prj
MIG: 16:30:48 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:06 : xml_input_file: mig_a.prj
MIG: 16:31:06 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:06 : In updateAllModelParams
MIG: 16:31:06 : XGUI hdlLanguage: Verilog
MIG: 16:31:06 : xgui vivado_mode: xpg_bd
MIG: 16:31:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:06 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:06 : xml_input_file: mig_a.prj
MIG: 16:31:06 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:10 : xml_input_file: mig_a.prj
MIG: 16:31:10 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:10 : In updateAllModelParams
MIG: 16:31:10 : XGUI hdlLanguage: Verilog
MIG: 16:31:10 : xgui vivado_mode: xpg_bd
MIG: 16:31:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:10 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:10 : xml_input_file: mig_a.prj
MIG: 16:31:10 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:30 : xml_input_file: mig_a.prj
MIG: 16:31:30 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:30 : In updateAllModelParams
MIG: 16:31:30 : XGUI hdlLanguage: Verilog
MIG: 16:31:30 : xgui vivado_mode: xpg_bd
MIG: 16:31:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:30 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:30 : xml_input_file: mig_a.prj
MIG: 16:31:30 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:38 : xml_input_file: mig_a.prj
MIG: 16:31:38 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:38 : In updateAllModelParams
MIG: 16:31:38 : XGUI hdlLanguage: Verilog
MIG: 16:31:38 : xgui vivado_mode: xpg_bd
MIG: 16:31:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:38 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:39 : xml_input_file: mig_a.prj
MIG: 16:31:39 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:03 : xml_input_file: mig_a.prj
MIG: 16:33:03 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:03 : In updateAllModelParams
MIG: 16:33:03 : XGUI hdlLanguage: Verilog
MIG: 16:33:03 : xgui vivado_mode: xpg_bd
MIG: 16:33:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:03 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:03 : xml_input_file: mig_a.prj
MIG: 16:33:03 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:07 : xml_input_file: mig_a.prj
MIG: 16:33:07 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:07 : In updateAllModelParams
MIG: 16:33:07 : XGUI hdlLanguage: Verilog
MIG: 16:33:07 : xgui vivado_mode: xpg_bd
MIG: 16:33:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:07 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:07 : xml_input_file: mig_a.prj
MIG: 16:33:07 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:11 : xml_input_file: mig_a.prj
MIG: 16:33:11 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:11 : In updateAllModelParams
MIG: 16:33:11 : XGUI hdlLanguage: Verilog
MIG: 16:33:11 : xgui vivado_mode: xpg_bd
MIG: 16:33:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:11 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:11 : xml_input_file: mig_a.prj
MIG: 16:33:11 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:15 : xml_input_file: mig_a.prj
MIG: 16:33:15 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:15 : In updateAllModelParams
MIG: 16:33:15 : XGUI hdlLanguage: Verilog
MIG: 16:33:15 : xgui vivado_mode: xpg_bd
MIG: 16:33:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:15 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:15 : xml_input_file: mig_a.prj
MIG: 16:33:15 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:19 : xml_input_file: mig_a.prj
MIG: 16:33:19 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:19 : In updateAllModelParams
MIG: 16:33:19 : XGUI hdlLanguage: Verilog
MIG: 16:33:19 : xgui vivado_mode: xpg_bd
MIG: 16:33:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:19 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:19 : xml_input_file: mig_a.prj
MIG: 16:33:19 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:23 : xml_input_file: mig_a.prj
MIG: 16:33:23 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:23 : In updateAllModelParams
MIG: 16:33:23 : XGUI hdlLanguage: Verilog
MIG: 16:33:23 : xgui vivado_mode: xpg_bd
MIG: 16:33:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:23 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:23 : xml_input_file: mig_a.prj
MIG: 16:33:23 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 12:53:18 : xml_input_file: mig_a.prj
MIG: 12:53:18 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 12:53:18 : xml_input_file: mig_a.prj
MIG: 12:53:18 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 20:27:33 : xml_input_file: mig_a.prj
MIG: 20:27:33 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 20:27:33 : xml_input_file: mig_a.prj
MIG: 20:27:33 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 14:38:18 : xml_input_file: mig_a.prj
MIG: 14:38:18 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 14:38:18 : xml_input_file: mig_a.prj
MIG: 14:38:18 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:15:07 : xml_input_file: mig_a.prj
MIG: 00:15:07 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:15:07 : xml_input_file: mig_a.prj
MIG: 00:15:07 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:10:10 : xml_input_file: mig_a.prj
MIG: 00:10:10 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:10:10 : xml_input_file: mig_a.prj
MIG: 00:10:10 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:10:10 : In updateAllModelParams
MIG: 00:10:10 : ################# RUNNING MIG BATCH ###################
MIG: 00:10:10 : Writing IN file for 'node_mig_7series_0_1'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1
MIG: 00:10:10 : synp_flow:  -- synthesis_mode: Other
MIG: 00:10:10 : outputDirectory: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/_tmp/
MIG: 00:10:10 : vivado_mode: xpg_bd
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:10 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:11 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 1
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 : isPortInterface: 0
MIG: 00:10:12 :  locked false  
MIG: 00:10:12 : HDL Language: Verilog
MIG: 00:10:12 : compInfo: true
MIG: 00:10:12 : Vivado Options xc7a100t csg324 -1
MIG: 00:10:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:10:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:10:12 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:10:12 : I am in catch area
MIG: 00:10:12 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/xil_txt.out ... 
MIG: 00:10:35 : XML_INPUT_FILE: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:10:35 : Component_Name: node_mig_7series_0_1
MIG: 00:10:35 : Moving node_mig_7series_0_1 ...
MIG: 00:10:35 : Moving node_mig_7series_0_1.veo ...
MIG: 00:10:35 : Moving node_mig_7series_0_1_xmdf.tcl ...
MIG: 00:10:35 : XGUI hdlLanguage: Verilog
MIG: 00:10:35 : xgui vivado_mode: xpg_bd
MIG: 00:10:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:10:35 : Reading C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 00:10:36 : 1
MIG: 00:10:36 : Inside fn mem: DDR2
MIG: 00:10:36 : detect_uiclk: 150015002
MIG: 00:10:36 : cntrl:  memtype: DDR2
MIG: 00:10:36 : 1200
MIG: 00:10:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 00:10:36 : DDR2
MIG: 00:10:36 : 1
MIG: 00:10:36 : 150015002
MIG: 00:10:36 : 
MIG: 00:10:36 :  polarity_value: 1
MIG: 00:10:36 : 
MIG: 00:10:36 : 
MIG: 00:10:36 : cntrl:  memtype: DDR2
MIG: 00:10:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 00:10:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 00:10:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 00:10:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 00:10:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 00:10:36 : 2
MIG: 00:10:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 00:10:36 : 16
MIG: 00:10:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 00:10:36 : 2
MIG: 00:10:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 00:10:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: ECC ==> OFF
MIG: 00:10:36 : 16
MIG: 00:10:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 00:10:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:10:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:10:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:10:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 00:10:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 00:10:36 : 13
MIG: 00:10:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 00:10:36 : 27
MIG: 00:10:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 00:10:36 : 
MIG: 00:10:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 00:10:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:10:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 00:10:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 00:10:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 00:10:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 00:10:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 00:10:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 00:10:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 00:10:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 00:10:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 00:10:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 00:10:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 00:10:36 : 
MIG: 00:10:37 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 00:10:37 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 00:10:37 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 00:10:37 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 00:10:37 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 00:10:37 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 00:10:37 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 00:10:37 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 00:10:37 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 00:10:37 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 00:10:37 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 00:10:37 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:10:37 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 00:10:37 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 00:10:37 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 00:10:37 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 00:10:37 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 00:10:37 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 00:10:37 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 00:10:37 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 00:10:37 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 00:10:37 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 00:10:37 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 00:10:37 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:10:37 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 00:10:37 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:10:37 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 00:10:37 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 00:10:37 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 00:10:37 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 00:10:37 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 00:10:37 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 00:10:37 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:10:37 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 00:10:37 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 00:10:37 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 00:10:37 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 00:10:37 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 00:10:37 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 00:10:37 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 00:10:37 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 00:10:37 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 00:10:37 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 00:10:37 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:10:37 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:10:37 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:10:37 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:10:37 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 00:10:37 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:10:37 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 00:10:37 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 00:10:37 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 00:10:37 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 00:10:37 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:10:37 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 00:10:37 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 00:10:37 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 00:10:37 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "NODE_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 00:10:37 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:10:37 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 00:10:37 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 00:10:37 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:10:37 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 00:10:37 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 00:10:37 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 00:10:37 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 00:10:37 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:10:37 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 00:10:37 : 
MIG: 00:10:37 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 00:10:37 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:10:37 : 
MIG: 00:10:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:10:37 : 3
MIG: 00:10:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 00:10:37 : 134217728
MIG: 00:10:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 00:10:37 : 
MIG: 00:10:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 00:10:37 : 64
MIG: 00:10:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 00:10:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 2
MIG: 00:10:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:10:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:10:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:10:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:10:37 : 
MIG: 00:10:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:10:37 : 
MIG: 00:10:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:10:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:10:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:10:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:10:37 : 
MIG: 00:10:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 00:10:37 : 
MIG: 00:10:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:10:37 : NOBUF
MIG: 00:10:37 : NONE
MIG: 00:10:37 : 
MIG: 00:10:37 : Same Interface
MIG: 00:10:39 : xml_input_file: mig_a.prj
MIG: 00:10:39 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:10:39 : In updateAllModelParams
MIG: 00:10:39 : IGN:     <ModuleName>node_mig_7series_0_1</ModuleName> <==>     <ModuleName>node_mig_7series_0_1</ModuleName> 
MIG: 00:10:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:10:39 : ################# RUNNING MIG BATCH ###################
MIG: 00:10:39 : Writing IN file for 'node_mig_7series_0_1'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1
MIG: 00:10:39 : synp_flow:  -- synthesis_mode: Other
MIG: 00:10:39 : outputDirectory: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/_tmp/
MIG: 00:10:39 : vivado_mode: xpg_bd
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 1
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 : isPortInterface: 0
MIG: 00:10:39 :  locked false  
MIG: 00:10:39 : HDL Language: Verilog
MIG: 00:10:39 : compInfo: true
MIG: 00:10:39 : Vivado Options xc7a100t csg324 -1
MIG: 00:10:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:10:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:10:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:10:40 : I am in catch area
MIG: 00:10:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/xil_txt.in -cg_exc_out c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/xil_txt.out ... 
MIG: 00:10:51 : XML_INPUT_FILE: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 00:10:51 : Component_Name: node_mig_7series_0_1
MIG: 00:10:51 : Moving node_mig_7series_0_1 ...
MIG: 00:10:51 : Moving node_mig_7series_0_1.veo ...
MIG: 00:10:51 : Moving node_mig_7series_0_1_xmdf.tcl ...
MIG: 00:10:51 : XGUI hdlLanguage: Verilog
MIG: 00:10:51 : xgui vivado_mode: xpg_bd
MIG: 00:10:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:10:51 : Reading C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 00:10:52 : 
MIG: 00:10:52 : Inside fn mem: DDR2
MIG: 00:10:52 : detect_uiclk: 150015002
MIG: 00:10:52 : cntrl:  memtype: DDR2
MIG: 00:10:52 : 
MIG: 00:10:52 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 00:10:52 : 
MIG: 00:10:52 : 
MIG: 00:10:52 : 
MIG: 00:10:52 : 
MIG: 00:10:52 :  polarity_value: 1
MIG: 00:10:52 : 
MIG: 00:10:52 : 
MIG: 00:10:52 : cntrl:  memtype: DDR2
MIG: 00:10:52 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 00:10:52 : 
MIG: 00:10:52 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 00:10:52 : 
MIG: 00:10:52 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 00:10:52 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 00:10:52 : 
MIG: 00:10:52 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 00:10:52 : 
MIG: 00:10:52 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 00:10:52 : 
MIG: 00:10:53 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 00:10:53 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 00:10:53 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 00:10:53 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: ECC ==> OFF
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 00:10:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:10:53 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:10:53 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:10:53 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 00:10:53 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 00:10:53 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:10:53 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 00:10:53 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 00:10:53 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 00:10:53 :  Invalid Param: DDR2_AL ==> "0"
MIG: 00:10:53 :  Invalid Param: DDR2_nAL ==> 0
MIG: 00:10:53 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 00:10:53 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 00:10:53 :  Invalid Param: DDR2_CL ==> 5
MIG: 00:10:53 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 00:10:53 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 00:10:53 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 00:10:53 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 00:10:53 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 00:10:53 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 00:10:53 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 00:10:53 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 00:10:53 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 00:10:53 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 00:10:53 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 00:10:53 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 00:10:53 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 00:10:53 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:10:53 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 00:10:53 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 00:10:53 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 00:10:53 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 00:10:53 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 00:10:53 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 00:10:53 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 00:10:53 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 00:10:53 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 00:10:53 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 00:10:53 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 00:10:53 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:10:53 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 00:10:53 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:10:53 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 00:10:53 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 00:10:53 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 00:10:53 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 00:10:53 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 00:10:53 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 00:10:53 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:10:53 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 00:10:53 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 00:10:53 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 00:10:53 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 00:10:53 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 00:10:53 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 00:10:53 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 00:10:53 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 00:10:53 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 00:10:53 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 00:10:53 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:10:53 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:10:53 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:10:53 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:10:53 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 00:10:53 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:10:53 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 00:10:53 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 00:10:53 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 00:10:53 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 00:10:53 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:10:53 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 00:10:53 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 00:10:53 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 00:10:53 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "NODE_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 00:10:53 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 00:10:53 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 00:10:53 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 00:10:53 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:10:53 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 00:10:53 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 00:10:53 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 00:10:53 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 00:10:53 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:10:53 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 00:10:53 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 00:10:53 : 
MIG: 00:10:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 00:10:53 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 2
MIG: 00:10:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:10:53 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:10:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:10:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:10:53 : 
MIG: 00:10:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:10:54 : 
MIG: 00:10:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:10:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:10:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:10:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:10:54 : 
MIG: 00:10:54 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 00:10:54 : 
MIG: 00:10:54 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:10:54 : 
MIG: 00:10:54 : 
MIG: 00:10:54 : 
MIG: 00:10:54 : Same Interface
