Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_parameters_0.vhd" in Library work.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_s3_dm_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dm_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_s3_dqs_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dqs_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_s3_dq_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dq_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_dqs_delay_0.vhd" in Library work.
Architecture arc_dqs_delay of Entity ddr2_ram_core_dqs_delay is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_fifo_0_wr_en_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_fifo_0_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_fifo_1_wr_en_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_fifo_1_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_wr_gray_cntr.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_wr_gray_cntr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_rd_gray_cntr.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_rd_gray_cntr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_ram8d_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_ram8d_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_cal_ctl.vhd" in Library work.
Architecture arc_cal_ctl of Entity ddr2_ram_core_cal_ctl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_tap_dly.vhd" in Library work.
Architecture arc_tap_dly of Entity ddr2_ram_core_tap_dly is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_infrastructure_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_controller_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_controller_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_data_path_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_path_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_data_read_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_read_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_data_read_controller_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_read_controller_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_data_write_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_write_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_clk_dcm.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_clk_dcm is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_cal_top.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_cal_top is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_controller_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_controller_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_data_path_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_path_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_infrastructure.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Write_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_write_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Read_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_read_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_top_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_top_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_infrastructure_top.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure_top is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Control_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_control_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" in Library work.
Architecture leitwerk_1 of Entity leitwerk is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/Clock_VHDL.vhd" in Library work.
Architecture verhalten of Entity clock_vhdl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/clk133m_dcm.vhd" in Library work.
Architecture behavioral of Entity clk133m_dcm is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/vga.vhd" in Library work.
Architecture behaviour of Entity vga is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ipcore_dir/vga_clk.vhd" in Library work.
Architecture behavioral of Entity vga_clk is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" in Library work.
Entity <mmu> compiled.
Entity <mmu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core.vhd" in Library work.
Architecture arc_mem_interface_top of Entity ddr2_ram_core is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" in Library work.
Architecture behaviour of Entity toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <Clock_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <clk133m_dcm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <vga_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MMU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DDR2_Ram_Core> in library <work> (architecture <arc_mem_interface_top>).

Analyzing hierarchy for entity <leitwerk> in library <work> (architecture <leitwerk_1>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DDR2_Control_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <DDR2_Ram_Core_top_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Write_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <DDR2_Read_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <DDR2_Ram_Core_controller_0> in library <work> (architecture <arc>) with generics.
	COL_WIDTH = 10
	ROW_WIDTH = 13

Analyzing hierarchy for entity <DDR2_Ram_Core_data_path_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_clk_dcm> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_cal_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_read_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_read_controller_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_write_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_controller_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_path_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_cal_ctl> in library <work> (architecture <arc_cal_ctl>).

Analyzing hierarchy for entity <DDR2_Ram_Core_tap_dly> in library <work> (architecture <arc_tap_dly>).

Analyzing hierarchy for entity <DDR2_Ram_Core_rd_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_ram8d_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <DDR2_Ram_Core_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <DDR2_Ram_Core_fifo_0_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_fifo_1_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_wr_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dm_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dqs_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dq_iob> in library <work> (architecture <arc>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behaviour>).
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 258: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clk133m_dcm'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 258: Unconnected output port 'CLK2X_OUT' of component 'clk133m_dcm'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 258: Unconnected output port 'LOCKED_OUT' of component 'clk133m_dcm'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "DRIVE =  12" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <clk_obuf> in unit <toplevel>.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 290: Unconnected output port 'LOCKED_OUT' of component 'vga_clk'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 366: Unconnected output port 'cntrl0_sys_rst_tb' of component 'DDR2_Ram_Core'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 366: Unconnected output port 'cntrl0_sys_rst90_tb' of component 'DDR2_Ram_Core'.
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/toplevel.vhd" line 366: Unconnected output port 'cntrl0_sys_rst180_tb' of component 'DDR2_Ram_Core'.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <Clock_VHDL> in library <work> (Architecture <verhalten>).
Entity <Clock_VHDL> analyzed. Unit <Clock_VHDL> generated.

Analyzing Entity <clk133m_dcm> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  15" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
Entity <clk133m_dcm> analyzed. Unit <clk133m_dcm> generated.

Analyzing Entity <vga> in library <work> (Architecture <behaviour>).
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/vga.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/vga.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/vga.vhd" line 179: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <regs<16><0>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regs<16><1>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regs<16><2>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regs<16><3>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <vga_clk> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
Entity <vga_clk> analyzed. Unit <vga_clk> generated.

Analyzing Entity <CPU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/CPU.vhd" line 84: Unconnected output port 'err_out' of component 'leitwerk'.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <leitwerk> in library <work> (Architecture <leitwerk_1>).
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" line 383: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" line 416: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" line 416: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" line 607: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" line 698: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd" line 34: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <err>
Entity <leitwerk> analyzed. Unit <leitwerk> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ALU.vhd" line 114: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ALU.vhd" line 126: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ALU.vhd" line 329: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ALU.vhd" line 330: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <ram_wea> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ClockDivider> in library <work> (Architecture <Behavioral>).
Entity <ClockDivider> analyzed. Unit <ClockDivider> generated.

Analyzing Entity <MMU> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 147: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 147: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 147: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 147: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 153: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 156: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd" line 160: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <blockram> may be accessed with an index that does not cover the full array size.
INFO:Xst:2679 - Register <i_mdata_i<63>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<62>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<61>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<60>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<59>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<58>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<57>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<56>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<55>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<54>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<53>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<52>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<51>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<50>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<49>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<48>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<47>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<46>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<45>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<44>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<43>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<42>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<41>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<40>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<39>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<38>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<37>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<36>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<35>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<34>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<33>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_mdata_i<32>> in unit <MMU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing Entity <DDR2_Control_VHDL> in library <work> (Architecture <verhalten>).
WARNING:Xst:819 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Control_VHDL.vhd" line 222: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <m_rd>, <m_we>, <mrd>, <mwe>
INFO:Xst:2679 - Register <v_ROW> in unit <DDR2_Control_VHDL> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <v_COL> in unit <DDR2_Control_VHDL> has a constant value of 0000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <v_BANK> in unit <DDR2_Control_VHDL> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <DDR2_Control_VHDL> analyzed. Unit <DDR2_Control_VHDL> generated.

Analyzing Entity <DDR2_Write_VHDL> in library <work> (Architecture <verhalten>).
Entity <DDR2_Write_VHDL> analyzed. Unit <DDR2_Write_VHDL> generated.

Analyzing Entity <DDR2_Read_VHDL> in library <work> (Architecture <verhalten>).
Entity <DDR2_Read_VHDL> analyzed. Unit <DDR2_Read_VHDL> generated.

Analyzing Entity <DDR2_Ram_Core> in library <work> (Architecture <arc_mem_interface_top>).
Entity <DDR2_Ram_Core> analyzed. Unit <DDR2_Ram_Core> generated.

Analyzing Entity <DDR2_Ram_Core_top_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_top_0> analyzed. Unit <DDR2_Ram_Core_top_0> generated.

Analyzing generic Entity <DDR2_Ram_Core_controller_0> in library <work> (Architecture <arc>).
	COL_WIDTH = 10
	ROW_WIDTH = 13
    Set property "syn_preserve = TRUE" for signal <ba_address_reg1>.
    Set property "syn_preserve = TRUE" for signal <ba_address_reg2>.
    Set property "syn_preserve = TRUE" for signal <column_address_reg>.
    Set property "syn_preserve = TRUE" for signal <row_address_reg>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_rst>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_set>.
    Set user-defined property "INIT =  0" for instance <ACK_REG_INST1> in unit <DDR2_Ram_Core_controller_0>.
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_controller_0.vhd" line 1105: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_controller_0.vhd" line 1132: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <rst_iob_out> in unit <DDR2_Ram_Core_controller_0>.
    Set user-defined property "IOB =  FORCE" for instance <rst_iob_out> in unit <DDR2_Ram_Core_controller_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <ddr_odt2> in unit <DDR2_Ram_Core_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <DDR2_Ram_Core_controller_0> analyzed. Unit <DDR2_Ram_Core_controller_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_path_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_data_path_0> analyzed. Unit <DDR2_Ram_Core_data_path_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_read_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <fifo0_rd_addr_r>.
    Set property "syn_preserve = TRUE" for signal <fifo1_rd_addr_r>.
Entity <DDR2_Ram_Core_data_read_0> analyzed. Unit <DDR2_Ram_Core_data_read_0> generated.

Analyzing Entity <DDR2_Ram_Core_rd_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_rd_gray_cntr.vhd" line 106: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <DDR2_Ram_Core_rd_gray_cntr>.
Entity <DDR2_Ram_Core_rd_gray_cntr> analyzed. Unit <DDR2_Ram_Core_rd_gray_cntr> generated.

Analyzing Entity <DDR2_Ram_Core_ram8d_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <DDR2_Ram_Core_ram8d_0>.
Entity <DDR2_Ram_Core_ram8d_0> analyzed. Unit <DDR2_Ram_Core_ram8d_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_read_controller_0> in library <work> (Architecture <arc>).
    Set property "buffer_type = none" for signal <dqs_delayed_col0>.
    Set property "buffer_type = none" for signal <dqs_delayed_col1>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col0> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col1> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col0> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col1> in unit <DDR2_Ram_Core_data_read_controller_0>.
Entity <DDR2_Ram_Core_data_read_controller_0> analyzed. Unit <DDR2_Ram_Core_data_read_controller_0> generated.

Analyzing Entity <DDR2_Ram_Core_dqs_delay.1> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <DDR2_Ram_Core_dqs_delay.1> analyzed. Unit <DDR2_Ram_Core_dqs_delay.1> generated.

Analyzing Entity <DDR2_Ram_Core_dqs_delay.2> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <DDR2_Ram_Core_dqs_delay.2> analyzed. Unit <DDR2_Ram_Core_dqs_delay.2> generated.

Analyzing Entity <DDR2_Ram_Core_fifo_0_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <DDR2_Ram_Core_fifo_0_wr_en_0>.
Entity <DDR2_Ram_Core_fifo_0_wr_en_0> analyzed. Unit <DDR2_Ram_Core_fifo_0_wr_en_0> generated.

Analyzing Entity <DDR2_Ram_Core_fifo_1_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <DDR2_Ram_Core_fifo_1_wr_en_0>.
Entity <DDR2_Ram_Core_fifo_1_wr_en_0> analyzed. Unit <DDR2_Ram_Core_fifo_1_wr_en_0> generated.

Analyzing Entity <DDR2_Ram_Core_wr_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_wr_gray_cntr.vhd" line 98: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <DDR2_Ram_Core_wr_gray_cntr>.
Entity <DDR2_Ram_Core_wr_gray_cntr> analyzed. Unit <DDR2_Ram_Core_wr_gray_cntr> generated.

Analyzing Entity <DDR2_Ram_Core_data_write_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <write_data0>.
    Set property "syn_preserve = TRUE" for signal <write_data1>.
    Set property "syn_preserve = TRUE" for signal <write_data2>.
    Set property "syn_preserve = TRUE" for signal <write_data3>.
    Set property "syn_preserve = TRUE" for signal <write_data4>.
    Set property "syn_preserve = TRUE" for signal <write_data_m0>.
    Set property "syn_preserve = TRUE" for signal <write_data_m1>.
    Set property "syn_preserve = TRUE" for signal <write_data_m2>.
    Set property "syn_preserve = TRUE" for signal <write_data_m3>.
    Set property "syn_preserve = TRUE" for signal <write_data_m4>.
    Set property "syn_preserve = TRUE" for signal <write_data90>.
    Set property "syn_preserve = TRUE" for signal <write_data90_1>.
    Set property "syn_preserve = TRUE" for signal <write_data90_2>.
    Set property "syn_preserve = TRUE" for signal <write_data270>.
    Set property "syn_preserve = TRUE" for signal <write_data270_1>.
    Set property "syn_preserve = TRUE" for signal <write_data270_2>.
Entity <DDR2_Ram_Core_data_write_0> analyzed. Unit <DDR2_Ram_Core_data_write_0> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_infrastructure> analyzed. Unit <DDR2_Ram_Core_infrastructure> generated.

Analyzing Entity <DDR2_Ram_Core_iobs_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_iobs_0> analyzed. Unit <DDR2_Ram_Core_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U_clk_i> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
Entity <DDR2_Ram_Core_infrastructure_iobs_0> analyzed. Unit <DDR2_Ram_Core_infrastructure_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_controller_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <iob_web> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_web> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_rasb> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_rasb> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_casb> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_casb> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke1> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_cke> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_odt> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_odt> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
Entity <DDR2_Ram_Core_controller_iobs_0> analyzed. Unit <DDR2_Ram_Core_controller_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_path_iobs_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_data_path_iobs_0> analyzed. Unit <DDR2_Ram_Core_data_path_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dm_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_DM0_OUT> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
Entity <DDR2_Ram_Core_s3_dm_iob> analyzed. Unit <DDR2_Ram_Core_s3_dm_iob> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dqs_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U1> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <U1> in unit <DDR2_Ram_Core_s3_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <U2> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
Entity <DDR2_Ram_Core_s3_dqs_iob> analyzed. Unit <DDR2_Ram_Core_s3_dqs_iob> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dq_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOB =  FORCE" for instance <DQ_T> in unit <DDR2_Ram_Core_s3_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
Entity <DDR2_Ram_Core_s3_dq_iob> analyzed. Unit <DDR2_Ram_Core_s3_dq_iob> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure_top> in library <work> (Architecture <arc>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
Entity <DDR2_Ram_Core_infrastructure_top> analyzed. Unit <DDR2_Ram_Core_infrastructure_top> generated.

Analyzing Entity <DDR2_Ram_Core_clk_dcm> in library <work> (Architecture <arc>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
Entity <DDR2_Ram_Core_clk_dcm> analyzed. Unit <DDR2_Ram_Core_clk_dcm> generated.

Analyzing Entity <DDR2_Ram_Core_cal_top> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_cal_top> analyzed. Unit <DDR2_Ram_Core_cal_top> generated.

Analyzing Entity <DDR2_Ram_Core_cal_ctl> in library <work> (Architecture <arc_cal_ctl>).
    Set property "syn_keep = TRUE" for signal <cnt>.
    Set property "syn_keep = TRUE" for signal <cnt1>.
    Set property "syn_keep = TRUE" for signal <trans_onedtct>.
    Set property "syn_keep = TRUE" for signal <trans_twodtct>.
    Set property "syn_keep = TRUE" for signal <phase_cnt>.
    Set property "syn_keep = TRUE" for signal <tap_dly_reg>.
    Set property "syn_keep = TRUE" for signal <enb_trans_two_dtct>.
    Set property "syn_keep = TRUE" for signal <tapfordqs_val>.
INFO:Xst:1432 - Contents of array <tap_dly_reg> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <tap_dly_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <DDR2_Ram_Core_cal_ctl> analyzed. Unit <DDR2_Ram_Core_cal_ctl> generated.

Analyzing Entity <DDR2_Ram_Core_tap_dly> in library <work> (Architecture <arc_tap_dly>).
    Set property "syn_preserve = TRUE" for signal <tap>.
    Set property "syn_preserve = TRUE" for signal <flop1>.
    Set user-defined property "INIT =  E2E2" for instance <l0> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l1> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l2> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l3> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l4> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l5> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l6> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l7> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l8> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l9> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l10> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l11> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l12> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l13> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l14> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l15> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l16> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l17> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l18> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l19> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l20> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l21> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l22> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l23> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l24> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l25> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l26> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l27> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l28> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l29> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l30> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l31> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[0].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[1].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[2].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[3].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[4].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[5].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[6].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[7].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[8].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[9].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[10].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[11].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[12].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[13].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[14].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[15].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[16].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[17].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[18].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[19].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[20].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[21].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[22].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[23].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[24].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[25].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[26].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[27].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[28].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[29].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[30].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[31].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <u31> in unit <DDR2_Ram_Core_tap_dly>.
Entity <DDR2_Ram_Core_tap_dly> analyzed. Unit <DDR2_Ram_Core_tap_dly> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ddr_odt_cntrl> in unit <DDR2_Ram_Core_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Clock_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/Clock_VHDL.vhd".
    Found 1-bit register for signal <clk1Hz>.
    Found 26-bit comparator greatequal for signal <clk1Hz$cmp_ge0000> created at line 46.
    Found 26-bit up counter for signal <v_cnt1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Clock_VHDL> synthesized.


Synthesizing Unit <vga>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/vga.vhd".
WARNING:Xst:647 - Input <rgb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <h>.
    Found 1-bit register for signal <v>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 74.
    Found 1-bit xor2 for signal <b$xor0000> created at line 74.
    Found 5-bit up counter for signal <bit_counter>.
    Found 10-bit comparator less for signal <bit_counter$cmp_lt0000> created at line 195.
    Found 32-bit 4-to-1 multiplexer for signal <currentreg>.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg_0$mux0000> created at line 57.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg_0$mux0001> created at line 57.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg_0$mux0002> created at line 57.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg_0$mux0003> created at line 57.
    Found 1-bit register for signal <offs_intX>.
    Found 1-bit register for signal <offs_intY>.
    Found 6-bit up counter for signal <reg_counterx>.
    Found 10-bit comparator greatequal for signal <reg_counterx$cmp_ge0000> created at line 195.
    Found 10-bit comparator greatequal for signal <reg_counterx$cmp_ge0001> created at line 195.
    Found 10-bit comparator less for signal <reg_counterx$cmp_lt0000> created at line 187.
    Found 6-bit up counter for signal <reg_countery>.
    Found 128-bit register for signal <regs<0>>.
    Found 128-bit register for signal <regs<10>>.
    Found 128-bit register for signal <regs<11>>.
    Found 128-bit register for signal <regs<12>>.
    Found 128-bit register for signal <regs<13>>.
    Found 128-bit register for signal <regs<14>>.
    Found 128-bit register for signal <regs<15>>.
    Found 128-bit register for signal <regs<1>>.
    Found 128-bit register for signal <regs<2>>.
    Found 128-bit register for signal <regs<3>>.
    Found 128-bit register for signal <regs<4>>.
    Found 128-bit register for signal <regs<5>>.
    Found 128-bit register for signal <regs<6>>.
    Found 128-bit register for signal <regs<7>>.
    Found 128-bit register for signal <regs<8>>.
    Found 128-bit register for signal <regs<9>>.
    Found 10-bit up counter for signal <x_cnt>.
    Found 10-bit up counter for signal <y_cnt>.
    Summary:
	inferred   5 Counter(s).
	inferred 2052 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <leitwerk>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/leitwerk_v3.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 122                                            |
    | Inputs             | 11                                             |
    | Outputs            | 10                                             |
    | Clock              | clk_in                    (rising_edge)        |
    | Clock enable       | err_out                   (negative)           |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <alu_work_out>.
    Found 1-bit register for signal <mmu_work_out>.
    Found 3-bit register for signal <mmu_com_out>.
    Found 6-bit register for signal <alu_com_out>.
    Found 32-bit register for signal <mmu_adr_out>.
    Found 32-bit register for signal <alu_data_out1>.
    Found 32-bit register for signal <alu_data_out2>.
    Found 5-bit register for signal <alu_adr_out>.
    Found 32-bit register for signal <mmu_data_out>.
    Found 5-bit 4-to-1 multiplexer for signal <alu_adr_out$mux0004> created at line 325.
    Found 6-bit 4-to-1 multiplexer for signal <alu_com_out$mux0002> created at line 325.
    Found 6-bit 8-to-1 multiplexer for signal <alu_com_out$mux0003> created at line 519.
    Found 6-bit 8-to-1 multiplexer for signal <alu_com_out$mux0006> created at line 637.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0005>.
    Found 32-bit 8-to-1 multiplexer for signal <alu_data_out1$mux0006> created at line 146.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0007> created at line 325.
    Found 32-bit 8-to-1 multiplexer for signal <alu_data_out1$mux0008> created at line 637.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0009>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0004>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0005> created at line 325.
    Found 1-bit 4-to-1 multiplexer for signal <alu_work_out$mux0004> created at line 325.
    Found 64-bit up counter for signal <cycle_ctr>.
    Found 1-bit register for signal <err<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <err_0$mux0004> created at line 637.
    Found 64-bit register for signal <instr_ctr>.
    Found 64-bit adder for signal <instr_ctr$share0000> created at line 56.
    Found 30-bit register for signal <ir>.
    Found 30-bit adder for signal <mmu_adr_out$add0001> created at line 84.
    Found 3-bit 4-to-1 multiplexer for signal <mmu_com_out$mux0003> created at line 231.
    Found 32-bit 4-to-1 multiplexer for signal <mmu_data_out$mux0003> created at line 231.
    Found 30-bit register for signal <pc>.
    Found 64-bit up counter for signal <time_ctr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 239 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred 284 Multiplexer(s).
Unit <leitwerk> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ALU.vhd".
WARNING:Xst:1780 - Signal <ram_web> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_wea<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dinb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addrb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addra> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 31x32-bit dual-port RAM <Mram_reg_data2> for signal <reg_data2>.
    Found 31x32-bit dual-port RAM <Mram_reg_data1> for signal <reg_data1>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <cu_data_out>.
    Found 32-bit register for signal <acc>.
    Found 32-bit addsub for signal <acc$addsub0000>.
    Found 32-bit comparator less for signal <acc$cmp_lt0000> created at line 285.
    Found 32-bit comparator less for signal <acc$cmp_lt0001> created at line 303.
    Found 32-bit 4-to-1 multiplexer for signal <acc$mux0022> created at line 230.
    Found 32-bit 4-to-1 multiplexer for signal <acc$mux0036> created at line 137.
    Found 32-bit xor2 for signal <acc$xor0000> created at line 201.
    Found 32-bit xor2 for signal <acc$xor0001> created at line 203.
    Found 32-bit xor2 for signal <acc$xor0002> created at line 205.
    Found 32-bit xor2 for signal <acc$xor0003> created at line 207.
    Found 6-bit register for signal <debug_adr_signal>.
    Found 32-bit register for signal <debug_signal>.
    Found 32-bit register for signal <ram_douta>.
    Found 32-bit register for signal <ram_doutb>.
    Found 32-bit register for signal <s_op1>.
    Found 32-bit register for signal <s_op2>.
    Found 5-bit register for signal <s_op3>.
    Found 6-bit register for signal <s_opc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 RAM(s).
	inferred 241 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ClockDivider.vhd".
    Found 1-bit register for signal <clk_sgn>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <DDR2_Write_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Write_VHDL.vhd".
    Found finite state machine <FSM_2> for signal <STATE_WA>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wa_1_nop                                       |
    | Power Up State     | wa_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <STATE_WB>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk90_in                  (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wb_1_nop                                       |
    | Power Up State     | wb_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <w_command_register>.
    Found 32-bit register for signal <input_data>.
    Found 1-bit register for signal <w_burst_done>.
    Found 2-bit register for signal <v_counter>.
    Found 2-bit subtractor for signal <v_counter$addsub0000> created at line 130.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DDR2_Write_VHDL> synthesized.


Synthesizing Unit <DDR2_Read_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Read_VHDL.vhd".
    Found finite state machine <FSM_4> for signal <STATE_RA>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ra_1_nop                                       |
    | Power Up State     | ra_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <STATE_RB>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk90_in                  (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rb_1_nop                                       |
    | Power Up State     | rb_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <r_burst_done>.
    Found 3-bit register for signal <r_command_register>.
    Found 1-bit register for signal <v_counter<0>>.
    Found 32-bit register for signal <v_data_lsb>.
    Found 32-bit register for signal <v_data_msb>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
Unit <DDR2_Read_VHDL> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_infrastructure.vhd".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib1_r1>.
    Found 1-bit register for signal <rst_calib1_r2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DDR2_Ram_Core_infrastructure> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_write_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_data_write_0.vhd".
    Found 1-bit register for signal <write_en_val>.
    Found 32-bit register for signal <write_data1>.
    Found 32-bit register for signal <write_data2>.
    Found 16-bit register for signal <write_data270>.
    Found 16-bit register for signal <write_data270_1>.
    Found 16-bit register for signal <write_data270_2>.
    Found 32-bit register for signal <write_data3>.
    Found 32-bit register for signal <write_data4>.
    Found 16-bit register for signal <write_data90>.
    Found 16-bit register for signal <write_data90_1>.
    Found 16-bit register for signal <write_data90_2>.
    Found 4-bit register for signal <write_data_m1>.
    Found 4-bit register for signal <write_data_m2>.
    Found 2-bit register for signal <write_data_m270>.
    Found 2-bit register for signal <write_data_m270_1>.
    Found 2-bit register for signal <write_data_m270_2>.
    Found 4-bit register for signal <write_data_m3>.
    Found 4-bit register for signal <write_data_m4>.
    Found 2-bit register for signal <write_data_m90>.
    Found 2-bit register for signal <write_data_m90_1>.
    Found 2-bit register for signal <write_data_m90_2>.
    Found 1-bit register for signal <write_en_P1>.
    Summary:
	inferred 254 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_write_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_cal_ctl>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_cal_ctl.vhd".
WARNING:Xst:646 - Signal <cnt_val<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <tapfordqs>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 216.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 145.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit register for signal <tapfordqs_val>.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0000> created at line 237.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0001> created at line 239.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0002> created at line 241.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0003> created at line 243.
    Found 1-bit register for signal <trans_onedtct>.
    Found 1-bit register for signal <trans_twodtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DDR2_Ram_Core_cal_ctl> synthesized.


Synthesizing Unit <clk133m_dcm>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/clk133m_dcm.vhd".
Unit <clk133m_dcm> synthesized.


Synthesizing Unit <vga_clk>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/ipcore_dir/vga_clk.vhd".
Unit <vga_clk> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/CPU.vhd".
WARNING:Xst:1305 - Output <cpu_err_out> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <cu_err_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <alu_err_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <alu_debug_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <CPU> synthesized.


Synthesizing Unit <DDR2_Control_VHDL>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Control_VHDL.vhd".
WARNING:Xst:646 - Signal <v_ROW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_COL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_BANK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State m3_auto_write_start is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m4_auto_write_init is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m5_auto_writing is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m6_auto_read_init is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m7_auto_reading is never reached in FSM <STATE_M>.
    Found finite state machine <FSM_6> for signal <STATE_M>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | m1_start_up                                    |
    | Power Up State     | m1_start_up                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit register for signal <input_adress>.
    Found 64-bit register for signal <data_out>.
    Found 1-bit register for signal <burst_done>.
    Found 3-bit register for signal <command_register>.
    Found 1-bit register for signal <i_valid>.
    Found 18-bit down counter for signal <v_counter>.
    Found 3-bit register for signal <v_main_command_register>.
    Found 1-bit register for signal <v_read_en>.
    Found 64-bit register for signal <v_write_data>.
    Found 1-bit register for signal <v_write_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 163 D-type flip-flop(s).
Unit <DDR2_Control_VHDL> synthesized.


Synthesizing Unit <DDR2_Ram_Core_controller_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_controller_0.vhd".
WARNING:Xst:1780 - Signal <rp_cnt_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <odt_deassert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lmr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_done_dis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_reset3_clk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_enable3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wrburst_end_1> equivalent to <rdburst_end_1> has been removed
    Register <wrburst_end_2> equivalent to <rdburst_end_2> has been removed
    Found finite state machine <FSM_7> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 28                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <init_current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 28                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <burst_length>.
    Found 1-bit register for signal <ar_done>.
    Found 1-bit register for signal <rst_calib>.
    Found 1-bit register for signal <read_fifo_rden>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <accept_cmd_in>.
    Found 23-bit register for signal <address_reg>.
    Found 1-bit register for signal <ar_done_reg>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <auto_ref1>.
    Found 1-bit register for signal <auto_ref_detect1>.
    Found 1-bit register for signal <auto_ref_issued>.
    Found 1-bit register for signal <auto_ref_wait>.
    Found 1-bit register for signal <auto_ref_wait1>.
    Found 1-bit register for signal <auto_ref_wait2>.
    Found 10-bit up counter for signal <autoref_count>.
    Found 1-bit register for signal <autoref_value>.
    Found 2-bit register for signal <ba_address_reg1>.
    Found 2-bit register for signal <ba_address_reg2>.
    Found 3-bit register for signal <burst_length>.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit subtractor for signal <cas_count$sub0000> created at line 636.
    Found 13-bit register for signal <column_address_reg>.
    Found 8-bit down counter for signal <count6>.
    Found 13-bit register for signal <ddr_address1>.
    Found 2-bit register for signal <ddr_ba1>.
    Found 1-bit register for signal <ddr_casb2>.
    Found 1-bit register for signal <ddr_rasb2>.
    Found 1-bit register for signal <ddr_web2>.
    Found 8-bit down counter for signal <dll_rst_count>.
    Found 3-bit down counter for signal <dqs_div_cascount>.
    Found 3-bit register for signal <dqs_div_rdburstcount>.
    Found 3-bit subtractor for signal <dqs_div_rdburstcount$addsub0000> created at line 1317.
    Found 1-bit register for signal <dqs_enable1>.
    Found 1-bit register for signal <dqs_enable2>.
    Found 1-bit register for signal <dqs_enable_int>.
    Found 1-bit register for signal <dqs_reset1_clk0>.
    Found 1-bit register for signal <dqs_reset2_clk0>.
    Found 1-bit register for signal <dqs_reset_int>.
    Found 1-bit register for signal <go_to_active>.
    Found 4-bit up counter for signal <init_count>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_mem>.
    Found 1-bit register for signal <init_memory>.
    Found 7-bit down counter for signal <init_pre_count>.
    Found 5-bit down counter for signal <ras_count>.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <rdburst_end_1>.
    Found 1-bit register for signal <rdburst_end_2>.
    Found 1-bit register for signal <read_cmd1>.
    Found 1-bit register for signal <read_cmd2>.
    Found 1-bit register for signal <read_cmd3>.
    Found 8-bit down counter for signal <rfc_count>.
    Found 1-bit register for signal <rfc_count_reg>.
    Found 13-bit register for signal <row_address_reg>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst180_r>.
    Found 1-bit register for signal <rst_dqs_div_r>.
    Found 1-bit register for signal <rst_dqs_div_r1>.
    Found 3-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wrburst_end_3>.
    Found 3-bit down counter for signal <wrburst_end_cnt>.
    Found 1-bit register for signal <write_cmd1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  13 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <DDR2_Ram_Core_controller_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_rd_gray_cntr>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_rd_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_rd_gray_cntr> synthesized.


Synthesizing Unit <DDR2_Ram_Core_ram8d_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_ram8d_0.vhd".
Unit <DDR2_Ram_Core_ram8d_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_dqs_delay_1>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_dqs_delay_0.vhd".
Unit <DDR2_Ram_Core_dqs_delay_1> synthesized.


Synthesizing Unit <DDR2_Ram_Core_dqs_delay_2>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_dqs_delay_0.vhd".
Unit <DDR2_Ram_Core_dqs_delay_2> synthesized.


Synthesizing Unit <DDR2_Ram_Core_fifo_0_wr_en_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_fifo_0_wr_en_0.vhd".
Unit <DDR2_Ram_Core_fifo_0_wr_en_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_fifo_1_wr_en_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_fifo_1_wr_en_0.vhd".
Unit <DDR2_Ram_Core_fifo_1_wr_en_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_wr_gray_cntr>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_wr_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <DDR2_Ram_Core_wr_gray_cntr> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_infrastructure_iobs_0.vhd".
Unit <DDR2_Ram_Core_infrastructure_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_controller_iobs_0>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_controller_iobs_0.vhd".
Unit <DDR2_Ram_Core_controller_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dm_iob>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_s3_dm_iob.vhd".
Unit <DDR2_Ram_Core_s3_dm_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dqs_iob>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_s3_dqs_iob.vhd".
Unit <DDR2_Ram_Core_s3_dqs_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dq_iob>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_s3_dq_iob.vhd".
Unit <DDR2_Ram_Core_s3_dq_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_clk_dcm>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_clk_dcm.vhd".
Unit <DDR2_Ram_Core_clk_dcm> synthesized.


Synthesizing Unit <DDR2_Ram_Core_tap_dly>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/DDR2_Ram_Core_tap_dly.vhd".
    Found 1-bit xor2 for signal <flop2_xnor_0$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_1$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_10$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_11$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_12$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_13$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_14$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_15$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_16$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_17$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_18$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_19$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_2$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_20$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_21$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_22$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_23$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_24$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_25$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_26$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_27$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_28$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_29$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_3$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_30$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_4$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_5$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_6$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_7$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_8$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_9$xor0000>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_tap_dly> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "C:/Users/riege/gpgit/RISC-Vhdl/RISCV/MMU.vhd".
WARNING:Xst:646 - Signal <i_data_out<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <blockram_acc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
