ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 3


  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 73 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_I2C_MspInit
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 4


  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_I2C_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 89 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 89 1 is_stmt 0 view .LVU16
 106 0000 30B5     		push	{r4, r5, lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 12
 109              		.cfi_offset 4, -12
 110              		.cfi_offset 5, -8
 111              		.cfi_offset 14, -4
 112 0002 89B0     		sub	sp, sp, #36
 113              	.LCFI4:
 114              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 90 3 is_stmt 1 view .LVU17
 116              		.loc 1 90 20 is_stmt 0 view .LVU18
 117 0004 0023     		movs	r3, #0
 118 0006 0393     		str	r3, [sp, #12]
 119 0008 0493     		str	r3, [sp, #16]
 120 000a 0593     		str	r3, [sp, #20]
 121 000c 0693     		str	r3, [sp, #24]
 122 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 123              		.loc 1 91 3 is_stmt 1 view .LVU19
 124              		.loc 1 91 10 is_stmt 0 view .LVU20
 125 0010 0268     		ldr	r2, [r0]
 126              		.loc 1 91 5 view .LVU21
 127 0012 144B     		ldr	r3, .L9
 128 0014 9A42     		cmp	r2, r3
 129 0016 01D0     		beq	.L8
 130              	.LVL2:
 131              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 5


 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** }
 132              		.loc 1 116 1 view .LVU22
 133 0018 09B0     		add	sp, sp, #36
 134              	.LCFI5:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 001a 30BD     		pop	{r4, r5, pc}
 139              	.LVL3:
 140              	.L8:
 141              	.LCFI6:
 142              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 143              		.loc 1 97 5 is_stmt 1 view .LVU23
 144              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 145              		.loc 1 97 5 view .LVU24
 146 001c 0025     		movs	r5, #0
 147 001e 0195     		str	r5, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 148              		.loc 1 97 5 view .LVU25
 149 0020 114C     		ldr	r4, .L9+4
 150 0022 236B     		ldr	r3, [r4, #48]
 151 0024 43F00203 		orr	r3, r3, #2
 152 0028 2363     		str	r3, [r4, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU26
 154 002a 236B     		ldr	r3, [r4, #48]
 155 002c 03F00203 		and	r3, r3, #2
 156 0030 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 157              		.loc 1 97 5 view .LVU27
 158 0032 019B     		ldr	r3, [sp, #4]
 159              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU28
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 161              		.loc 1 102 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 162              		.loc 1 102 25 is_stmt 0 view .LVU30
 163 0034 4FF41073 		mov	r3, #576
 164 0038 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 6


 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 165              		.loc 1 103 5 is_stmt 1 view .LVU31
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 166              		.loc 1 103 26 is_stmt 0 view .LVU32
 167 003a 1223     		movs	r3, #18
 168 003c 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 169              		.loc 1 104 5 is_stmt 1 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170              		.loc 1 104 26 is_stmt 0 view .LVU34
 171 003e 0123     		movs	r3, #1
 172 0040 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 173              		.loc 1 105 5 is_stmt 1 view .LVU35
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 174              		.loc 1 106 5 view .LVU36
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 175              		.loc 1 106 31 is_stmt 0 view .LVU37
 176 0042 0423     		movs	r3, #4
 177 0044 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 178              		.loc 1 107 5 is_stmt 1 view .LVU38
 179 0046 03A9     		add	r1, sp, #12
 180 0048 0848     		ldr	r0, .L9+8
 181              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 107 5 is_stmt 0 view .LVU39
 183 004a FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL5:
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 185              		.loc 1 110 5 is_stmt 1 view .LVU40
 186              	.LBB5:
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 187              		.loc 1 110 5 view .LVU41
 188 004e 0295     		str	r5, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 189              		.loc 1 110 5 view .LVU42
 190 0050 236C     		ldr	r3, [r4, #64]
 191 0052 43F40013 		orr	r3, r3, #2097152
 192 0056 2364     		str	r3, [r4, #64]
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 110 5 view .LVU43
 194 0058 236C     		ldr	r3, [r4, #64]
 195 005a 03F40013 		and	r3, r3, #2097152
 196 005e 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 197              		.loc 1 110 5 view .LVU44
 198 0060 029B     		ldr	r3, [sp, #8]
 199              	.LBE5:
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 200              		.loc 1 110 5 view .LVU45
 201              		.loc 1 116 1 is_stmt 0 view .LVU46
 202 0062 D9E7     		b	.L5
 203              	.L10:
 204              		.align	2
 205              	.L9:
 206 0064 00540040 		.word	1073763328
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 7


 207 0068 00380240 		.word	1073887232
 208 006c 00040240 		.word	1073873920
 209              		.cfi_endproc
 210              	.LFE131:
 212              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_I2C_MspDeInit
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 219              	HAL_I2C_MspDeInit:
 220              	.LVL6:
 221              	.LFB132:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** /**
 119:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 120:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 122:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f4xx_hal_msp.c **** */
 124:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 125:Core/Src/stm32f4xx_hal_msp.c **** {
 222              		.loc 1 125 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 226              		.loc 1 126 3 view .LVU48
 227              		.loc 1 126 10 is_stmt 0 view .LVU49
 228 0000 0268     		ldr	r2, [r0]
 229              		.loc 1 126 5 view .LVU50
 230 0002 0A4B     		ldr	r3, .L18
 231 0004 9A42     		cmp	r2, r3
 232 0006 00D0     		beq	.L17
 233 0008 7047     		bx	lr
 234              	.L17:
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 235              		.loc 1 125 1 view .LVU51
 236 000a 10B5     		push	{r4, lr}
 237              	.LCFI7:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 4, -8
 240              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   {
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 241              		.loc 1 132 5 is_stmt 1 view .LVU52
 242 000c 084A     		ldr	r2, .L18+4
 243 000e 136C     		ldr	r3, [r2, #64]
 244 0010 23F40013 		bic	r3, r3, #2097152
 245 0014 1364     		str	r3, [r2, #64]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 8


 136:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 246              		.loc 1 138 5 view .LVU53
 247 0016 074C     		ldr	r4, .L18+8
 248 0018 4021     		movs	r1, #64
 249 001a 2046     		mov	r0, r4
 250              	.LVL7:
 251              		.loc 1 138 5 is_stmt 0 view .LVU54
 252 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 253              	.LVL8:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 254              		.loc 1 140 5 is_stmt 1 view .LVU55
 255 0020 4FF40071 		mov	r1, #512
 256 0024 2046     		mov	r0, r4
 257 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 258              	.LVL9:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c ****   }
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** }
 259              		.loc 1 147 1 is_stmt 0 view .LVU56
 260 002a 10BD     		pop	{r4, pc}
 261              	.L19:
 262              		.align	2
 263              	.L18:
 264 002c 00540040 		.word	1073763328
 265 0030 00380240 		.word	1073887232
 266 0034 00040240 		.word	1073873920
 267              		.cfi_endproc
 268              	.LFE132:
 270              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 271              		.align	1
 272              		.global	HAL_I2S_MspInit
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	HAL_I2S_MspInit:
 278              	.LVL10:
 279              	.LFB133:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** /**
 150:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 151:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 153:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f4xx_hal_msp.c **** */
 155:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 156:Core/Src/stm32f4xx_hal_msp.c **** {
 280              		.loc 1 156 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 32
 283              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 9


 284              		.loc 1 156 1 is_stmt 0 view .LVU58
 285 0000 70B5     		push	{r4, r5, r6, lr}
 286              	.LCFI8:
 287              		.cfi_def_cfa_offset 16
 288              		.cfi_offset 4, -16
 289              		.cfi_offset 5, -12
 290              		.cfi_offset 6, -8
 291              		.cfi_offset 14, -4
 292 0002 88B0     		sub	sp, sp, #32
 293              	.LCFI9:
 294              		.cfi_def_cfa_offset 48
 157:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 295              		.loc 1 157 3 is_stmt 1 view .LVU59
 296              		.loc 1 157 20 is_stmt 0 view .LVU60
 297 0004 0023     		movs	r3, #0
 298 0006 0393     		str	r3, [sp, #12]
 299 0008 0493     		str	r3, [sp, #16]
 300 000a 0593     		str	r3, [sp, #20]
 301 000c 0693     		str	r3, [sp, #24]
 302 000e 0793     		str	r3, [sp, #28]
 158:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 303              		.loc 1 158 3 is_stmt 1 view .LVU61
 304              		.loc 1 158 10 is_stmt 0 view .LVU62
 305 0010 0268     		ldr	r2, [r0]
 306              		.loc 1 158 5 view .LVU63
 307 0012 1E4B     		ldr	r3, .L24
 308 0014 9A42     		cmp	r2, r3
 309 0016 01D0     		beq	.L23
 310              	.LVL11:
 311              	.L20:
 159:Core/Src/stm32f4xx_hal_msp.c ****   {
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 169:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 170:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 171:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 172:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 173:Core/Src/stm32f4xx_hal_msp.c ****     */
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 10


 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c ****   }
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c **** }
 312              		.loc 1 193 1 view .LVU64
 313 0018 08B0     		add	sp, sp, #32
 314              	.LCFI10:
 315              		.cfi_remember_state
 316              		.cfi_def_cfa_offset 16
 317              		@ sp needed
 318 001a 70BD     		pop	{r4, r5, r6, pc}
 319              	.LVL12:
 320              	.L23:
 321              	.LCFI11:
 322              		.cfi_restore_state
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 323              		.loc 1 164 5 is_stmt 1 view .LVU65
 324              	.LBB6:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 325              		.loc 1 164 5 view .LVU66
 326 001c 0024     		movs	r4, #0
 327 001e 0094     		str	r4, [sp]
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 164 5 view .LVU67
 329 0020 03F5FE33 		add	r3, r3, #130048
 330 0024 1A6C     		ldr	r2, [r3, #64]
 331 0026 42F40042 		orr	r2, r2, #32768
 332 002a 1A64     		str	r2, [r3, #64]
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 333              		.loc 1 164 5 view .LVU68
 334 002c 1A6C     		ldr	r2, [r3, #64]
 335 002e 02F40042 		and	r2, r2, #32768
 336 0032 0092     		str	r2, [sp]
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 164 5 view .LVU69
 338 0034 009A     		ldr	r2, [sp]
 339              	.LBE6:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 164 5 view .LVU70
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 341              		.loc 1 166 5 view .LVU71
 342              	.LBB7:
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 343              		.loc 1 166 5 view .LVU72
 344 0036 0194     		str	r4, [sp, #4]
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 345              		.loc 1 166 5 view .LVU73
 346 0038 1A6B     		ldr	r2, [r3, #48]
 347 003a 42F00102 		orr	r2, r2, #1
 348 003e 1A63     		str	r2, [r3, #48]
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 349              		.loc 1 166 5 view .LVU74
 350 0040 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 11


 351 0042 02F00102 		and	r2, r2, #1
 352 0046 0192     		str	r2, [sp, #4]
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 353              		.loc 1 166 5 view .LVU75
 354 0048 019A     		ldr	r2, [sp, #4]
 355              	.LBE7:
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 356              		.loc 1 166 5 view .LVU76
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 357              		.loc 1 167 5 view .LVU77
 358              	.LBB8:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 359              		.loc 1 167 5 view .LVU78
 360 004a 0294     		str	r4, [sp, #8]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 361              		.loc 1 167 5 view .LVU79
 362 004c 1A6B     		ldr	r2, [r3, #48]
 363 004e 42F00402 		orr	r2, r2, #4
 364 0052 1A63     		str	r2, [r3, #48]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 365              		.loc 1 167 5 view .LVU80
 366 0054 1B6B     		ldr	r3, [r3, #48]
 367 0056 03F00403 		and	r3, r3, #4
 368 005a 0293     		str	r3, [sp, #8]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 369              		.loc 1 167 5 view .LVU81
 370 005c 029B     		ldr	r3, [sp, #8]
 371              	.LBE8:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 372              		.loc 1 167 5 view .LVU82
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 373              		.loc 1 174 5 view .LVU83
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 374              		.loc 1 174 25 is_stmt 0 view .LVU84
 375 005e 1023     		movs	r3, #16
 376 0060 0393     		str	r3, [sp, #12]
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377              		.loc 1 175 5 is_stmt 1 view .LVU85
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 378              		.loc 1 175 26 is_stmt 0 view .LVU86
 379 0062 0226     		movs	r6, #2
 380 0064 0496     		str	r6, [sp, #16]
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 381              		.loc 1 176 5 is_stmt 1 view .LVU87
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 382              		.loc 1 177 5 view .LVU88
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 383              		.loc 1 178 5 view .LVU89
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 384              		.loc 1 178 31 is_stmt 0 view .LVU90
 385 0066 0625     		movs	r5, #6
 386 0068 0795     		str	r5, [sp, #28]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 387              		.loc 1 179 5 is_stmt 1 view .LVU91
 388 006a 03A9     		add	r1, sp, #12
 389 006c 0848     		ldr	r0, .L24+4
 390              	.LVL13:
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 12


 179:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 179 5 is_stmt 0 view .LVU92
 392 006e FFF7FEFF 		bl	HAL_GPIO_Init
 393              	.LVL14:
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394              		.loc 1 181 5 is_stmt 1 view .LVU93
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395              		.loc 1 181 25 is_stmt 0 view .LVU94
 396 0072 4FF4A453 		mov	r3, #5248
 397 0076 0393     		str	r3, [sp, #12]
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 398              		.loc 1 182 5 is_stmt 1 view .LVU95
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 399              		.loc 1 182 26 is_stmt 0 view .LVU96
 400 0078 0496     		str	r6, [sp, #16]
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 401              		.loc 1 183 5 is_stmt 1 view .LVU97
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402              		.loc 1 183 26 is_stmt 0 view .LVU98
 403 007a 0594     		str	r4, [sp, #20]
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 404              		.loc 1 184 5 is_stmt 1 view .LVU99
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 405              		.loc 1 184 27 is_stmt 0 view .LVU100
 406 007c 0694     		str	r4, [sp, #24]
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 407              		.loc 1 185 5 is_stmt 1 view .LVU101
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 408              		.loc 1 185 31 is_stmt 0 view .LVU102
 409 007e 0795     		str	r5, [sp, #28]
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 410              		.loc 1 186 5 is_stmt 1 view .LVU103
 411 0080 03A9     		add	r1, sp, #12
 412 0082 0448     		ldr	r0, .L24+8
 413 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 414              	.LVL15:
 415              		.loc 1 193 1 is_stmt 0 view .LVU104
 416 0088 C6E7     		b	.L20
 417              	.L25:
 418 008a 00BF     		.align	2
 419              	.L24:
 420 008c 003C0040 		.word	1073757184
 421 0090 00000240 		.word	1073872896
 422 0094 00080240 		.word	1073874944
 423              		.cfi_endproc
 424              	.LFE133:
 426              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 427              		.align	1
 428              		.global	HAL_I2S_MspDeInit
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	HAL_I2S_MspDeInit:
 434              	.LVL16:
 435              	.LFB134:
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 13


 196:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 197:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 198:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 199:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 200:Core/Src/stm32f4xx_hal_msp.c **** */
 201:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 202:Core/Src/stm32f4xx_hal_msp.c **** {
 436              		.loc 1 202 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		.loc 1 202 1 is_stmt 0 view .LVU106
 441 0000 08B5     		push	{r3, lr}
 442              	.LCFI12:
 443              		.cfi_def_cfa_offset 8
 444              		.cfi_offset 3, -8
 445              		.cfi_offset 14, -4
 203:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 446              		.loc 1 203 3 is_stmt 1 view .LVU107
 447              		.loc 1 203 10 is_stmt 0 view .LVU108
 448 0002 0268     		ldr	r2, [r0]
 449              		.loc 1 203 5 view .LVU109
 450 0004 094B     		ldr	r3, .L30
 451 0006 9A42     		cmp	r2, r3
 452 0008 00D0     		beq	.L29
 453              	.LVL17:
 454              	.L26:
 204:Core/Src/stm32f4xx_hal_msp.c ****   {
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 208:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 209:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 212:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 213:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 214:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 215:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 216:Core/Src/stm32f4xx_hal_msp.c ****     */
 217:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 224:Core/Src/stm32f4xx_hal_msp.c ****   }
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c **** }
 455              		.loc 1 226 1 view .LVU110
 456 000a 08BD     		pop	{r3, pc}
 457              	.LVL18:
 458              	.L29:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 459              		.loc 1 209 5 is_stmt 1 view .LVU111
 460 000c 084A     		ldr	r2, .L30+4
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 14


 461 000e 136C     		ldr	r3, [r2, #64]
 462 0010 23F40043 		bic	r3, r3, #32768
 463 0014 1364     		str	r3, [r2, #64]
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 464              		.loc 1 217 5 view .LVU112
 465 0016 1021     		movs	r1, #16
 466 0018 0648     		ldr	r0, .L30+8
 467              	.LVL19:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 468              		.loc 1 217 5 is_stmt 0 view .LVU113
 469 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 470              	.LVL20:
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 471              		.loc 1 219 5 is_stmt 1 view .LVU114
 472 001e 4FF4A451 		mov	r1, #5248
 473 0022 0548     		ldr	r0, .L30+12
 474 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 475              	.LVL21:
 476              		.loc 1 226 1 is_stmt 0 view .LVU115
 477 0028 EFE7     		b	.L26
 478              	.L31:
 479 002a 00BF     		.align	2
 480              	.L30:
 481 002c 003C0040 		.word	1073757184
 482 0030 00380240 		.word	1073887232
 483 0034 00000240 		.word	1073872896
 484 0038 00080240 		.word	1073874944
 485              		.cfi_endproc
 486              	.LFE134:
 488              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_SPI_MspInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_SPI_MspInit:
 496              	.LVL22:
 497              	.LFB135:
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** /**
 229:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 230:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 231:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 232:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 233:Core/Src/stm32f4xx_hal_msp.c **** */
 234:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 235:Core/Src/stm32f4xx_hal_msp.c **** {
 498              		.loc 1 235 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 32
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 235 1 is_stmt 0 view .LVU117
 503 0000 00B5     		push	{lr}
 504              	.LCFI13:
 505              		.cfi_def_cfa_offset 4
 506              		.cfi_offset 14, -4
 507 0002 89B0     		sub	sp, sp, #36
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 15


 508              	.LCFI14:
 509              		.cfi_def_cfa_offset 40
 236:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 510              		.loc 1 236 3 is_stmt 1 view .LVU118
 511              		.loc 1 236 20 is_stmt 0 view .LVU119
 512 0004 0023     		movs	r3, #0
 513 0006 0393     		str	r3, [sp, #12]
 514 0008 0493     		str	r3, [sp, #16]
 515 000a 0593     		str	r3, [sp, #20]
 516 000c 0693     		str	r3, [sp, #24]
 517 000e 0793     		str	r3, [sp, #28]
 237:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 518              		.loc 1 237 3 is_stmt 1 view .LVU120
 519              		.loc 1 237 10 is_stmt 0 view .LVU121
 520 0010 0268     		ldr	r2, [r0]
 521              		.loc 1 237 5 view .LVU122
 522 0012 144B     		ldr	r3, .L36
 523 0014 9A42     		cmp	r2, r3
 524 0016 02D0     		beq	.L35
 525              	.LVL23:
 526              	.L32:
 238:Core/Src/stm32f4xx_hal_msp.c ****   {
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 243:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 246:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 247:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 248:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 249:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 250:Core/Src/stm32f4xx_hal_msp.c ****     */
 251:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 256:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 261:Core/Src/stm32f4xx_hal_msp.c ****   }
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c **** }
 527              		.loc 1 263 1 view .LVU123
 528 0018 09B0     		add	sp, sp, #36
 529              	.LCFI15:
 530              		.cfi_remember_state
 531              		.cfi_def_cfa_offset 4
 532              		@ sp needed
 533 001a 5DF804FB 		ldr	pc, [sp], #4
 534              	.LVL24:
 535              	.L35:
 536              	.LCFI16:
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 16


 537              		.cfi_restore_state
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 538              		.loc 1 243 5 is_stmt 1 view .LVU124
 539              	.LBB9:
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 540              		.loc 1 243 5 view .LVU125
 541 001e 0021     		movs	r1, #0
 542 0020 0191     		str	r1, [sp, #4]
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 543              		.loc 1 243 5 view .LVU126
 544 0022 03F58433 		add	r3, r3, #67584
 545 0026 5A6C     		ldr	r2, [r3, #68]
 546 0028 42F48052 		orr	r2, r2, #4096
 547 002c 5A64     		str	r2, [r3, #68]
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 548              		.loc 1 243 5 view .LVU127
 549 002e 5A6C     		ldr	r2, [r3, #68]
 550 0030 02F48052 		and	r2, r2, #4096
 551 0034 0192     		str	r2, [sp, #4]
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 552              		.loc 1 243 5 view .LVU128
 553 0036 019A     		ldr	r2, [sp, #4]
 554              	.LBE9:
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 243 5 view .LVU129
 245:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 556              		.loc 1 245 5 view .LVU130
 557              	.LBB10:
 245:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 558              		.loc 1 245 5 view .LVU131
 559 0038 0291     		str	r1, [sp, #8]
 245:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 560              		.loc 1 245 5 view .LVU132
 561 003a 1A6B     		ldr	r2, [r3, #48]
 562 003c 42F00102 		orr	r2, r2, #1
 563 0040 1A63     		str	r2, [r3, #48]
 245:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 564              		.loc 1 245 5 view .LVU133
 565 0042 1B6B     		ldr	r3, [r3, #48]
 566 0044 03F00103 		and	r3, r3, #1
 567 0048 0293     		str	r3, [sp, #8]
 245:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 568              		.loc 1 245 5 view .LVU134
 569 004a 029B     		ldr	r3, [sp, #8]
 570              	.LBE10:
 245:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 571              		.loc 1 245 5 view .LVU135
 251:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 572              		.loc 1 251 5 view .LVU136
 251:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 573              		.loc 1 251 25 is_stmt 0 view .LVU137
 574 004c E023     		movs	r3, #224
 575 004e 0393     		str	r3, [sp, #12]
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 576              		.loc 1 252 5 is_stmt 1 view .LVU138
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 577              		.loc 1 252 26 is_stmt 0 view .LVU139
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 17


 578 0050 0223     		movs	r3, #2
 579 0052 0493     		str	r3, [sp, #16]
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 580              		.loc 1 253 5 is_stmt 1 view .LVU140
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 581              		.loc 1 254 5 view .LVU141
 255:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 582              		.loc 1 255 5 view .LVU142
 255:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 583              		.loc 1 255 31 is_stmt 0 view .LVU143
 584 0054 0523     		movs	r3, #5
 585 0056 0793     		str	r3, [sp, #28]
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 586              		.loc 1 256 5 is_stmt 1 view .LVU144
 587 0058 03A9     		add	r1, sp, #12
 588 005a 0348     		ldr	r0, .L36+4
 589              	.LVL25:
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 590              		.loc 1 256 5 is_stmt 0 view .LVU145
 591 005c FFF7FEFF 		bl	HAL_GPIO_Init
 592              	.LVL26:
 593              		.loc 1 263 1 view .LVU146
 594 0060 DAE7     		b	.L32
 595              	.L37:
 596 0062 00BF     		.align	2
 597              	.L36:
 598 0064 00300140 		.word	1073819648
 599 0068 00000240 		.word	1073872896
 600              		.cfi_endproc
 601              	.LFE135:
 603              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 604              		.align	1
 605              		.global	HAL_SPI_MspDeInit
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 610              	HAL_SPI_MspDeInit:
 611              	.LVL27:
 612              	.LFB136:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c **** /**
 266:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 267:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 268:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 269:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 270:Core/Src/stm32f4xx_hal_msp.c **** */
 271:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 272:Core/Src/stm32f4xx_hal_msp.c **** {
 613              		.loc 1 272 1 is_stmt 1 view -0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617              		.loc 1 272 1 is_stmt 0 view .LVU148
 618 0000 08B5     		push	{r3, lr}
 619              	.LCFI17:
 620              		.cfi_def_cfa_offset 8
 621              		.cfi_offset 3, -8
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 18


 622              		.cfi_offset 14, -4
 273:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 623              		.loc 1 273 3 is_stmt 1 view .LVU149
 624              		.loc 1 273 10 is_stmt 0 view .LVU150
 625 0002 0268     		ldr	r2, [r0]
 626              		.loc 1 273 5 view .LVU151
 627 0004 064B     		ldr	r3, .L42
 628 0006 9A42     		cmp	r2, r3
 629 0008 00D0     		beq	.L41
 630              	.LVL28:
 631              	.L38:
 274:Core/Src/stm32f4xx_hal_msp.c ****   {
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 278:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 279:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 282:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 283:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 284:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 285:Core/Src/stm32f4xx_hal_msp.c ****     */
 286:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 291:Core/Src/stm32f4xx_hal_msp.c ****   }
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c **** }
 632              		.loc 1 293 1 view .LVU152
 633 000a 08BD     		pop	{r3, pc}
 634              	.LVL29:
 635              	.L41:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 636              		.loc 1 279 5 is_stmt 1 view .LVU153
 637 000c 054A     		ldr	r2, .L42+4
 638 000e 536C     		ldr	r3, [r2, #68]
 639 0010 23F48053 		bic	r3, r3, #4096
 640 0014 5364     		str	r3, [r2, #68]
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 641              		.loc 1 286 5 view .LVU154
 642 0016 E021     		movs	r1, #224
 643 0018 0348     		ldr	r0, .L42+8
 644              	.LVL30:
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 645              		.loc 1 286 5 is_stmt 0 view .LVU155
 646 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 647              	.LVL31:
 648              		.loc 1 293 1 view .LVU156
 649 001e F4E7     		b	.L38
 650              	.L43:
 651              		.align	2
 652              	.L42:
 653 0020 00300140 		.word	1073819648
 654 0024 00380240 		.word	1073887232
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 19


 655 0028 00000240 		.word	1073872896
 656              		.cfi_endproc
 657              	.LFE136:
 659              		.text
 660              	.Letext0:
 661              		.file 2 "c:\\embeded program\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_de
 662              		.file 3 "c:\\embeded program\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint
 663              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 664              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 665              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 666              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 667              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 668              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 669              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 670              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:87     .text.HAL_MspInit:0000003c $d
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:92     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:98     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:206    .text.HAL_I2C_MspInit:00000064 $d
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:213    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:219    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:264    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:271    .text.HAL_I2S_MspInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:277    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:420    .text.HAL_I2S_MspInit:0000008c $d
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:427    .text.HAL_I2S_MspDeInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:433    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:481    .text.HAL_I2S_MspDeInit:0000002c $d
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:489    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:495    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:598    .text.HAL_SPI_MspInit:00000064 $d
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:604    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:610    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\Acer\AppData\Local\Temp\ccuMWj3L.s:653    .text.HAL_SPI_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
