-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_zlibMultiTreegenStream_8_8_14_s is
port (
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    lz77Tree_0_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_0_empty_n : IN STD_LOGIC;
    lz77Tree_0_read : OUT STD_LOGIC;
    lz77Tree_1_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_1_empty_n : IN STD_LOGIC;
    lz77Tree_1_read : OUT STD_LOGIC;
    lz77Tree_2_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_2_empty_n : IN STD_LOGIC;
    lz77Tree_2_read : OUT STD_LOGIC;
    lz77Tree_3_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_3_empty_n : IN STD_LOGIC;
    lz77Tree_3_read : OUT STD_LOGIC;
    lz77Tree_4_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_4_empty_n : IN STD_LOGIC;
    lz77Tree_4_read : OUT STD_LOGIC;
    lz77Tree_5_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_5_empty_n : IN STD_LOGIC;
    lz77Tree_5_read : OUT STD_LOGIC;
    lz77Tree_6_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_6_empty_n : IN STD_LOGIC;
    lz77Tree_6_read : OUT STD_LOGIC;
    lz77Tree_7_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_7_empty_n : IN STD_LOGIC;
    lz77Tree_7_read : OUT STD_LOGIC;
    hufCodeStream_0_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_0_full_n : IN STD_LOGIC;
    hufCodeStream_0_write : OUT STD_LOGIC;
    hufCodeStream_1_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_1_full_n : IN STD_LOGIC;
    hufCodeStream_1_write : OUT STD_LOGIC;
    hufCodeStream_2_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_2_full_n : IN STD_LOGIC;
    hufCodeStream_2_write : OUT STD_LOGIC;
    hufCodeStream_3_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_3_full_n : IN STD_LOGIC;
    hufCodeStream_3_write : OUT STD_LOGIC;
    hufCodeStream_4_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_4_full_n : IN STD_LOGIC;
    hufCodeStream_4_write : OUT STD_LOGIC;
    hufCodeStream_5_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_5_full_n : IN STD_LOGIC;
    hufCodeStream_5_write : OUT STD_LOGIC;
    hufCodeStream_6_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_6_full_n : IN STD_LOGIC;
    hufCodeStream_6_write : OUT STD_LOGIC;
    hufCodeStream_7_din : OUT STD_LOGIC_VECTOR (19 downto 0);
    hufCodeStream_7_full_n : IN STD_LOGIC;
    hufCodeStream_7_write : OUT STD_LOGIC;
    coreIdxStreamArr_0_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    coreIdxStreamArr_0_empty_n : IN STD_LOGIC;
    coreIdxStreamArr_0_read : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_zlibMultiTreegenStream_8_8_14_s is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal internal_ap_ready : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_ap_start : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_start_full_n : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_ap_done : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_ap_continue : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_ap_idle : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_ap_ready : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_start_out : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_start_write : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_0_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_1_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_2_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_3_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_4_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_5_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_6_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77Tree_7_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_lz77SerialTree1_din : STD_LOGIC_VECTOR (14 downto 0);
    signal zlibTreegenScheduler_8_14_1_U0_lz77SerialTree1_write : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_coreIdxStreamArr_0_read : STD_LOGIC;
    signal zlibTreegenScheduler_8_14_1_U0_idxNum6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zlibTreegenScheduler_8_14_1_U0_idxNum6_write : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_lz77SerialTree1_read : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_hufSerialCodeStream2_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_hufSerialCodeStream2_write : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_start : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_done : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_ready : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_idle : STD_LOGIC;
    signal zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_continue : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_ap_start : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_ap_done : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_ap_continue : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_ap_idle : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_ap_ready : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_0_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_0_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_1_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_1_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_2_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_2_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_3_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_3_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_4_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_4_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_5_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_5_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_6_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_6_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_7_din : STD_LOGIC_VECTOR (19 downto 0);
    signal zlibTreegenDistributor_8_1_U0_hufCodeStream_7_write : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_hufSerialCodeStream2_read : STD_LOGIC;
    signal zlibTreegenDistributor_8_1_U0_idxNum6_read : STD_LOGIC;
    signal lz77SerialTree1_full_n : STD_LOGIC;
    signal lz77SerialTree1_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal lz77SerialTree1_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal lz77SerialTree1_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal lz77SerialTree1_empty_n : STD_LOGIC;
    signal idxNum_full_n : STD_LOGIC;
    signal idxNum_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal idxNum_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal idxNum_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal idxNum_empty_n : STD_LOGIC;
    signal hufSerialCodeStream2_full_n : STD_LOGIC;
    signal hufSerialCodeStream2_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal hufSerialCodeStream2_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal hufSerialCodeStream2_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal hufSerialCodeStream2_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_full_n : STD_LOGIC;
    signal start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_empty_n : STD_LOGIC;
    signal start_for_zlibTreegenDistributor_8_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zlibTreegenDistributor_8_1_U0_full_n : STD_LOGIC;
    signal start_for_zlibTreegenDistributor_8_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zlibTreegenDistributor_8_1_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_zlibTreegenScheduler_8_14_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        lz77Tree_0_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_0_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_0_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_0_empty_n : IN STD_LOGIC;
        lz77Tree_0_read : OUT STD_LOGIC;
        lz77Tree_1_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_1_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_1_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_1_empty_n : IN STD_LOGIC;
        lz77Tree_1_read : OUT STD_LOGIC;
        lz77Tree_2_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_2_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_2_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_2_empty_n : IN STD_LOGIC;
        lz77Tree_2_read : OUT STD_LOGIC;
        lz77Tree_3_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_3_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_3_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_3_empty_n : IN STD_LOGIC;
        lz77Tree_3_read : OUT STD_LOGIC;
        lz77Tree_4_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_4_empty_n : IN STD_LOGIC;
        lz77Tree_4_read : OUT STD_LOGIC;
        lz77Tree_5_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_5_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_5_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_5_empty_n : IN STD_LOGIC;
        lz77Tree_5_read : OUT STD_LOGIC;
        lz77Tree_6_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_6_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_6_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_6_empty_n : IN STD_LOGIC;
        lz77Tree_6_read : OUT STD_LOGIC;
        lz77Tree_7_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77Tree_7_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_7_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77Tree_7_empty_n : IN STD_LOGIC;
        lz77Tree_7_read : OUT STD_LOGIC;
        lz77SerialTree1_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        lz77SerialTree1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        lz77SerialTree1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        lz77SerialTree1_full_n : IN STD_LOGIC;
        lz77SerialTree1_write : OUT STD_LOGIC;
        coreIdxStreamArr_0_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        coreIdxStreamArr_0_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        coreIdxStreamArr_0_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        coreIdxStreamArr_0_empty_n : IN STD_LOGIC;
        coreIdxStreamArr_0_read : OUT STD_LOGIC;
        idxNum6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        idxNum6_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        idxNum6_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        idxNum6_full_n : IN STD_LOGIC;
        idxNum6_write : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_zlibTreegenStreamLL_14_unsigned_char_0_s IS
    port (
        lz77SerialTree1_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        lz77SerialTree1_empty_n : IN STD_LOGIC;
        lz77SerialTree1_read : OUT STD_LOGIC;
        hufSerialCodeStream2_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufSerialCodeStream2_full_n : IN STD_LOGIC;
        hufSerialCodeStream2_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_zlibTreegenDistributor_8_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hufCodeStream_0_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_0_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_0_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_0_full_n : IN STD_LOGIC;
        hufCodeStream_0_write : OUT STD_LOGIC;
        hufCodeStream_1_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_1_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_1_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_1_full_n : IN STD_LOGIC;
        hufCodeStream_1_write : OUT STD_LOGIC;
        hufCodeStream_2_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_2_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_2_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_2_full_n : IN STD_LOGIC;
        hufCodeStream_2_write : OUT STD_LOGIC;
        hufCodeStream_3_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_3_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_3_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_3_full_n : IN STD_LOGIC;
        hufCodeStream_3_write : OUT STD_LOGIC;
        hufCodeStream_4_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_4_full_n : IN STD_LOGIC;
        hufCodeStream_4_write : OUT STD_LOGIC;
        hufCodeStream_5_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_5_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_5_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_5_full_n : IN STD_LOGIC;
        hufCodeStream_5_write : OUT STD_LOGIC;
        hufCodeStream_6_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_6_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_6_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_6_full_n : IN STD_LOGIC;
        hufCodeStream_6_write : OUT STD_LOGIC;
        hufCodeStream_7_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        hufCodeStream_7_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_7_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        hufCodeStream_7_full_n : IN STD_LOGIC;
        hufCodeStream_7_write : OUT STD_LOGIC;
        hufSerialCodeStream2_dout : IN STD_LOGIC_VECTOR (19 downto 0);
        hufSerialCodeStream2_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        hufSerialCodeStream2_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        hufSerialCodeStream2_empty_n : IN STD_LOGIC;
        hufSerialCodeStream2_read : OUT STD_LOGIC;
        idxNum6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        idxNum6_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        idxNum6_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        idxNum6_empty_n : IN STD_LOGIC;
        idxNum6_read : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_fifo_w15_d320_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (14 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_fifo_w8_d24_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_fifo_w20_d512_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (19 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (19 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_start_for_zlibTreegenDistributor_8_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    zlibTreegenScheduler_8_14_1_U0 : component gzipcMulticoreStreaming_zlibTreegenScheduler_8_14_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zlibTreegenScheduler_8_14_1_U0_ap_start,
        start_full_n => zlibTreegenScheduler_8_14_1_U0_start_full_n,
        ap_done => zlibTreegenScheduler_8_14_1_U0_ap_done,
        ap_continue => zlibTreegenScheduler_8_14_1_U0_ap_continue,
        ap_idle => zlibTreegenScheduler_8_14_1_U0_ap_idle,
        ap_ready => zlibTreegenScheduler_8_14_1_U0_ap_ready,
        start_out => zlibTreegenScheduler_8_14_1_U0_start_out,
        start_write => zlibTreegenScheduler_8_14_1_U0_start_write,
        lz77Tree_0_dout => lz77Tree_0_dout,
        lz77Tree_0_num_data_valid => ap_const_lv6_0,
        lz77Tree_0_fifo_cap => ap_const_lv6_0,
        lz77Tree_0_empty_n => lz77Tree_0_empty_n,
        lz77Tree_0_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_0_read,
        lz77Tree_1_dout => lz77Tree_1_dout,
        lz77Tree_1_num_data_valid => ap_const_lv6_0,
        lz77Tree_1_fifo_cap => ap_const_lv6_0,
        lz77Tree_1_empty_n => lz77Tree_1_empty_n,
        lz77Tree_1_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_1_read,
        lz77Tree_2_dout => lz77Tree_2_dout,
        lz77Tree_2_num_data_valid => ap_const_lv6_0,
        lz77Tree_2_fifo_cap => ap_const_lv6_0,
        lz77Tree_2_empty_n => lz77Tree_2_empty_n,
        lz77Tree_2_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_2_read,
        lz77Tree_3_dout => lz77Tree_3_dout,
        lz77Tree_3_num_data_valid => ap_const_lv6_0,
        lz77Tree_3_fifo_cap => ap_const_lv6_0,
        lz77Tree_3_empty_n => lz77Tree_3_empty_n,
        lz77Tree_3_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_3_read,
        lz77Tree_4_dout => lz77Tree_4_dout,
        lz77Tree_4_num_data_valid => ap_const_lv6_0,
        lz77Tree_4_fifo_cap => ap_const_lv6_0,
        lz77Tree_4_empty_n => lz77Tree_4_empty_n,
        lz77Tree_4_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_4_read,
        lz77Tree_5_dout => lz77Tree_5_dout,
        lz77Tree_5_num_data_valid => ap_const_lv6_0,
        lz77Tree_5_fifo_cap => ap_const_lv6_0,
        lz77Tree_5_empty_n => lz77Tree_5_empty_n,
        lz77Tree_5_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_5_read,
        lz77Tree_6_dout => lz77Tree_6_dout,
        lz77Tree_6_num_data_valid => ap_const_lv6_0,
        lz77Tree_6_fifo_cap => ap_const_lv6_0,
        lz77Tree_6_empty_n => lz77Tree_6_empty_n,
        lz77Tree_6_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_6_read,
        lz77Tree_7_dout => lz77Tree_7_dout,
        lz77Tree_7_num_data_valid => ap_const_lv6_0,
        lz77Tree_7_fifo_cap => ap_const_lv6_0,
        lz77Tree_7_empty_n => lz77Tree_7_empty_n,
        lz77Tree_7_read => zlibTreegenScheduler_8_14_1_U0_lz77Tree_7_read,
        lz77SerialTree1_din => zlibTreegenScheduler_8_14_1_U0_lz77SerialTree1_din,
        lz77SerialTree1_num_data_valid => lz77SerialTree1_num_data_valid,
        lz77SerialTree1_fifo_cap => lz77SerialTree1_fifo_cap,
        lz77SerialTree1_full_n => lz77SerialTree1_full_n,
        lz77SerialTree1_write => zlibTreegenScheduler_8_14_1_U0_lz77SerialTree1_write,
        coreIdxStreamArr_0_dout => coreIdxStreamArr_0_dout,
        coreIdxStreamArr_0_num_data_valid => ap_const_lv6_0,
        coreIdxStreamArr_0_fifo_cap => ap_const_lv6_0,
        coreIdxStreamArr_0_empty_n => coreIdxStreamArr_0_empty_n,
        coreIdxStreamArr_0_read => zlibTreegenScheduler_8_14_1_U0_coreIdxStreamArr_0_read,
        idxNum6_din => zlibTreegenScheduler_8_14_1_U0_idxNum6_din,
        idxNum6_num_data_valid => idxNum_num_data_valid,
        idxNum6_fifo_cap => idxNum_fifo_cap,
        idxNum6_full_n => idxNum_full_n,
        idxNum6_write => zlibTreegenScheduler_8_14_1_U0_idxNum6_write);

    zlibTreegenStreamLL_14_unsigned_char_0_U0 : component gzipcMulticoreStreaming_zlibTreegenStreamLL_14_unsigned_char_0_s
    port map (
        lz77SerialTree1_dout => lz77SerialTree1_dout,
        lz77SerialTree1_empty_n => lz77SerialTree1_empty_n,
        lz77SerialTree1_read => zlibTreegenStreamLL_14_unsigned_char_0_U0_lz77SerialTree1_read,
        hufSerialCodeStream2_din => zlibTreegenStreamLL_14_unsigned_char_0_U0_hufSerialCodeStream2_din,
        hufSerialCodeStream2_full_n => hufSerialCodeStream2_full_n,
        hufSerialCodeStream2_write => zlibTreegenStreamLL_14_unsigned_char_0_U0_hufSerialCodeStream2_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_start,
        ap_done => zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_done,
        ap_ready => zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_ready,
        ap_idle => zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_idle,
        ap_continue => zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_continue);

    zlibTreegenDistributor_8_1_U0 : component gzipcMulticoreStreaming_zlibTreegenDistributor_8_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => zlibTreegenDistributor_8_1_U0_ap_start,
        ap_done => zlibTreegenDistributor_8_1_U0_ap_done,
        ap_continue => zlibTreegenDistributor_8_1_U0_ap_continue,
        ap_idle => zlibTreegenDistributor_8_1_U0_ap_idle,
        ap_ready => zlibTreegenDistributor_8_1_U0_ap_ready,
        hufCodeStream_0_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_0_din,
        hufCodeStream_0_num_data_valid => ap_const_lv6_0,
        hufCodeStream_0_fifo_cap => ap_const_lv6_0,
        hufCodeStream_0_full_n => hufCodeStream_0_full_n,
        hufCodeStream_0_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_0_write,
        hufCodeStream_1_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_1_din,
        hufCodeStream_1_num_data_valid => ap_const_lv6_0,
        hufCodeStream_1_fifo_cap => ap_const_lv6_0,
        hufCodeStream_1_full_n => hufCodeStream_1_full_n,
        hufCodeStream_1_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_1_write,
        hufCodeStream_2_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_2_din,
        hufCodeStream_2_num_data_valid => ap_const_lv6_0,
        hufCodeStream_2_fifo_cap => ap_const_lv6_0,
        hufCodeStream_2_full_n => hufCodeStream_2_full_n,
        hufCodeStream_2_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_2_write,
        hufCodeStream_3_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_3_din,
        hufCodeStream_3_num_data_valid => ap_const_lv6_0,
        hufCodeStream_3_fifo_cap => ap_const_lv6_0,
        hufCodeStream_3_full_n => hufCodeStream_3_full_n,
        hufCodeStream_3_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_3_write,
        hufCodeStream_4_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_4_din,
        hufCodeStream_4_num_data_valid => ap_const_lv6_0,
        hufCodeStream_4_fifo_cap => ap_const_lv6_0,
        hufCodeStream_4_full_n => hufCodeStream_4_full_n,
        hufCodeStream_4_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_4_write,
        hufCodeStream_5_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_5_din,
        hufCodeStream_5_num_data_valid => ap_const_lv6_0,
        hufCodeStream_5_fifo_cap => ap_const_lv6_0,
        hufCodeStream_5_full_n => hufCodeStream_5_full_n,
        hufCodeStream_5_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_5_write,
        hufCodeStream_6_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_6_din,
        hufCodeStream_6_num_data_valid => ap_const_lv6_0,
        hufCodeStream_6_fifo_cap => ap_const_lv6_0,
        hufCodeStream_6_full_n => hufCodeStream_6_full_n,
        hufCodeStream_6_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_6_write,
        hufCodeStream_7_din => zlibTreegenDistributor_8_1_U0_hufCodeStream_7_din,
        hufCodeStream_7_num_data_valid => ap_const_lv6_0,
        hufCodeStream_7_fifo_cap => ap_const_lv6_0,
        hufCodeStream_7_full_n => hufCodeStream_7_full_n,
        hufCodeStream_7_write => zlibTreegenDistributor_8_1_U0_hufCodeStream_7_write,
        hufSerialCodeStream2_dout => hufSerialCodeStream2_dout,
        hufSerialCodeStream2_num_data_valid => hufSerialCodeStream2_num_data_valid,
        hufSerialCodeStream2_fifo_cap => hufSerialCodeStream2_fifo_cap,
        hufSerialCodeStream2_empty_n => hufSerialCodeStream2_empty_n,
        hufSerialCodeStream2_read => zlibTreegenDistributor_8_1_U0_hufSerialCodeStream2_read,
        idxNum6_dout => idxNum_dout,
        idxNum6_num_data_valid => idxNum_num_data_valid,
        idxNum6_fifo_cap => idxNum_fifo_cap,
        idxNum6_empty_n => idxNum_empty_n,
        idxNum6_read => zlibTreegenDistributor_8_1_U0_idxNum6_read);

    lz77SerialTree1_U : component gzipcMulticoreStreaming_fifo_w15_d320_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zlibTreegenScheduler_8_14_1_U0_lz77SerialTree1_din,
        if_full_n => lz77SerialTree1_full_n,
        if_write => zlibTreegenScheduler_8_14_1_U0_lz77SerialTree1_write,
        if_dout => lz77SerialTree1_dout,
        if_num_data_valid => lz77SerialTree1_num_data_valid,
        if_fifo_cap => lz77SerialTree1_fifo_cap,
        if_empty_n => lz77SerialTree1_empty_n,
        if_read => zlibTreegenStreamLL_14_unsigned_char_0_U0_lz77SerialTree1_read);

    idxNum_U : component gzipcMulticoreStreaming_fifo_w8_d24_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zlibTreegenScheduler_8_14_1_U0_idxNum6_din,
        if_full_n => idxNum_full_n,
        if_write => zlibTreegenScheduler_8_14_1_U0_idxNum6_write,
        if_dout => idxNum_dout,
        if_num_data_valid => idxNum_num_data_valid,
        if_fifo_cap => idxNum_fifo_cap,
        if_empty_n => idxNum_empty_n,
        if_read => zlibTreegenDistributor_8_1_U0_idxNum6_read);

    hufSerialCodeStream2_U : component gzipcMulticoreStreaming_fifo_w20_d512_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zlibTreegenStreamLL_14_unsigned_char_0_U0_hufSerialCodeStream2_din,
        if_full_n => hufSerialCodeStream2_full_n,
        if_write => zlibTreegenStreamLL_14_unsigned_char_0_U0_hufSerialCodeStream2_write,
        if_dout => hufSerialCodeStream2_dout,
        if_num_data_valid => hufSerialCodeStream2_num_data_valid,
        if_fifo_cap => hufSerialCodeStream2_fifo_cap,
        if_empty_n => hufSerialCodeStream2_empty_n,
        if_read => zlibTreegenDistributor_8_1_U0_hufSerialCodeStream2_read);

    start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_U : component gzipcMulticoreStreaming_start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_din,
        if_full_n => start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_full_n,
        if_write => zlibTreegenScheduler_8_14_1_U0_start_write,
        if_dout => start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_dout,
        if_empty_n => start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_empty_n,
        if_read => zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_ready);

    start_for_zlibTreegenDistributor_8_1_U0_U : component gzipcMulticoreStreaming_start_for_zlibTreegenDistributor_8_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zlibTreegenDistributor_8_1_U0_din,
        if_full_n => start_for_zlibTreegenDistributor_8_1_U0_full_n,
        if_write => zlibTreegenScheduler_8_14_1_U0_start_write,
        if_dout => start_for_zlibTreegenDistributor_8_1_U0_dout,
        if_empty_n => start_for_zlibTreegenDistributor_8_1_U0_empty_n,
        if_read => zlibTreegenDistributor_8_1_U0_ap_ready);





    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= zlibTreegenDistributor_8_1_U0_ap_done;
    ap_idle <= (zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_idle and zlibTreegenScheduler_8_14_1_U0_ap_idle and zlibTreegenDistributor_8_1_U0_ap_idle);
    ap_ready <= zlibTreegenScheduler_8_14_1_U0_ap_ready;
    ap_sync_ready <= zlibTreegenScheduler_8_14_1_U0_ap_ready;
    coreIdxStreamArr_0_read <= zlibTreegenScheduler_8_14_1_U0_coreIdxStreamArr_0_read;
    hufCodeStream_0_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_0_din;
    hufCodeStream_0_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_0_write;
    hufCodeStream_1_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_1_din;
    hufCodeStream_1_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_1_write;
    hufCodeStream_2_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_2_din;
    hufCodeStream_2_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_2_write;
    hufCodeStream_3_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_3_din;
    hufCodeStream_3_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_3_write;
    hufCodeStream_4_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_4_din;
    hufCodeStream_4_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_4_write;
    hufCodeStream_5_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_5_din;
    hufCodeStream_5_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_5_write;
    hufCodeStream_6_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_6_din;
    hufCodeStream_6_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_6_write;
    hufCodeStream_7_din <= zlibTreegenDistributor_8_1_U0_hufCodeStream_7_din;
    hufCodeStream_7_write <= zlibTreegenDistributor_8_1_U0_hufCodeStream_7_write;
    internal_ap_ready <= ap_sync_ready;
    lz77Tree_0_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_0_read;
    lz77Tree_1_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_1_read;
    lz77Tree_2_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_2_read;
    lz77Tree_3_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_3_read;
    lz77Tree_4_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_4_read;
    lz77Tree_5_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_5_read;
    lz77Tree_6_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_6_read;
    lz77Tree_7_read <= zlibTreegenScheduler_8_14_1_U0_lz77Tree_7_read;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_for_zlibTreegenDistributor_8_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    zlibTreegenDistributor_8_1_U0_ap_continue <= ap_continue;
    zlibTreegenDistributor_8_1_U0_ap_start <= start_for_zlibTreegenDistributor_8_1_U0_empty_n;
    zlibTreegenScheduler_8_14_1_U0_ap_continue <= ap_const_logic_1;
    zlibTreegenScheduler_8_14_1_U0_ap_start <= real_start;
    zlibTreegenScheduler_8_14_1_U0_start_full_n <= (start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_full_n and start_for_zlibTreegenDistributor_8_1_U0_full_n);
    zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_continue <= ap_const_logic_1;
    zlibTreegenStreamLL_14_unsigned_char_0_U0_ap_start <= start_for_zlibTreegenStreamLL_14_unsigned_char_0_U0_empty_n;
end behav;
