{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463242788009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463242788009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 14 13:19:47 2016 " "Processing started: Sat May 14 13:19:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463242788009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463242788009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PartII -c PartII " "Command: quartus_map --read_settings_files=on --write_settings_files=off PartII -c PartII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463242788009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463242788765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/seconds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/seconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seconds-Seconds_behv " "Found design unit 1: seconds-Seconds_behv" {  } { { "vhdl/Seconds.vhd" "" { Text "G:/PLAB2/partII/vhdl/Seconds.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seconds " "Found entity 1: Seconds" {  } { { "vhdl/Seconds.vhd" "" { Text "G:/PLAB2/partII/vhdl/Seconds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463242789432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/minutes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/minutes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minutes-minutes_behv " "Found design unit 1: minutes-minutes_behv" {  } { { "vhdl/Minutes.vhd" "" { Text "G:/PLAB2/partII/vhdl/Minutes.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Minutes " "Found entity 1: Minutes" {  } { { "vhdl/Minutes.vhd" "" { Text "G:/PLAB2/partII/vhdl/Minutes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463242789435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hours.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hours.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hours-Hours_behv " "Found design unit 1: Hours-Hours_behv" {  } { { "vhdl/Hours.vhd" "" { Text "G:/PLAB2/partII/vhdl/Hours.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hours " "Found entity 1: Hours" {  } { { "vhdl/Hours.vhd" "" { Text "G:/PLAB2/partII/vhdl/Hours.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463242789439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/clock_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/clock_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_conv-clock_convimpl " "Found design unit 1: clock_conv-clock_convimpl" {  } { { "vhdl/clock_conv.vhd" "" { Text "G:/PLAB2/partII/vhdl/clock_conv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789442 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_conv " "Found entity 1: clock_conv" {  } { { "vhdl/clock_conv.vhd" "" { Text "G:/PLAB2/partII/vhdl/clock_conv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463242789442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod7seg_behv " "Found design unit 1: decod7seg-decod7seg_behv" {  } { { "vhdl/decod7seg.vhd" "" { Text "G:/PLAB2/partII/vhdl/decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789446 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "vhdl/decod7seg.vhd" "" { Text "G:/PLAB2/partII/vhdl/decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463242789446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/partii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/partii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PartII-PartII_behv " "Found design unit 1: PartII-PartII_behv" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789450 ""} { "Info" "ISGN_ENTITY_NAME" "1 PartII " "Found entity 1: PartII" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463242789450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463242789450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PartII " "Elaborating entity \"PartII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463242789517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out1hz PartII.vhd(47) " "Verilog HDL or VHDL warning at PartII.vhd(47): object \"out1hz\" assigned a value but never read" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463242789518 "|PartII"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out01hz PartII.vhd(47) " "Verilog HDL or VHDL warning at PartII.vhd(47): object \"out01hz\" assigned a value but never read" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463242789518 "|PartII"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out10hz PartII.vhd(47) " "Verilog HDL or VHDL warning at PartII.vhd(47): object \"out10hz\" assigned a value but never read" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463242789519 "|PartII"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_conv clock_conv:cc " "Elaborating entity \"clock_conv\" for hierarchy \"clock_conv:cc\"" {  } { { "vhdl/PartII.vhd" "cc" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463242789522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seconds Seconds:Sec " "Elaborating entity \"Seconds\" for hierarchy \"Seconds:Sec\"" {  } { { "vhdl/PartII.vhd" "Sec" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463242789527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Minutes Minutes:Min " "Elaborating entity \"Minutes\" for hierarchy \"Minutes:Min\"" {  } { { "vhdl/PartII.vhd" "Min" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463242789531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hours Hours:Hrs " "Elaborating entity \"Hours\" for hierarchy \"Hours:Hrs\"" {  } { { "vhdl/PartII.vhd" "Hrs" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463242789537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:D1 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:D1\"" {  } { { "vhdl/PartII.vhd" "D1" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463242789554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463242790433 "|PartII|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463242790433 "|PartII|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463242790433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463242790720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "vhdl/PartII.vhd" "" { Text "G:/PLAB2/partII/vhdl/PartII.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463242790761 "|PartII|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463242790761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463242790762 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463242790762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463242790762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463242790762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463242790784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 13:19:50 2016 " "Processing ended: Sat May 14 13:19:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463242790784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463242790784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463242790784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463242790784 ""}
