# do VGA_controller.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:07:53 on Nov 16,2021
# vlog -work work VGA_controller.vo 
# -- Compiling module lcd_sync
# 
# Top level modules:
# 	lcd_sync
# End time: 08:07:53 on Nov 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:07:53 on Nov 16,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lcd_sync_vlg_vec_tst
# 
# Top level modules:
# 	lcd_sync_vlg_vec_tst
# End time: 08:07:53 on Nov 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lcd_sync_vlg_vec_tst 
# Start time: 08:07:53 on Nov 16,2021
# Loading work.lcd_sync_vlg_vec_tst
# Loading work.lcd_sync
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
#  Note : Cycloneive PLL locked to incoming clock
# Time: 180000  Instance: lcd_sync_vlg_vec_tst.i1.\PLL_VGA_inst|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(58)
#    Time: 20 us  Iteration: 0  Instance: /lcd_sync_vlg_vec_tst
# End time: 08:07:55 on Nov 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
