/*
 * Generated by Bluespec Compiler (build 6a8cedf)
 * 
 * On Sat May 23 16:26:31 CST 2020
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestbench_pipe.h"


/* String declarations */
static std::string const __str_literal_7("**************************************************************************",
					 74u);
static std::string const __str_literal_8("1:fetch", 7u);
static std::string const __str_literal_13("2:decode", 8u);
static std::string const __str_literal_17("3:execute", 9u);
static std::string const __str_literal_20("4:mem", 5u);
static std::string const __str_literal_28("5:write back", 12u);
static std::string const __str_literal_15("ID:Branch Instr", 15u);
static std::string const __str_literal_16("ID:Branch_EN is ", 16u);
static std::string const __str_literal_10("IF:branch taken", 15u);
static std::string const __str_literal_11("IF:branch untaken", 17u);
static std::string const __str_literal_23("LW:addr is %0d, data is %0d", 27u);
static std::string const __str_literal_31("RegFile:write %0d in %0d", 24u);
static std::string const __str_literal_21("addr:%0d", 8u);
static std::string const __str_literal_9("branch_EN is ", 13u);
static std::string const __str_literal_3("dmem0.txt", 9u);
static std::string const __str_literal_24("dmem0.upd(%0d,%b)", 17u);
static std::string const __str_literal_4("dmem1.txt", 9u);
static std::string const __str_literal_25("dmem1.upd(%0d,%b)", 17u);
static std::string const __str_literal_5("dmem2.txt", 9u);
static std::string const __str_literal_26("dmem2.upd(%0d,%b)", 17u);
static std::string const __str_literal_6("dmem3.txt", 9u);
static std::string const __str_literal_27("dmem3.upd(%0d,%b)", 17u);
static std::string const __str_literal_30("if valid,write %0d in %0d", 25u);
static std::string const __str_literal_2("imem_add.txt", 12u);
static std::string const __str_literal_14("instr:%b", 8u);
static std::string const __str_literal_12("pc is %b", 8u);
static std::string const __str_literal_29("rd_valid:%b", 11u);
static std::string const __str_literal_1("regfile.txt", 11u);
static std::string const __str_literal_18("rs1_val:%0d", 11u);
static std::string const __str_literal_19("rs2_val:%0d", 11u);
static std::string const __str_literal_22("val :%0d", 8u);


/* Constructor */
MOD_mkTestbench_pipe::MOD_mkTestbench_pipe(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_regfile_flag(simHdl, "regfile_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_regfile_regfile(simHdl,
			 "regfile_regfile",
			 this,
			 __str_literal_1,
			 5u,
			 32u,
			 (tUInt8)0u,
			 (tUInt8)31u,
			 (tUInt8)0u),
    INST_s1_imem(simHdl, "s1_imem", this, __str_literal_2, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s1_reg_if_id(simHdl, "s1_reg_if_id", this, 64u),
    INST_s1_reg_pc(simHdl, "s1_reg_pc", this, 32u, 0u, (tUInt8)0u),
    INST_s2_reg_branch(simHdl, "s2_reg_branch", this, 33u),
    INST_s2_reg_id_ex(simHdl, "s2_reg_id_ex", this, 236u),
    INST_s3_reg_ex_mem(simHdl, "s3_reg_ex_mem", this, 106u),
    INST_s4_dmem0(simHdl, "s4_dmem0", this, __str_literal_3, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_dmem1(simHdl, "s4_dmem1", this, __str_literal_4, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_dmem2(simHdl, "s4_dmem2", this, __str_literal_5, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_dmem3(simHdl, "s4_dmem3", this, __str_literal_6, 32u, 8u, 0u, 4294967295u, (tUInt8)0u),
    INST_s4_reg_mem_wb(simHdl, "s4_reg_mem_wb", this, 38u),
    INST_step(simHdl, "step", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_s2_reg_id_ex___d79(236u),
    DEF_s3_reg_ex_mem___d184(106u),
    DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78(236u),
    DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76(140u),
    DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75(123u),
    DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74(96u),
    DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183(106u),
    DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182(71u),
    DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73(74u)
{
  symbol_count = 21u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestbench_pipe::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h4939", SYM_DEF, &DEF_b__h4939, 32u);
  init_symbol(&symbols[1u], "CAN_FIRE_RL_done", SYM_DEF, &DEF_CAN_FIRE_RL_done, 1u);
  init_symbol(&symbols[2u], "CAN_FIRE_RL_pipe", SYM_DEF, &DEF_CAN_FIRE_RL_pipe, 1u);
  init_symbol(&symbols[3u], "RL_done", SYM_RULE);
  init_symbol(&symbols[4u], "RL_pipe", SYM_RULE);
  init_symbol(&symbols[5u], "regfile_flag", SYM_MODULE, &INST_regfile_flag);
  init_symbol(&symbols[6u], "regfile_regfile", SYM_MODULE, &INST_regfile_regfile);
  init_symbol(&symbols[7u], "s1_imem", SYM_MODULE, &INST_s1_imem);
  init_symbol(&symbols[8u], "s1_reg_if_id", SYM_MODULE, &INST_s1_reg_if_id);
  init_symbol(&symbols[9u], "s1_reg_pc", SYM_MODULE, &INST_s1_reg_pc);
  init_symbol(&symbols[10u], "s2_reg_branch", SYM_MODULE, &INST_s2_reg_branch);
  init_symbol(&symbols[11u], "s2_reg_id_ex", SYM_MODULE, &INST_s2_reg_id_ex);
  init_symbol(&symbols[12u], "s3_reg_ex_mem", SYM_MODULE, &INST_s3_reg_ex_mem);
  init_symbol(&symbols[13u], "s4_dmem0", SYM_MODULE, &INST_s4_dmem0);
  init_symbol(&symbols[14u], "s4_dmem1", SYM_MODULE, &INST_s4_dmem1);
  init_symbol(&symbols[15u], "s4_dmem2", SYM_MODULE, &INST_s4_dmem2);
  init_symbol(&symbols[16u], "s4_dmem3", SYM_MODULE, &INST_s4_dmem3);
  init_symbol(&symbols[17u], "s4_reg_mem_wb", SYM_MODULE, &INST_s4_reg_mem_wb);
  init_symbol(&symbols[18u], "step", SYM_MODULE, &INST_step);
  init_symbol(&symbols[19u], "WILL_FIRE_RL_done", SYM_DEF, &DEF_WILL_FIRE_RL_done, 1u);
  init_symbol(&symbols[20u], "WILL_FIRE_RL_pipe", SYM_DEF, &DEF_WILL_FIRE_RL_pipe, 1u);
}


/* Rule actions */

void MOD_mkTestbench_pipe::RL_pipe()
{
  tUInt64 DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d50;
  tUInt64 DEF_NOT_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_3_40__ETC___d272;
  tUInt32 DEF_decoded_instr_imm21_UJ__h1718;
  tUInt32 DEF_x__h1588;
  tUInt64 DEF_IF_s2_reg_branch_BIT_32_THEN_s2_reg_branch_BIT_ETC___d17;
  tUInt32 DEF_decoded_instr_imm13_SB__h1716;
  tUInt32 DEF_x__h2111;
  tUInt32 DEF_decoded_instr_funct10__h1713;
  tUInt32 DEF_x__h1557;
  tUInt32 DEF_step_80_PLUS_1___d281;
  tUInt32 DEF__0_CONCAT_s2_reg_id_ex_9_BITS_149_TO_138_37___d147;
  tUInt32 DEF_b__h2953;
  tUInt32 DEF_b__h3208;
  tUInt32 DEF_s4_dmem1_sub_s3_reg_ex_mem_84_BITS_36_TO_5_85__ETC___d196;
  tUInt8 DEF_NOT_s2_reg_branch_BIT_32___d3;
  tUInt8 DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d49;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_AND__ETC___d191;
  tUInt8 DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99___d203;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d236;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d237;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d218;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d211;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d238;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d227;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d239;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d233;
  tUInt8 DEF_s4_reg_mem_wb_73_BIT_37_74_AND_NOT_s4_reg_mem__ETC___d279;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d202;
  tUInt8 DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d209;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d216;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d222;
  tUInt8 DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d225;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d231;
  tUInt8 DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011___d21;
  tUInt32 DEF_x__h2741;
  tUInt8 DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d36;
  tUInt8 DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d32;
  tUInt8 DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48;
  tUInt8 DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d100;
  tUInt8 DEF_x_f3__h2647;
  tUInt8 DEF_x_rd__h2651;
  tUInt8 DEF_x1_avValue_rd__h3535;
  tUInt8 DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d229;
  tUInt8 DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d220;
  tUInt8 DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d235;
  tUInt32 DEF_rs1_val__h1694;
  tUInt32 DEF_rs2_val__h1695;
  tUInt32 DEF__theResult___snd_val__h2631;
  tUInt32 DEF_addr___1__h2610;
  tUInt32 DEF__theResult___snd_addr__h2632;
  tUInt32 DEF__theResult___snd_val__h2637;
  tUInt32 DEF_x__h2737;
  tUInt32 DEF_x__h2511;
  tUInt32 DEF__theResult___snd_addr__h2638;
  tUInt32 DEF_x__h3183;
  tUInt32 DEF_result___1__h2926;
  tUInt32 DEF_result___1__h2921;
  tUInt32 DEF_result___1__h2874;
  tUInt32 DEF_result___1__h2828;
  tUInt32 DEF_result___1__h2823;
  tUInt32 DEF_result___1__h2814;
  tUInt32 DEF_result___1__h2805;
  tUInt32 DEF_result___1__h2759;
  tUInt32 DEF_result___1__h2753;
  tUInt32 DEF_result___1__h2747;
  tUInt32 DEF__theResult____h2567;
  tUInt32 DEF_result___1__h3104;
  tUInt32 DEF_result___1__h3061;
  tUInt32 DEF_result___1__h3157;
  tUInt32 DEF_result___1__h3150;
  tUInt32 DEF_result___1__h3033;
  tUInt32 DEF_result___1__h3022;
  tUInt32 DEF_result___1__h3010;
  tUInt32 DEF_result___1__h2964;
  tUInt32 DEF_result___1__h2947;
  tUInt32 DEF__theResult____h2583;
  tUInt32 DEF_rv___1_rd_val__h3511;
  tUInt32 DEF_x1_avValue_rd_val__h3536;
  tUInt32 DEF_addr_byte__h3592;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199;
  tUInt32 DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d213;
  tUInt32 DEF_rv___1_rd_val__h3516;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b1___d204;
  tUInt32 DEF_load_data__h3461;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b10___d190;
  tUInt32 DEF_rv___1_rd_val__h3523;
  tUInt32 DEF_rv___1_rd_val__h3528;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1___d188;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198;
  tUInt64 DEF_s3_reg_ex_mem_84_BITS_4_TO_0_53_CONCAT_s3_reg__ETC___d267;
  tUInt64 DEF_IF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_T_ETC___d270;
  tUInt8 DEF_s2_reg_branch_BIT_32___d2;
  tUInt8 DEF_s4_reg_mem_wb_73_BIT_37___d274;
  tUInt8 DEF_s1_reg_if_id_8_BIT_31___d59;
  tUInt8 DEF_s3_reg_ex_mem_84_BIT_5___d205;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_6_TO_5___d200;
  tUInt8 DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187;
  tUInt8 DEF_f3__h1693;
  tUInt8 DEF_f3__h2518;
  tUInt8 DEF__read_rd__h4801;
  tUInt8 DEF_x__h1987;
  tUInt8 DEF_rd__h3366;
  tUInt8 DEF_x__h2762;
  tUInt8 DEF_x__h2968;
  tUInt8 DEF_rd__h2516;
  tUInt8 DEF_op__h1692;
  tUInt8 DEF_x__h2031;
  tUInt8 DEF_f7__h2519;
  tUInt8 DEF_op__h2517;
  tUInt8 DEF_x__h3655;
  tUInt8 DEF_x__h4186;
  tUInt8 DEF_x__h4242;
  tUInt8 DEF_x__h4284;
  tUInt32 DEF_x__h2011;
  tUInt32 DEF_imm12_S__h2521;
  tUInt32 DEF_imm12_I__h2520;
  tUInt32 DEF_decoded_instr_imm20_U__h1717;
  tUInt32 DEF_v__h1456;
  tUInt32 DEF__read_rd_val__h4802;
  tUInt32 DEF__read_instr__h1670;
  tUInt32 DEF_x__h1976;
  tUInt32 DEF__read_val__h3313;
  tUInt32 DEF__read_rs2_val__h2453;
  tUInt32 DEF__read_rs1_val__h2452;
  tUInt32 DEF_pc__h2512;
  tUInt32 DEF_v__h1441;
  tUInt8 DEF_x__h1593;
  tUInt32 DEF_i__h1594;
  tUInt8 DEF_x__h1595;
  tUInt32 DEF_i__h1614;
  tUInt8 DEF_x__h1615;
  tUInt32 DEF_i__h1617;
  tUInt8 DEF_x__h1618;
  tUInt8 DEF_x__h3483;
  tUInt8 DEF_x__h3484;
  tUInt8 DEF_x__h3485;
  tUInt32 DEF__read_addr__h3314;
  tUInt8 DEF_x__h3486;
  tUInt8 DEF_rs1__h1690;
  tUInt32 DEF_x__h1829;
  tUInt8 DEF_rs2__h1691;
  tUInt32 DEF_x__h1850;
  tUInt32 DEF_v__h1485;
  tUInt64 DEF_s2_reg_branch___d1;
  tUInt64 DEF_s4_reg_mem_wb___d273;
  tUInt64 DEF_s1_reg_if_id___d18;
  tUInt8 DEF_f3__h3367;
  DEF_s2_reg_id_ex___d79 = INST_s2_reg_id_ex.METH_read();
  DEF_s3_reg_ex_mem___d184 = INST_s3_reg_ex_mem.METH_read();
  DEF_f3__h3367 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(2u, 7u, 3u);
  DEF_s1_reg_if_id___d18 = INST_s1_reg_if_id.METH_read();
  DEF_s4_reg_mem_wb___d273 = INST_s4_reg_mem_wb.METH_read();
  DEF_v__h1485 = INST_s1_reg_pc.METH_read();
  DEF_s2_reg_branch___d1 = INST_s2_reg_branch.METH_read();
  DEF_rs2__h1691 = (tUInt8)((tUInt8)31u & (DEF_s1_reg_if_id___d18 >> 20u));
  DEF_x__h1850 = INST_regfile_regfile.METH_sub(DEF_rs2__h1691);
  DEF_rs1__h1690 = (tUInt8)((tUInt8)31u & (DEF_s1_reg_if_id___d18 >> 15u));
  DEF_x__h1829 = INST_regfile_regfile.METH_sub(DEF_rs1__h1690);
  DEF_b__h4939 = INST_step.METH_read();
  DEF__read_addr__h3314 = primExtract32(32u, 106u, DEF_s3_reg_ex_mem___d184, 32u, 36u, 32u, 5u);
  DEF_x__h3486 = INST_s4_dmem0.METH_sub(DEF__read_addr__h3314);
  DEF_x__h3485 = INST_s4_dmem1.METH_sub(DEF__read_addr__h3314);
  DEF_x__h3484 = INST_s4_dmem2.METH_sub(DEF__read_addr__h3314);
  DEF_x__h3483 = INST_s4_dmem3.METH_sub(DEF__read_addr__h3314);
  DEF_pc__h2512 = primExtract32(32u, 236u, DEF_s2_reg_id_ex___d79, 32u, 235u, 32u, 204u);
  DEF__read_rs1_val__h2452 = DEF_s2_reg_id_ex___d79.get_whole_word(1u);
  DEF__read_rs2_val__h2453 = DEF_s2_reg_id_ex___d79.get_whole_word(0u);
  DEF__read_val__h3313 = primExtract32(32u, 106u, DEF_s3_reg_ex_mem___d184, 32u, 68u, 32u, 37u);
  DEF__read_instr__h1670 = (tUInt32)(DEF_s1_reg_if_id___d18);
  DEF_x__h1976 = (tUInt32)(DEF_s1_reg_if_id___d18 >> 32u);
  DEF__read_rd_val__h4802 = (tUInt32)(DEF_s4_reg_mem_wb___d273);
  DEF_v__h1456 = (tUInt32)(DEF_s2_reg_branch___d1);
  DEF_decoded_instr_imm20_U__h1717 = (tUInt32)(1048575u & (DEF_s1_reg_if_id___d18 >> 12u));
  DEF_imm12_I__h2520 = DEF_s2_reg_id_ex___d79.get_bits_in_word32(4u, 10u, 12u);
  DEF_x__h2011 = (tUInt32)(4095u & (DEF_s1_reg_if_id___d18 >> 20u));
  DEF_imm12_S__h2521 = primExtract32(12u, 236u, DEF_s2_reg_id_ex___d79, 32u, 137u, 32u, 126u);
  DEF_x__h4284 = primExtract8(8u, 106u, DEF_s3_reg_ex_mem___d184, 32u, 68u, 32u, 61u);
  DEF_x__h4242 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(1u, 21u, 8u);
  DEF_x__h4186 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(1u, 13u, 8u);
  DEF_x__h3655 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(1u, 5u, 8u);
  DEF_f7__h2519 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(5u, 0u, 7u);
  DEF_op__h2517 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(6u, 5u, 7u);
  DEF_x__h2031 = (tUInt8)((tUInt8)127u & (DEF_s1_reg_if_id___d18 >> 25u));
  DEF_op__h1692 = (tUInt8)((tUInt8)127u & DEF_s1_reg_if_id___d18);
  DEF_rd__h2516 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(6u, 0u, 5u);
  DEF_x__h2968 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(4u, 10u, 5u);
  DEF_rd__h3366 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(0u, 0u, 5u);
  DEF_x__h2762 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(0u, 0u, 5u);
  DEF_x__h1987 = (tUInt8)((tUInt8)31u & (DEF_s1_reg_if_id___d18 >> 7u));
  DEF__read_rd__h4801 = (tUInt8)((tUInt8)31u & (DEF_s4_reg_mem_wb___d273 >> 32u));
  DEF_f3__h2518 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(5u, 7u, 3u);
  DEF_f3__h1693 = (tUInt8)((tUInt8)7u & (DEF_s1_reg_if_id___d18 >> 12u));
  DEF_s3_reg_ex_mem_84_BITS_6_TO_5___d200 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(0u, 5u, 2u);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(2u, 5u, 2u);
  DEF_s3_reg_ex_mem_84_BIT_5___d205 = DEF_s3_reg_ex_mem___d184.get_bits_in_word8(0u, 5u, 1u);
  DEF_s1_reg_if_id_8_BIT_31___d59 = (tUInt8)((tUInt8)1u & (DEF_s1_reg_if_id___d18 >> 31u));
  DEF_s4_reg_mem_wb_73_BIT_37___d274 = (tUInt8)(DEF_s4_reg_mem_wb___d273 >> 37u);
  DEF_s2_reg_branch_BIT_32___d2 = (tUInt8)(DEF_s2_reg_branch___d1 >> 32u);
  DEF_v__h1441 = DEF_s2_reg_branch_BIT_32___d2 ? DEF_v__h1456 : DEF_v__h1485;
  DEF_i__h1617 = DEF_v__h1441 + 3u;
  DEF_x__h1618 = INST_s1_imem.METH_sub(DEF_i__h1617);
  DEF_i__h1614 = DEF_v__h1441 + 2u;
  DEF_x__h1615 = INST_s1_imem.METH_sub(DEF_i__h1614);
  DEF_i__h1594 = DEF_v__h1441 + 1u;
  DEF_x__h1595 = INST_s1_imem.METH_sub(DEF_i__h1594);
  DEF_x__h1593 = INST_s1_imem.METH_sub(DEF_v__h1441);
  DEF_s3_reg_ex_mem_84_BITS_4_TO_0_53_CONCAT_s3_reg__ETC___d267 = 137438953471llu & ((((tUInt64)(DEF_rd__h3366)) << 32u) | (tUInt64)(DEF__read_val__h3313));
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187 == (tUInt8)2u;
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1___d188 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187 == (tUInt8)1u;
  DEF_rv___1_rd_val__h3523 = (tUInt32)(DEF_x__h3486);
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b10___d190 = DEF_f3__h3367 == (tUInt8)2u;
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b1___d204 = DEF_f3__h3367 == (tUInt8)1u;
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 = DEF_f3__h3367 == (tUInt8)0u;
  DEF_addr_byte__h3592 = primShiftR32(32u, 32u, (tUInt32)(DEF__read_addr__h3314), 32u, 2u);
  DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d213 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 ? DEF_addr_byte__h3592 : DEF__read_addr__h3314;
  DEF_rv___1_rd_val__h3511 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h3486));
  DEF_result___1__h2964 = primShiftL32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2452),
				       5u,
				       (tUInt8)(DEF_x__h2968));
  DEF_result___1__h3061 = primShiftRA32(32u,
					32u,
					(tUInt32)(DEF__read_rs1_val__h2452),
					5u,
					(tUInt8)(DEF_x__h2968));
  DEF_result___1__h3104 = primShiftR32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2452),
				       5u,
				       (tUInt8)(DEF_x__h2968));
  DEF_result___1__h2805 = primSLT8(1u,
				   32u,
				   (tUInt32)(DEF__read_rs1_val__h2452),
				   32u,
				   (tUInt32)(DEF__read_rs2_val__h2453)) ? 1u : 0u;
  DEF_result___1__h2747 = DEF__read_rs1_val__h2452 + DEF__read_rs2_val__h2453;
  DEF_result___1__h2753 = DEF__read_rs1_val__h2452 - DEF__read_rs2_val__h2453;
  DEF_result___1__h2759 = primShiftL32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2452),
				       5u,
				       (tUInt8)(DEF_x__h2762));
  DEF_result___1__h2814 = DEF__read_rs1_val__h2452 < DEF__read_rs2_val__h2453 ? 1u : 0u;
  DEF_result___1__h2823 = DEF__read_rs1_val__h2452 ^ DEF__read_rs2_val__h2453;
  DEF_result___1__h2828 = primShiftR32(32u,
				       32u,
				       (tUInt32)(DEF__read_rs1_val__h2452),
				       5u,
				       (tUInt8)(DEF_x__h2762));
  DEF_result___1__h2874 = primShiftRA32(32u,
					32u,
					(tUInt32)(DEF__read_rs1_val__h2452),
					5u,
					(tUInt8)(DEF_x__h2762));
  DEF_result___1__h2921 = DEF__read_rs1_val__h2452 | DEF__read_rs2_val__h2453;
  DEF_result___1__h2926 = DEF__read_rs1_val__h2452 & DEF__read_rs2_val__h2453;
  DEF_x__h2511 = DEF_pc__h2512;
  DEF__theResult___snd_val__h2631 = DEF__read_rs2_val__h2453;
  DEF__theResult___snd_val__h2637 = DEF__theResult___snd_val__h2631;
  DEF_rs2_val__h1695 = DEF_rs2__h1691 == (tUInt8)0u ? 0u : DEF_x__h1850;
  DEF_rs1_val__h1694 = DEF_rs1__h1690 == (tUInt8)0u ? 0u : DEF_x__h1829;
  DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d235 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 ? DEF_x__h3655 : DEF_x__h4284;
  DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d229 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 ? DEF_x__h3655 : DEF_x__h4242;
  DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d220 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 ? DEF_x__h3655 : DEF_x__h4186;
  DEF_x1_avValue_rd__h3535 = DEF_rd__h3366;
  DEF_x_rd__h2651 = DEF_rd__h2516;
  DEF_x_f3__h2647 = DEF_f3__h2518;
  switch (DEF_op__h2517) {
  case (tUInt8)19u:
  case (tUInt8)51u:
    DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d100 = (tUInt8)0u;
    break;
  case (tUInt8)3u:
    DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d100 = (tUInt8)1u;
    break;
  case (tUInt8)35u:
    DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d100 = (tUInt8)2u;
    break;
  default:
    DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d100 = (tUInt8)3u;
  }
  DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d32 = DEF_rs1_val__h1694 == DEF_rs2_val__h1695;
  DEF_x__h2741 = 1023u & ((((tUInt32)(DEF_f7__h2519)) << 3u) | (tUInt32)(DEF_f3__h2518));
  switch (DEF_x__h2741) {
  case 0u:
    DEF__theResult____h2567 = DEF_result___1__h2747;
    break;
  case 256u:
    DEF__theResult____h2567 = DEF_result___1__h2753;
    break;
  case 1u:
    DEF__theResult____h2567 = DEF_result___1__h2759;
    break;
  case 2u:
    DEF__theResult____h2567 = DEF_result___1__h2805;
    break;
  case 3u:
    DEF__theResult____h2567 = DEF_result___1__h2814;
    break;
  case 4u:
    DEF__theResult____h2567 = DEF_result___1__h2823;
    break;
  case 5u:
    DEF__theResult____h2567 = DEF_result___1__h2828;
    break;
  case 261u:
    DEF__theResult____h2567 = DEF_result___1__h2874;
    break;
  case 6u:
    DEF__theResult____h2567 = DEF_result___1__h2921;
    break;
  default:
    DEF__theResult____h2567 = DEF_result___1__h2926;
  }
  DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d36 = primSLT8(1u,
									  32u,
									  (tUInt32)(DEF_rs1_val__h1694),
									  32u,
									  (tUInt32)(DEF_rs2_val__h1695));
  switch (DEF_f3__h1693) {
  case (tUInt8)0u:
    DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48 = DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d32;
    break;
  case (tUInt8)1u:
    DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48 = !DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d32;
    break;
  case (tUInt8)4u:
    DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48 = DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d36;
    break;
  case (tUInt8)5u:
    DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48 = !DEF_IF_s1_reg_if_id_8_BITS_19_TO_15_4_EQ_0_5_THEN__ETC___d36;
    break;
  case (tUInt8)6u:
    DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48 = DEF_rs1_val__h1694 < DEF_rs2_val__h1695;
    break;
  default:
    DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48 = DEF_f3__h1693 == (tUInt8)7u && DEF_rs1_val__h1694 <= DEF_rs2_val__h1695;
  }
  DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011___d21 = DEF_op__h1692 == (tUInt8)99u;
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d231 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 && DEF_s3_reg_ex_mem_84_BITS_6_TO_5___d200 == (tUInt8)3u;
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d222 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 && DEF_s3_reg_ex_mem_84_BITS_6_TO_5___d200 == (tUInt8)2u;
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d216 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 && DEF_s3_reg_ex_mem_84_BITS_6_TO_5___d200 == (tUInt8)1u;
  DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d202 = DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 && DEF_s3_reg_ex_mem_84_BITS_6_TO_5___d200 == (tUInt8)0u;
  DEF_s4_reg_mem_wb_73_BIT_37_74_AND_NOT_s4_reg_mem__ETC___d279 = DEF_s4_reg_mem_wb_73_BIT_37___d274 && !(DEF__read_rd__h4801 == (tUInt8)0u);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d239 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d231;
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d238 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d222;
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d237 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d216;
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d236 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d202;
  DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99___d203 = !DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199;
  DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d225 = DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99___d203 && ((DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b1___d204 && DEF_s3_reg_ex_mem_84_BIT_5___d205) || DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b10___d190);
  DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d209 = DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99___d203 && ((DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b1___d204 && !DEF_s3_reg_ex_mem_84_BIT_5___d205) || DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b10___d190);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d233 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d231 || DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d225);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d227 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d222 || DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d225);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d211 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d202 || DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d209);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d218 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2___d198 && (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_AN_ETC___d216 || DEF_NOT_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_9_ETC___d209);
  DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_AND__ETC___d191 = DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1___d188 && DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b10___d190;
  DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d49 = DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011___d21 && DEF_IF_s1_reg_if_id_8_BITS_14_TO_12_2_EQ_0b0_3_THE_ETC___d48;
  DEF_NOT_s2_reg_branch_BIT_32___d3 = !DEF_s2_reg_branch_BIT_32___d2;
  DEF_s4_dmem1_sub_s3_reg_ex_mem_84_BITS_36_TO_5_85__ETC___d196 = 65535u & ((((tUInt32)(DEF_x__h3485)) << 8u) | (tUInt32)(DEF_x__h3486));
  DEF_rv___1_rd_val__h3528 = DEF_s4_dmem1_sub_s3_reg_ex_mem_84_BITS_36_TO_5_85__ETC___d196;
  DEF_load_data__h3461 = ((((tUInt32)(DEF_x__h3483)) << 24u) | (((tUInt32)(DEF_x__h3484)) << 16u)) | DEF_s4_dmem1_sub_s3_reg_ex_mem_84_BITS_36_TO_5_85__ETC___d196;
  DEF_rv___1_rd_val__h3516 = primSignExt32(32u,
					   16u,
					   (tUInt32)(DEF_s4_dmem1_sub_s3_reg_ex_mem_84_BITS_36_TO_5_85__ETC___d196));
  switch (DEF_f3__h3367) {
  case (tUInt8)0u:
    DEF_x1_avValue_rd_val__h3536 = DEF_rv___1_rd_val__h3511;
    break;
  case (tUInt8)1u:
    DEF_x1_avValue_rd_val__h3536 = DEF_rv___1_rd_val__h3516;
    break;
  case (tUInt8)2u:
    DEF_x1_avValue_rd_val__h3536 = DEF_load_data__h3461;
    break;
  case (tUInt8)4u:
    DEF_x1_avValue_rd_val__h3536 = DEF_rv___1_rd_val__h3523;
    break;
  case (tUInt8)5u:
    DEF_x1_avValue_rd_val__h3536 = DEF_rv___1_rd_val__h3528;
    break;
  default:
    DEF_x1_avValue_rd_val__h3536 = DEF__read_val__h3313;
  }
  switch (DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187) {
  case (tUInt8)1u:
    DEF_IF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_T_ETC___d270 = 137438953471llu & ((((tUInt64)(DEF_x1_avValue_rd__h3535)) << 32u) | (tUInt64)(DEF_x1_avValue_rd_val__h3536));
    break;
  default:
    DEF_IF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_T_ETC___d270 = DEF_s3_reg_ex_mem_84_BITS_4_TO_0_53_CONCAT_s3_reg__ETC___d267;
  }
  DEF_b__h3208 = primSignExt32(32u, 12u, (tUInt32)(DEF_imm12_S__h2521));
  DEF_addr___1__h2610 = DEF__read_rs1_val__h2452 + DEF_b__h3208;
  DEF__theResult___snd_addr__h2632 = DEF_addr___1__h2610;
  DEF__0_CONCAT_s2_reg_id_ex_9_BITS_149_TO_138_37___d147 = DEF_imm12_I__h2520;
  DEF_result___1__h3022 = DEF__read_rs1_val__h2452 < DEF__0_CONCAT_s2_reg_id_ex_9_BITS_149_TO_138_37___d147 ? 1u : 0u;
  DEF_result___1__h3033 = DEF__read_rs1_val__h2452 ^ DEF__0_CONCAT_s2_reg_id_ex_9_BITS_149_TO_138_37___d147;
  DEF_result___1__h3150 = DEF__read_rs1_val__h2452 | DEF__0_CONCAT_s2_reg_id_ex_9_BITS_149_TO_138_37___d147;
  DEF_result___1__h3157 = DEF__read_rs1_val__h2452 & DEF__0_CONCAT_s2_reg_id_ex_9_BITS_149_TO_138_37___d147;
  DEF_b__h2953 = primSignExt32(32u, 12u, (tUInt32)(DEF_imm12_I__h2520));
  DEF_result___1__h2947 = DEF__read_rs1_val__h2452 + DEF_b__h2953;
  DEF_result___1__h3010 = primSLT8(1u,
				   32u,
				   (tUInt32)(DEF__read_rs1_val__h2452),
				   32u,
				   (tUInt32)(DEF_b__h2953)) ? 1u : 0u;
  switch (DEF_f3__h2518) {
  case (tUInt8)0u:
    DEF__theResult____h2583 = DEF_result___1__h2947;
    break;
  case (tUInt8)1u:
    DEF__theResult____h2583 = DEF_result___1__h2964;
    break;
  case (tUInt8)2u:
    DEF__theResult____h2583 = DEF_result___1__h3010;
    break;
  case (tUInt8)3u:
    DEF__theResult____h2583 = DEF_result___1__h3022;
    break;
  case (tUInt8)4u:
    DEF__theResult____h2583 = DEF_result___1__h3033;
    break;
  case (tUInt8)5u:
    DEF__theResult____h2583 = DEF_s2_reg_id_ex___d79.get_bits_in_word8(4u,
								       20u,
								       1u) ? DEF_result___1__h3061 : DEF_result___1__h3104;
    break;
  case (tUInt8)6u:
    DEF__theResult____h2583 = DEF_result___1__h3150;
    break;
  default:
    DEF__theResult____h2583 = DEF_result___1__h3157;
  }
  DEF__theResult___snd_addr__h2638 = DEF_op__h2517 == (tUInt8)3u ? DEF_result___1__h2947 : DEF__theResult___snd_addr__h2632;
  DEF_x__h3183 = DEF__theResult___snd_addr__h2638;
  switch (DEF_op__h2517) {
  case (tUInt8)51u:
    DEF_x__h2737 = DEF__theResult____h2567;
    break;
  case (tUInt8)19u:
    DEF_x__h2737 = DEF__theResult____h2583;
    break;
  default:
    DEF_x__h2737 = DEF__theResult___snd_val__h2637;
  }
  DEF_step_80_PLUS_1___d281 = DEF_b__h4939 + 1u;
  DEF_x__h1557 = DEF_v__h1441 + 4u;
  DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182.set_bits_in_word((tUInt8)127u & ((DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d100 << 5u) | (tUInt8)(DEF_x__h2737 >> 27u)),
										 2u,
										 0u,
										 7u).set_whole_word((((tUInt32)(134217727u & DEF_x__h2737)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h3183 >> 27u)),
												    1u).set_whole_word((((tUInt32)(134217727u & DEF_x__h3183)) << 5u) | (tUInt32)(DEF_x_rd__h2651),
														       0u);
  DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183.set_bits_in_word((tUInt32)(DEF_x__h2511 >> 22u),
										 3u,
										 0u,
										 10u).set_whole_word(((((tUInt32)(4194303u & DEF_x__h2511)) << 10u) | (((tUInt32)(DEF_x_f3__h2647)) << 7u)) | (tUInt32)(DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182.get_bits_in_word8(2u,
																																			0u,
																																			7u)),
												     2u).set_whole_word(DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182.get_whole_word(1u),
															1u).set_whole_word(DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182.get_whole_word(0u),
																	   0u);
  DEF_decoded_instr_funct10__h1713 = 1023u & ((((tUInt32)(DEF_x__h2031)) << 3u) | (tUInt32)(DEF_f3__h1693));
  DEF_x__h2111 = 4095u & ((((tUInt32)(DEF_x__h2031)) << 5u) | (tUInt32)(DEF_x__h1987));
  DEF_decoded_instr_imm13_SB__h1716 = 8191u & (((((((tUInt32)(DEF_s1_reg_if_id_8_BIT_31___d59)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_s1_reg_if_id___d18 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_s1_reg_if_id___d18 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_s1_reg_if_id___d18 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h1588 = (((((tUInt32)(DEF_x__h1593)) << 24u) | (((tUInt32)(DEF_x__h1595)) << 16u)) | (((tUInt32)(DEF_x__h1615)) << 8u)) | (tUInt32)(DEF_x__h1618);
  DEF_IF_s2_reg_branch_BIT_32_THEN_s2_reg_branch_BIT_ETC___d17 = (((tUInt64)(DEF_x__h1557)) << 32u) | (tUInt64)(DEF_x__h1588);
  DEF_decoded_instr_imm21_UJ__h1718 = 2097151u & (((((((tUInt32)(DEF_s1_reg_if_id_8_BIT_31___d59)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_s1_reg_if_id___d18 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_s1_reg_if_id___d18 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_s1_reg_if_id___d18 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73.set_bits_in_word((tUInt32)(DEF_x__h2111 >> 2u),
										2u,
										0u,
										10u).set_whole_word(((((tUInt32)((tUInt8)((tUInt8)3u & DEF_x__h2111))) << 30u) | (DEF_decoded_instr_imm13_SB__h1716 << 17u)) | (tUInt32)(DEF_decoded_instr_imm20_U__h1717 >> 3u),
												    1u).set_whole_word(((((tUInt32)((tUInt8)((tUInt8)7u & DEF_decoded_instr_imm20_U__h1717))) << 29u) | (DEF_decoded_instr_imm21_UJ__h1718 << 8u)) | (tUInt32)((tUInt8)((tUInt8)255u & (DEF_s1_reg_if_id___d18 >> 20u))),
														       0u);
  DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74.set_whole_word(((DEF_decoded_instr_funct10__h1713 << 22u) | (DEF_x__h2011 << 10u)) | DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73.get_bits_in_word32(2u,
																												    0u,
																												    10u),
									      2u).set_whole_word(DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73.get_whole_word(1u),
												 1u).set_whole_word(DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73.get_whole_word(0u),
														    0u);
  DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75.build_concat(576460752303423487llu & (((((((tUInt64)(DEF_rs2__h1691)) << 54u) | (((tUInt64)(DEF_x__h2011)) << 42u)) | (((tUInt64)(DEF_f3__h1693)) << 39u)) | (((tUInt64)(DEF_x__h2031)) << 32u)) | (tUInt64)(DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74.get_whole_word(2u))),
									    64u,
									    59u).set_whole_word(DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74.get_whole_word(1u),
												1u).set_whole_word(DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74.get_whole_word(0u),
														   0u);
  DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76.build_concat(17592186044415llu & ((((((tUInt64)(DEF_op__h1692)) << 37u) | (((tUInt64)(DEF_x__h1987)) << 32u)) | (((tUInt64)(DEF_rs1__h1690)) << 27u)) | (tUInt64)(DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75.get_bits_in_word32(3u,
																																						 0u,
																																						 27u))),
									    96u,
									    44u).set_whole_word(DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75.get_whole_word(2u),
												2u).set_whole_word(DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75.get_whole_word(1u),
														   1u).set_whole_word(DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75.get_whole_word(0u),
																      0u);
  DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78.set_bits_in_word((tUInt32)(DEF_x__h1976 >> 20u),
										7u,
										0u,
										12u).set_whole_word((((tUInt32)(1048575u & DEF_x__h1976)) << 12u) | DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76.get_bits_in_word32(4u,
																												    0u,
																												    12u),
												    6u).set_whole_word(DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76.get_whole_word(3u),
														       5u).set_whole_word(DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76.get_whole_word(2u),
																	  4u).set_whole_word(DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76.get_whole_word(1u),
																			     3u).build_concat(bs_wide_tmp(96u).set_whole_word(DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76.get_whole_word(0u),
																									      2u).set_whole_word(DEF_rs1_val__h1694,
																												 1u).set_whole_word(DEF_rs2_val__h1695,
																														    0u),
																					      0u,
																					      96u);
  DEF_NOT_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_3_40__ETC___d272 = 274877906943llu & ((((tUInt64)(!(DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187 == (tUInt8)3u) && (DEF_s3_reg_ex_mem_84_BITS_70_TO_69___d187 == (tUInt8)0u || (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1___d188 && (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0___d199 || (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b1___d204 || (DEF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b10___d190 || (DEF_f3__h3367 == (tUInt8)4u || DEF_f3__h3367 == (tUInt8)5u)))))))) << 37u) | DEF_IF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_T_ETC___d270);
  DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d50 = 8589934591llu & ((((tUInt64)(DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d49)) << 32u) | (tUInt64)(2863311530u));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_7);
    dollar_display(sim_hdl, this, "s", &__str_literal_8);
    dollar_display(sim_hdl, this, "s,1", &__str_literal_9, DEF_s2_reg_branch_BIT_32___d2);
    if (DEF_s2_reg_branch_BIT_32___d2)
      dollar_display(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_s2_reg_branch_BIT_32___d3)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_v__h1441);
  }
  INST_s1_reg_pc.METH_write(DEF_x__h1557);
  INST_s1_reg_if_id.METH_write(DEF_IF_s2_reg_branch_BIT_32_THEN_s2_reg_branch_BIT_ETC___d17);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_13);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_14, DEF__read_instr__h1670);
    if (DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011___d21)
      dollar_display(sim_hdl, this, "s", &__str_literal_15);
    dollar_display(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_16,
		   DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d49);
  }
  INST_s2_reg_branch.METH_write(DEF_s1_reg_if_id_8_BITS_6_TO_0_0_EQ_0b1100011_1_AN_ETC___d50);
  INST_s2_reg_id_ex.METH_write(DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_17);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_18, DEF__read_rs1_val__h2452);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_19, DEF__read_rs2_val__h2453);
  }
  INST_s3_reg_ex_mem.METH_write(DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_20);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_21, DEF__read_addr__h3314);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_22, DEF__read_val__h3313);
    if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_1_88_AND__ETC___d191)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32",
		     &__str_literal_23,
		     DEF__read_addr__h3314,
		     DEF_load_data__h3461);
  }
  if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d211)
    INST_s4_dmem0.METH_upd(DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d213, DEF_x__h3655);
  if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d218)
    INST_s4_dmem1.METH_upd(DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d213,
			   DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d220);
  if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d227)
    INST_s4_dmem2.METH_upd(DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d213,
			   DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d229);
  if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d233)
    INST_s4_dmem3.METH_upd(DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d213,
			   DEF_IF_s3_reg_ex_mem_84_BITS_73_TO_71_89_EQ_0b0_99_ETC___d235);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d236)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_24, DEF_addr_byte__h3592, DEF_x__h3655);
    if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d237)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_25, DEF_addr_byte__h3592, DEF_x__h3655);
    if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d238)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_26, DEF_addr_byte__h3592, DEF_x__h3655);
    if (DEF_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_2_98_AND__ETC___d239)
      dollar_display(sim_hdl, this, "s,32,8", &__str_literal_27, DEF_addr_byte__h3592, DEF_x__h3655);
  }
  INST_s4_reg_mem_wb.METH_write(DEF_NOT_s3_reg_ex_mem_84_BITS_70_TO_69_87_EQ_3_40__ETC___d272);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_28);
    dollar_display(sim_hdl, this, "s,1", &__str_literal_29, DEF_s4_reg_mem_wb_73_BIT_37___d274);
    dollar_display(sim_hdl,
		   this,
		   "s,32,5",
		   &__str_literal_30,
		   DEF__read_rd_val__h4802,
		   DEF__read_rd__h4801);
  }
  if (DEF_s4_reg_mem_wb_73_BIT_37_74_AND_NOT_s4_reg_mem__ETC___d279)
    INST_regfile_regfile.METH_upd(DEF__read_rd__h4801, DEF__read_rd_val__h4802);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_s4_reg_mem_wb_73_BIT_37___d274)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_31,
		     DEF__read_rd_val__h4802,
		     DEF__read_rd__h4801);
  INST_step.METH_write(DEF_step_80_PLUS_1___d281);
}

void MOD_mkTestbench_pipe::RL_done()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_finish(sim_hdl, "32", 1u);
}


/* Methods */


/* Reset routines */

void MOD_mkTestbench_pipe::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_step.reset_RST(ARG_rst_in);
  INST_s1_reg_pc.reset_RST(ARG_rst_in);
  INST_regfile_flag.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestbench_pipe::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestbench_pipe::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_regfile_flag.dump_state(indent + 2u);
  INST_regfile_regfile.dump_state(indent + 2u);
  INST_s1_imem.dump_state(indent + 2u);
  INST_s1_reg_if_id.dump_state(indent + 2u);
  INST_s1_reg_pc.dump_state(indent + 2u);
  INST_s2_reg_branch.dump_state(indent + 2u);
  INST_s2_reg_id_ex.dump_state(indent + 2u);
  INST_s3_reg_ex_mem.dump_state(indent + 2u);
  INST_s4_dmem0.dump_state(indent + 2u);
  INST_s4_dmem1.dump_state(indent + 2u);
  INST_s4_dmem2.dump_state(indent + 2u);
  INST_s4_dmem3.dump_state(indent + 2u);
  INST_s4_reg_mem_wb.dump_state(indent + 2u);
  INST_step.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestbench_pipe::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 29u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_pipe", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183", 106u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_pipe", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h4939", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75", 123u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78", 236u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76", 140u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s2_reg_id_ex___d79", 236u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s3_reg_ex_mem___d184", 106u);
  num = INST_regfile_flag.dump_VCD_defs(num);
  num = INST_regfile_regfile.dump_VCD_defs(num);
  num = INST_s1_imem.dump_VCD_defs(num);
  num = INST_s1_reg_if_id.dump_VCD_defs(num);
  num = INST_s1_reg_pc.dump_VCD_defs(num);
  num = INST_s2_reg_branch.dump_VCD_defs(num);
  num = INST_s2_reg_id_ex.dump_VCD_defs(num);
  num = INST_s3_reg_ex_mem.dump_VCD_defs(num);
  num = INST_s4_dmem0.dump_VCD_defs(num);
  num = INST_s4_dmem1.dump_VCD_defs(num);
  num = INST_s4_dmem2.dump_VCD_defs(num);
  num = INST_s4_dmem3.dump_VCD_defs(num);
  num = INST_s4_reg_mem_wb.dump_VCD_defs(num);
  num = INST_step.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestbench_pipe::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTestbench_pipe &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTestbench_pipe::vcd_defs(tVCDDumpType dt, MOD_mkTestbench_pipe &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 123u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 236u);
    vcd_write_x(sim_hdl, num++, 140u);
    vcd_write_x(sim_hdl, num++, 236u);
    vcd_write_x(sim_hdl, num++, 106u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_done) != DEF_CAN_FIRE_RL_done)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_done, 1u);
	backing.DEF_CAN_FIRE_RL_done = DEF_CAN_FIRE_RL_done;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_pipe) != DEF_CAN_FIRE_RL_pipe)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_pipe, 1u);
	backing.DEF_CAN_FIRE_RL_pipe = DEF_CAN_FIRE_RL_pipe;
      }
      ++num;
      if ((backing.DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182) != DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182, 71u);
	backing.DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182 = DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182;
      }
      ++num;
      if ((backing.DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183) != DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183, 106u);
	backing.DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183 = DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_done) != DEF_WILL_FIRE_RL_done)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_done, 1u);
	backing.DEF_WILL_FIRE_RL_done = DEF_WILL_FIRE_RL_done;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_pipe) != DEF_WILL_FIRE_RL_pipe)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_pipe, 1u);
	backing.DEF_WILL_FIRE_RL_pipe = DEF_WILL_FIRE_RL_pipe;
      }
      ++num;
      if ((backing.DEF_b__h4939) != DEF_b__h4939)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h4939, 32u);
	backing.DEF_b__h4939 = DEF_b__h4939;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75) != DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75, 123u);
	backing.DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75 = DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73) != DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73, 74u);
	backing.DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73 = DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74) != DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74, 96u);
	backing.DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74 = DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78) != DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78, 236u);
	backing.DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78 = DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78;
      }
      ++num;
      if ((backing.DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76) != DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76)
      {
	vcd_write_val(sim_hdl, num, DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76, 140u);
	backing.DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76 = DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76;
      }
      ++num;
      if ((backing.DEF_s2_reg_id_ex___d79) != DEF_s2_reg_id_ex___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_s2_reg_id_ex___d79, 236u);
	backing.DEF_s2_reg_id_ex___d79 = DEF_s2_reg_id_ex___d79;
      }
      ++num;
      if ((backing.DEF_s3_reg_ex_mem___d184) != DEF_s3_reg_ex_mem___d184)
      {
	vcd_write_val(sim_hdl, num, DEF_s3_reg_ex_mem___d184, 106u);
	backing.DEF_s3_reg_ex_mem___d184 = DEF_s3_reg_ex_mem___d184;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_done, 1u);
      backing.DEF_CAN_FIRE_RL_done = DEF_CAN_FIRE_RL_done;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_pipe, 1u);
      backing.DEF_CAN_FIRE_RL_pipe = DEF_CAN_FIRE_RL_pipe;
      vcd_write_val(sim_hdl, num++, DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182, 71u);
      backing.DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182 = DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d182;
      vcd_write_val(sim_hdl, num++, DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183, 106u);
      backing.DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183 = DEF_IF_s2_reg_id_ex_9_BITS_203_TO_197_2_EQ_0b11001_ETC___d183;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_done, 1u);
      backing.DEF_WILL_FIRE_RL_done = DEF_WILL_FIRE_RL_done;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_pipe, 1u);
      backing.DEF_WILL_FIRE_RL_pipe = DEF_WILL_FIRE_RL_pipe;
      vcd_write_val(sim_hdl, num++, DEF_b__h4939, 32u);
      backing.DEF_b__h4939 = DEF_b__h4939;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75, 123u);
      backing.DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75 = DEF_s1_reg_if_id_8_BITS_24_TO_20_8_CONCAT_s1_reg_i_ETC___d75;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73, 74u);
      backing.DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73 = DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74, 96u);
      backing.DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74 = DEF_s1_reg_if_id_8_BITS_31_TO_25_5_CONCAT_s1_reg_i_ETC___d74;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78, 236u);
      backing.DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78 = DEF_s1_reg_if_id_8_BITS_63_TO_32_1_CONCAT_s1_reg_i_ETC___d78;
      vcd_write_val(sim_hdl, num++, DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76, 140u);
      backing.DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76 = DEF_s1_reg_if_id_8_BITS_6_TO_0_0_CONCAT_s1_reg_if__ETC___d76;
      vcd_write_val(sim_hdl, num++, DEF_s2_reg_id_ex___d79, 236u);
      backing.DEF_s2_reg_id_ex___d79 = DEF_s2_reg_id_ex___d79;
      vcd_write_val(sim_hdl, num++, DEF_s3_reg_ex_mem___d184, 106u);
      backing.DEF_s3_reg_ex_mem___d184 = DEF_s3_reg_ex_mem___d184;
    }
}

void MOD_mkTestbench_pipe::vcd_prims(tVCDDumpType dt, MOD_mkTestbench_pipe &backing)
{
  INST_regfile_flag.dump_VCD(dt, backing.INST_regfile_flag);
  INST_regfile_regfile.dump_VCD(dt, backing.INST_regfile_regfile);
  INST_s1_imem.dump_VCD(dt, backing.INST_s1_imem);
  INST_s1_reg_if_id.dump_VCD(dt, backing.INST_s1_reg_if_id);
  INST_s1_reg_pc.dump_VCD(dt, backing.INST_s1_reg_pc);
  INST_s2_reg_branch.dump_VCD(dt, backing.INST_s2_reg_branch);
  INST_s2_reg_id_ex.dump_VCD(dt, backing.INST_s2_reg_id_ex);
  INST_s3_reg_ex_mem.dump_VCD(dt, backing.INST_s3_reg_ex_mem);
  INST_s4_dmem0.dump_VCD(dt, backing.INST_s4_dmem0);
  INST_s4_dmem1.dump_VCD(dt, backing.INST_s4_dmem1);
  INST_s4_dmem2.dump_VCD(dt, backing.INST_s4_dmem2);
  INST_s4_dmem3.dump_VCD(dt, backing.INST_s4_dmem3);
  INST_s4_reg_mem_wb.dump_VCD(dt, backing.INST_s4_reg_mem_wb);
  INST_step.dump_VCD(dt, backing.INST_step);
}
