{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466683712808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466683712808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 09:08:32 2016 " "Processing started: Thu Jun 23 09:08:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466683712808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466683712808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1_2 -c part1_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1_2 -c part1_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466683712809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466683713216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1_2-Structural " "Found design unit 1: part1_2-Structural" {  } { { "part1_2.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/part1_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466683713758 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1_2 " "Found entity 1: part1_2" {  } { { "part1_2.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/part1_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466683713758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466683713758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipf-Behavior " "Found design unit 1: dflipf-Behavior" {  } { { "dflipf.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dflipf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466683713762 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipf " "Found entity 1: dflipf" {  } { { "dflipf.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dflipf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466683713762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466683713762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dla-Structural " "Found design unit 1: dla-Structural" {  } { { "dla.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dla.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466683713765 ""} { "Info" "ISGN_ENTITY_NAME" "1 dla " "Found entity 1: dla" {  } { { "dla.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dla.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466683713765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466683713765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1_2 " "Elaborating entity \"part1_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466683713801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipf dflipf:y0 " "Elaborating entity \"dflipf\" for hierarchy \"dflipf:y0\"" {  } { { "part1_2.vhd" "y0" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/part1_2.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466683713823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dla dflipf:y0\|dla:m1 " "Elaborating entity \"dla\" for hierarchy \"dflipf:y0\|dla:m1\"" {  } { { "dflipf.vhd" "m1" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dflipf.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466683713825 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dflipf:y0\|dla:m1\|S_g " "Logic cell \"dflipf:y0\|dla:m1\|S_g\"" {  } { { "dla.vhd" "S_g" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dla.vhd" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466683714390 ""} { "Info" "ISCL_SCL_CELL_NAME" "dflipf:y0\|dla:m1\|R_g " "Logic cell \"dflipf:y0\|dla:m1\|R_g\"" {  } { { "dla.vhd" "R_g" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part1_2/dla.vhd" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466683714390 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1466683714390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466683714807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466683714807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466683714876 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466683714876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466683714876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466683714876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466683714945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 09:08:34 2016 " "Processing ended: Thu Jun 23 09:08:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466683714945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466683714945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466683714945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466683714945 ""}
