---
block/ADC:
  description: Analog-to-digital converter
  items:
    - name: SR
      description: status register
      byte_offset: 0
      fieldset: SR
    - name: CR1
      description: control register 1
      byte_offset: 4
      fieldset: CR1
    - name: CR2
      description: control register 2
      byte_offset: 8
      fieldset: CR2
    - name: SMPR1
      description: sample time register 1
      byte_offset: 12
      fieldset: SMPR1
    - name: SMPR2
      description: sample time register 2
      byte_offset: 16
      fieldset: SMPR2
    - name: JOFR
      description: injected channel data offset register x
      array:
        len: 4
        stride: 4
      byte_offset: 20
      fieldset: JOFR
    - name: HTR
      description: watchdog higher threshold register
      byte_offset: 36
      fieldset: HTR
    - name: LTR
      description: watchdog lower threshold register
      byte_offset: 40
      fieldset: LTR
    - name: SQR1
      description: regular sequence register 1
      byte_offset: 44
      fieldset: SQR1
    - name: SQR2
      description: regular sequence register 2
      byte_offset: 48
      fieldset: SQR2
    - name: SQR3
      description: regular sequence register 3
      byte_offset: 52
      fieldset: SQR3
    - name: JSQR
      description: injected sequence register
      byte_offset: 56
      fieldset: JSQR
    - name: JDR
      description: injected data register x
      array:
        len: 4
        stride: 4
      byte_offset: 60
      access: Read
      fieldset: JDR
    - name: DR
      description: regular data register
      byte_offset: 76
      access: Read
      fieldset: DR
fieldset/CR1:
  description: control register 1
  fields:
    - name: AWDCH
      description: Analog watchdog channel select bits
      bit_offset: 0
      bit_size: 5
    - name: EOCIE
      description: Interrupt enable for EOC
      bit_offset: 5
      bit_size: 1
      enum: EOCIE
    - name: AWDIE
      description: Analog watchdog interrupt enable
      bit_offset: 6
      bit_size: 1
      enum: AWDIE
    - name: JEOCIE
      description: Interrupt enable for injected channels
      bit_offset: 7
      bit_size: 1
      enum: JEOCIE
    - name: SCAN
      description: Scan mode
      bit_offset: 8
      bit_size: 1
      enum: SCAN
    - name: AWDSGL
      description: Enable the watchdog on a single channel in scan mode
      bit_offset: 9
      bit_size: 1
      enum: AWDSGL
    - name: JAUTO
      description: Automatic injected group conversion
      bit_offset: 10
      bit_size: 1
      enum: JAUTO
    - name: DISCEN
      description: Discontinuous mode on regular channels
      bit_offset: 11
      bit_size: 1
      enum: DISCEN
    - name: JDISCEN
      description: Discontinuous mode on injected channels
      bit_offset: 12
      bit_size: 1
      enum: JDISCEN
    - name: DISCNUM
      description: Discontinuous mode channel count
      bit_offset: 13
      bit_size: 3
    - name: JAWDEN
      description: Analog watchdog enable on injected channels
      bit_offset: 22
      bit_size: 1
      enum: JAWDEN
    - name: AWDEN
      description: Analog watchdog enable on regular channels
      bit_offset: 23
      bit_size: 1
      enum: AWDEN
    - name: RES
      description: Resolution
      bit_offset: 24
      bit_size: 2
      enum: RES
    - name: OVRIE
      description: Overrun interrupt enable
      bit_offset: 26
      bit_size: 1
      enum: OVRIE
fieldset/CR2:
  description: control register 2
  fields:
    - name: ADON
      description: A/D Converter ON / OFF
      bit_offset: 0
      bit_size: 1
      enum: ADON
    - name: CONT
      description: Continuous conversion
      bit_offset: 1
      bit_size: 1
      enum: CONT
    - name: DMA
      description: Direct memory access mode (for single ADC mode)
      bit_offset: 8
      bit_size: 1
      enum: DMA
    - name: DDS
      description: DMA disable selection (for single ADC mode)
      bit_offset: 9
      bit_size: 1
      enum: DDS
    - name: EOCS
      description: End of conversion selection
      bit_offset: 10
      bit_size: 1
      enum: EOCS
    - name: ALIGN
      description: Data alignment
      bit_offset: 11
      bit_size: 1
      enum: ALIGN
    - name: JEXTSEL
      description: External event select for injected group
      bit_offset: 16
      bit_size: 4
      enum: JEXTSEL
    - name: JEXTEN
      description: External trigger enable for injected channels
      bit_offset: 20
      bit_size: 2
      enum: JEXTEN
    - name: JSWSTART
      description: Start conversion of injected channels
      bit_offset: 22
      bit_size: 1
      enum_write: JSWSTARTW
    - name: EXTSEL
      description: External event select for regular group
      bit_offset: 24
      bit_size: 4
      enum: EXTSEL
    - name: EXTEN
      description: External trigger enable for regular channels
      bit_offset: 28
      bit_size: 2
      enum: EXTEN
    - name: SWSTART
      description: Start conversion of regular channels
      bit_offset: 30
      bit_size: 1
      enum_write: SWSTARTW
fieldset/DR:
  description: regular data register
  fields:
    - name: DATA
      description: Regular data
      bit_offset: 0
      bit_size: 16
fieldset/HTR:
  description: watchdog higher threshold register
  fields:
    - name: HT
      description: Analog watchdog higher threshold
      bit_offset: 0
      bit_size: 12
fieldset/JDR:
  description: injected data register x
  fields:
    - name: JDATA
      description: Injected data
      bit_offset: 0
      bit_size: 16
fieldset/JOFR:
  description: injected channel data offset register x
  fields:
    - name: JOFFSET
      description: Data offset for injected channel x
      bit_offset: 0
      bit_size: 12
fieldset/JSQR:
  description: injected sequence register
  fields:
    - name: JSQ
      description: 1st conversion in injected sequence
      bit_offset: 0
      bit_size: 5
      array:
        len: 4
        stride: 5
    - name: JL
      description: Injected sequence length
      bit_offset: 20
      bit_size: 2
fieldset/LTR:
  description: watchdog lower threshold register
  fields:
    - name: LT
      description: Analog watchdog lower threshold
      bit_offset: 0
      bit_size: 12
fieldset/SMPR1:
  description: sample time register 1
  fields:
    - name: SMP
      description: Channel 10 sampling time selection
      bit_offset: 0
      bit_size: 3
      array:
        len: 9
        stride: 3
      enum: SMP
    - name: SMPx_x
      description: Sample time bits
      bit_offset: 0
      bit_size: 32
      enum: SMPR_SMPx_x
fieldset/SMPR2:
  description: sample time register 2
  fields:
    - name: SMP
      description: Channel 0 sampling time selection
      bit_offset: 0
      bit_size: 3
      array:
        len: 10
        stride: 3
      enum: SMP
    - name: SMPx_x
      description: Sample time bits
      bit_offset: 0
      bit_size: 32
      enum: SMPR_SMPx_x
fieldset/SQR1:
  description: regular sequence register 1
  fields:
    - name: SQ
      description: 13th conversion in regular sequence
      bit_offset: 0
      bit_size: 5
      array:
        len: 4
        stride: 5
    - name: L
      description: Regular channel sequence length
      bit_offset: 20
      bit_size: 4
fieldset/SQR2:
  description: regular sequence register 2
  fields:
    - name: SQ
      description: 7th conversion in regular sequence
      bit_offset: 0
      bit_size: 5
      array:
        len: 6
        stride: 5
fieldset/SQR3:
  description: regular sequence register 3
  fields:
    - name: SQ
      description: 1st conversion in regular sequence
      bit_offset: 0
      bit_size: 5
      array:
        len: 6
        stride: 5
fieldset/SR:
  description: status register
  fields:
    - name: AWD
      description: Analog watchdog flag
      bit_offset: 0
      bit_size: 1
      enum: AWD
    - name: EOC
      description: Regular channel end of conversion
      bit_offset: 1
      bit_size: 1
      enum: EOC
    - name: JEOC
      description: Injected channel end of conversion
      bit_offset: 2
      bit_size: 1
      enum: JEOC
    - name: JSTRT
      description: Injected channel start flag
      bit_offset: 3
      bit_size: 1
      enum: JSTRT
    - name: STRT
      description: Regular channel start flag
      bit_offset: 4
      bit_size: 1
      enum: STRT
    - name: OVR
      description: Overrun
      bit_offset: 5
      bit_size: 1
      enum: OVR
enum/ADON:
  bit_size: 1
  variants:
    - name: Disabled
      description: Disable ADC conversion and go to power down mode
      value: 0
    - name: Enabled
      description: Enable ADC
      value: 1
enum/ALIGN:
  bit_size: 1
  variants:
    - name: Right
      description: Right alignment
      value: 0
    - name: Left
      description: Left alignment
      value: 1
enum/AWD:
  bit_size: 1
  variants:
    - name: NoEvent
      description: No analog watchdog event occurred
      value: 0
    - name: Event
      description: Analog watchdog event occurred
      value: 1
enum/AWDEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Analog watchdog disabled on regular channels
      value: 0
    - name: Enabled
      description: Analog watchdog enabled on regular channels
      value: 1
enum/AWDIE:
  bit_size: 1
  variants:
    - name: Disabled
      description: Analogue watchdog interrupt disabled
      value: 0
    - name: Enabled
      description: Analogue watchdog interrupt enabled
      value: 1
enum/AWDSGL:
  bit_size: 1
  variants:
    - name: AllChannels
      description: Analog watchdog enabled on all channels
      value: 0
    - name: SingleChannel
      description: Analog watchdog enabled on a single channel
      value: 1
enum/CONT:
  bit_size: 1
  variants:
    - name: Single
      description: Single conversion mode
      value: 0
    - name: Continuous
      description: Continuous conversion mode
      value: 1
enum/DDS:
  bit_size: 1
  variants:
    - name: Single
      description: No new DMA request is issued after the last transfer
      value: 0
    - name: Continuous
      description: DMA requests are issued as long as data are converted and DMA=1
      value: 1
enum/DISCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Discontinuous mode on regular channels disabled
      value: 0
    - name: Enabled
      description: Discontinuous mode on regular channels enabled
      value: 1
enum/DMA:
  bit_size: 1
  variants:
    - name: Disabled
      description: DMA mode disabled
      value: 0
    - name: Enabled
      description: DMA mode enabled
      value: 1
enum/EOC:
  bit_size: 1
  variants:
    - name: NotComplete
      description: Conversion is not complete
      value: 0
    - name: Complete
      description: Conversion complete
      value: 1
enum/EOCIE:
  bit_size: 1
  variants:
    - name: Disabled
      description: EOC interrupt disabled
      value: 0
    - name: Enabled
      description: EOC interrupt enabled
      value: 1
enum/EOCS:
  bit_size: 1
  variants:
    - name: EachSequence
      description: The EOC bit is set at the end of each sequence of regular conversions
      value: 0
    - name: EachConversion
      description: The EOC bit is set at the end of each regular conversion
      value: 1
enum/EXTEN:
  bit_size: 2
  variants:
    - name: Disabled
      description: Trigger detection disabled
      value: 0
    - name: RisingEdge
      description: Trigger detection on the rising edge
      value: 1
    - name: FallingEdge
      description: Trigger detection on the falling edge
      value: 2
    - name: BothEdges
      description: Trigger detection on both the rising and falling edges
      value: 3
enum/EXTSEL:
  bit_size: 4
  variants:
    - name: TIM1CC1
      description: Timer 1 CC1 event
      value: 0
    - name: TIM1CC2
      description: Timer 1 CC2 event
      value: 1
    - name: TIM1CC3
      description: Timer 1 CC3 event
      value: 2
    - name: TIM2CC2
      description: Timer 2 CC2 event
      value: 3
    - name: TIM2CC3
      description: Timer 2 CC3 event
      value: 4
    - name: TIM2CC4
      description: Timer 2 CC4 event
      value: 5
    - name: TIM2TRGO
      description: Timer 2 TRGO event
      value: 6
enum/JAUTO:
  bit_size: 1
  variants:
    - name: Disabled
      description: Automatic injected group conversion disabled
      value: 0
    - name: Enabled
      description: Automatic injected group conversion enabled
      value: 1
enum/JAWDEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Analog watchdog disabled on injected channels
      value: 0
    - name: Enabled
      description: Analog watchdog enabled on injected channels
      value: 1
enum/JDISCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Discontinuous mode on injected channels disabled
      value: 0
    - name: Enabled
      description: Discontinuous mode on injected channels enabled
      value: 1
enum/JEOC:
  bit_size: 1
  variants:
    - name: NotComplete
      description: Conversion is not complete
      value: 0
    - name: Complete
      description: Conversion complete
      value: 1
enum/JEOCIE:
  bit_size: 1
  variants:
    - name: Disabled
      description: JEOC interrupt disabled
      value: 0
    - name: Enabled
      description: JEOC interrupt enabled
      value: 1
enum/JEXTEN:
  bit_size: 2
  variants:
    - name: Disabled
      description: Trigger detection disabled
      value: 0
    - name: RisingEdge
      description: Trigger detection on the rising edge
      value: 1
    - name: FallingEdge
      description: Trigger detection on the falling edge
      value: 2
    - name: BothEdges
      description: Trigger detection on both the rising and falling edges
      value: 3
enum/JEXTSEL:
  bit_size: 4
  variants:
    - name: TIM1TRGO
      description: Timer 1 TRGO event
      value: 0
    - name: TIM1CC4
      description: Timer 1 CC4 event
      value: 1
    - name: TIM2TRGO
      description: Timer 2 TRGO event
      value: 2
    - name: TIM2CC1
      description: Timer 2 CC1 event
      value: 3
    - name: TIM3CC4
      description: Timer 3 CC4 event
      value: 4
    - name: TIM4TRGO
      description: Timer 4 TRGO event
      value: 5
    - name: TIM8CC4
      description: Timer 8 CC4 event
      value: 7
    - name: TIM1TRGO2
      description: Timer 1 TRGO(2) event
      value: 8
    - name: TIM8TRGO
      description: Timer 8 TRGO event
      value: 9
    - name: TIM8TRGO2
      description: Timer 8 TRGO(2) event
      value: 10
    - name: TIM3CC3
      description: Timer 3 CC3 event
      value: 11
    - name: TIM5TRGO
      description: Timer 5 TRGO event
      value: 12
    - name: TIM3CC1
      description: Timer 3 CC1 event
      value: 13
    - name: TIM6TRGO
      description: Timer 6 TRGO event
      value: 14
enum/JSTRT:
  bit_size: 1
  variants:
    - name: NotStarted
      description: No injected channel conversion started
      value: 0
    - name: Started
      description: Injected channel conversion has started
      value: 1
enum/JSWSTARTW:
  bit_size: 1
  variants:
    - name: Start
      description: Starts conversion of injected channels
      value: 1
enum/OVR:
  bit_size: 1
  variants:
    - name: NoOverrun
      description: No overrun occurred
      value: 0
    - name: Overrun
      description: Overrun occurred
      value: 1
enum/OVRIE:
  bit_size: 1
  variants:
    - name: Disabled
      description: Overrun interrupt disabled
      value: 0
    - name: Enabled
      description: Overrun interrupt enabled
      value: 1
enum/RES:
  bit_size: 2
  variants:
    - name: TwelveBit
      description: 12-bit (15 ADCCLK cycles)
      value: 0
    - name: TenBit
      description: 10-bit (13 ADCCLK cycles)
      value: 1
    - name: EightBit
      description: 8-bit (11 ADCCLK cycles)
      value: 2
    - name: SixBit
      description: 6-bit (9 ADCCLK cycles)
      value: 3
enum/SCAN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Scan mode disabled
      value: 0
    - name: Enabled
      description: Scan mode enabled
      value: 1
enum/SMP:
  bit_size: 3
  variants:
    - name: Cycles3
      description: 3 cycles
      value: 0
    - name: Cycles15
      description: 15 cycles
      value: 1
    - name: Cycles28
      description: 28 cycles
      value: 2
    - name: Cycles56
      description: 56 cycles
      value: 3
    - name: Cycles84
      description: 84 cycles
      value: 4
    - name: Cycles112
      description: 112 cycles
      value: 5
    - name: Cycles144
      description: 144 cycles
      value: 6
    - name: Cycles480
      description: 480 cycles
      value: 7
enum/SMPR_SMPx_x:
  bit_size: 32
  variants:
    - name: Cycles3
      description: 3 cycles
      value: 0
    - name: Cycles15
      description: 15 cycles
      value: 1
    - name: Cycles28
      description: 28 cycles
      value: 2
    - name: Cycles56
      description: 56 cycles
      value: 3
    - name: Cycles84
      description: 84 cycles
      value: 4
    - name: Cycles112
      description: 112 cycles
      value: 5
    - name: Cycles144
      description: 144 cycles
      value: 6
    - name: Cycles480
      description: 480 cycles
      value: 7
enum/STRT:
  bit_size: 1
  variants:
    - name: NotStarted
      description: No regular channel conversion started
      value: 0
    - name: Started
      description: Regular channel conversion has started
      value: 1
enum/SWSTARTW:
  bit_size: 1
  variants:
    - name: Start
      description: Starts conversion of regular channels
      value: 1
