Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Oct  7 20:03:52 2019
| Host         : ZPCX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project3_top_control_sets_placed.rpt
| Design       : project3_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   345 |
| Unused register locations in slices containing registers |   725 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3330 |         1202 |
| No           | No                    | Yes                    |             229 |           73 |
| No           | Yes                   | No                     |             787 |          281 |
| Yes          | No                    | No                     |            3139 |          832 |
| Yes          | No                    | Yes                    |             217 |           56 |
| Yes          | Yes                   | No                     |             997 |          318 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                                                                              Enable Signal                                                                                                                                              |                                                                                                                                                    Set/Reset Signal                                                                                                                                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                   |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                   |                1 |              1 |
| ~proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                         | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                              |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                             |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                    |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                                     |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                    |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                      | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                            |                1 |              1 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                      | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                            |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                   |                1 |              1 |
| ~proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                  | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                                |                1 |              1 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                   | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                          |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                   |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                        | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                            |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  | ll_dac_gen/lrck_sig0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                            |                1 |              1 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                1 |              2 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                            |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                       |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                       |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                            |                1 |              2 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                3 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                |                1 |              3 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                            | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                                             |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                             |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                         |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                                                                                                      |                3 |              4 |
| ~proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                         | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_gpio_dds_resetn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                        |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                               | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                 |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                                                 |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                4 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_gpio_dds_resetn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | proc_system_gen/axi_gpio_dds_resetn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                          |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_gpio_dds_resetn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | proc_system_gen/axi_gpio_dds_resetn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                           |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                             | ila_inst/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                                                         |                2 |              4 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                            | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                          | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                         |                2 |              5 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                   | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                1 |              5 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                                                                   |                1 |              5 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/rst_Clk_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                        |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              5 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                                                                                                                                         | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                                                                                                                                             |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                            |                2 |              6 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                   |                1 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                3 |              6 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                           |                1 |              6 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/rst_Clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                          | proc_system_gen/rst_Clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                  |                1 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                2 |              6 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                2 |              6 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                          | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                1 |              6 |
|  GCLK_IBUF_BUFG                                                  | ll_dac_gen/E[0]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                | ila_inst/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                            |                2 |              7 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                   | ila_inst/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                 |                2 |              7 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                   |                3 |              7 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                       | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                2 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                 | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                        | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                3 |              8 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                            |                                                                                                                                                                                                                                                                                                                        |                7 |              8 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                   |                2 |              8 |
|  proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |              8 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                 |                4 |              8 |
| ~proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                      |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                     | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                3 |              8 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                2 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                3 |              9 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                4 |              9 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                 | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                    |                2 |             10 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                                                                                                                                         | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                                                                                                                                                                                        |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                          |                3 |             10 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                        |                5 |             10 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]_0                                                                                                                                                                                                                                      |                8 |             11 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                     | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                3 |             11 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                      |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                 |                2 |             12 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                 |                3 |             12 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                              |                7 |             13 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | SW0_IBUF                                                                                                                                                                                                                                                                                                               |                6 |             13 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                     |                5 |             13 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |                3 |             13 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                               | ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                        |                4 |             13 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[12]                                                                                                                                                                                                                      |                4 |             13 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                9 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_25[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_31[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_31[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_30[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_31[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_29[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_29[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_28[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_30[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_29[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/we_flush                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[76]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_28[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_27[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_26[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_26[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_25[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_23[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_26[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_23[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_24[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/cntrl[0]_2[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/D[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                 |                3 |             16 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                                                                          | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_24[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_23[6]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_27[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_24[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                                                                      |                5 |             16 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                      |                7 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_30[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_1[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_gpio_dds_resetn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                           |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_27[3]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_1[8]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_1[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                 |                3 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |               13 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |                8 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_25[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                     |                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  fir2_clk_gen/aclk_BUFG                                          | fir_2_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_28[7]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                5 |             17 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                5 |             17 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                3 |             18 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                4 |             18 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                5 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             20 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                 | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                     |                6 |             22 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                         | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                                  |                5 |             23 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                6 |             25 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                    |                8 |             25 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                7 |             25 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |                5 |             25 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                6 |             25 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                9 |             25 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                5 |             25 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                9 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                                                                                 |                9 |             27 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST_reg[0][0]                                                                                                                                                                            | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             27 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |               10 |             27 |
|  GCLK_IBUF_BUFG                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                            |                9 |             31 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[28]_164[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[22]_170[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[13]_179[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[11]_181[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[49]_143[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[15]_177[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[56]_136[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[52]_140[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[38]_154[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[50]_142[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[39]_153[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[47]_145[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_188[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[46]_146[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[18]_174[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[57]_135[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[14]_178[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[12]_180[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[58]_134[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[55]_137[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[19]_173[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | ll_dac_gen/data_bit_index[0]_i_1_n_0                                                                                                                                                                                                                                                                    | SW0_IBUF                                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                                             |               10 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[51]_141[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                      |               11 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[53]_139[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |               11 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[63]_129[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_184[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[62]_130[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[61]_131[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_185[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_186[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_183[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[41]_151[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[45]_147[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_182[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[34]_158[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[32]_160[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[44]_148[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[20]_172[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[36]_156[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[37]_155[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[27]_165[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[21]_171[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                        |               10 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_191[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[59]_133[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[23]_169[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[17]_175[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[48]_144[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[40]_152[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                9 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_190[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[25]_167[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[24]_168[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[60]_132[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[16]_176[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[35]_157[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[54]_138[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[31]_161[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[30]_162[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                   |               13 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                          |               15 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                    | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                8 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                             | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[26]_166[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                        | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               11 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_187[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                      |               12 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[43]_149[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_189[6]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                            | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[42]_150[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[29]_163[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/cntrl[33]_159[6]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                8 |             33 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                7 |             33 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                9 |             33 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                        |                6 |             33 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |               12 |             33 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | dds_comp_gen/U0/i_synth/sclr_i                                                                                                                                                                                                                                                                                         |                8 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                            |                9 |             34 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                        |               12 |             36 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               15 |             48 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | proc_system_gen/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |               12 |             48 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                        |               17 |             48 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               24 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               24 |             61 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                        |               10 |             75 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |               18 |             81 |
|  proc_system_gen/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               29 |             81 |
|  GCLK_IBUF_BUFG                                                  | ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                        |               29 |            103 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[34]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |               16 |            128 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               72 |            152 |
|  GCLK_IBUF_BUFG                                                  | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                               | proc_system_gen/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               89 |            218 |
|  fir2_clk_gen/aclk_BUFG                                          |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |              201 |            723 |
|  GCLK_IBUF_BUFG                                                  | fir_1_test/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/p_385_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                        |              402 |           1056 |
|  GCLK_IBUF_BUFG                                                  |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                        |             1504 |           4356 |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    20 |
| 2      |                    11 |
| 3      |                    15 |
| 4      |                    36 |
| 5      |                     6 |
| 6      |                    11 |
| 7      |                     5 |
| 8      |                    22 |
| 9      |                     3 |
| 10     |                     7 |
| 11     |                     2 |
| 12     |                     3 |
| 13     |                     7 |
| 16+    |                   197 |
+--------+-----------------------+


