Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Nov 18 23:29:29 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file lab8_2_1_timing_summary_routed.rpt -pb lab8_2_1_timing_summary_routed.pb -rpx lab8_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: init_min[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: init_min[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line17/Clk1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line19/CD/Clk1000Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 66 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.566        0.000                      0                  130        0.203        0.000                      0                  130        3.000        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.566        0.000                      0                  130        0.521        0.000                      0                  130       13.360        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.594        0.000                      0                  130        0.521        0.000                      0                  130       13.360        0.000                       0                    68  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.566        0.000                      0                  130        0.203        0.000                      0                  130  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.566        0.000                      0                  130        0.203        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.655ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line17/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.655    

Slack (MET) :             194.655ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line17/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line19/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line19/CD/n_reg_n_0_[1]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line19/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line19/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.876    -0.797    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[4]/Q
                         net (fo=2, routed)           0.370    -0.050    nolabel_line17/cnt_reg[4]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.065 r  nolabel_line17/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    nolabel_line17/cnt_reg[4]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105    -0.456    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.279ns (42.531%)  route 0.377ns (57.469%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.377    -0.019    nolabel_line19/CD/n_reg[8]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.096 r  nolabel_line19/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.096    nolabel_line19/CD/n_reg[8]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[19]/Q
                         net (fo=3, routed)           0.380    -0.040    nolabel_line17/cnt_reg[19]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.068 r  nolabel_line17/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.068    nolabel_line17/cnt_reg[16]_i_1_n_4
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.456    nolabel_line17/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[23]/Q
                         net (fo=2, routed)           0.380    -0.039    nolabel_line17/cnt_reg[23]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.069 r  nolabel_line17/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.069    nolabel_line17/cnt_reg[20]_i_1_n_4
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line17/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.428%)  route 0.389ns (58.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[17]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[17]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[16]_i_1_n_6
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.417%)  route 0.389ns (58.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[21]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[13]/Q
                         net (fo=2, routed)           0.391    -0.005    nolabel_line19/CD/n_reg[13]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.106 r  nolabel_line19/CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.106    nolabel_line19/CD/n_reg[12]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.092%)  route 0.388ns (60.908%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[31]/Q
                         net (fo=3, routed)           0.388    -0.031    nolabel_line17/cnt_reg[31]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.077 r  nolabel_line17/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.077    nolabel_line17/cnt_reg[28]_i_1_n_4
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line17/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.279ns (40.583%)  route 0.408ns (59.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.605    -0.559    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line19/CD/n_reg[28]/Q
                         net (fo=2, routed)           0.408     0.013    nolabel_line19/CD/n_reg[28]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.128 r  nolabel_line19/CD/n_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.128    nolabel_line19/CD/n_reg[28]_i_1_n_7
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.878    -0.795    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.425    nolabel_line19/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line16/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line16/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y96      nolabel_line17/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      nolabel_line17/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      nolabel_line17/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      nolabel_line17/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      nolabel_line17/Clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      nolabel_line17/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line16/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line16/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.594ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.164    nolabel_line19/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.164    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.594    

Slack (MET) :             194.594ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.164    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.164    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.594    

Slack (MET) :             194.594ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.164    nolabel_line19/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.164    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.594    

Slack (MET) :             194.594ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.164    nolabel_line19/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.164    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.594    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.288    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.288    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.288    nolabel_line17/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.288    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.288    nolabel_line17/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.288    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.288    nolabel_line17/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.288    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.684ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.264    nolabel_line17/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.684    

Slack (MET) :             194.684ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.264    nolabel_line17/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line19/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line19/CD/n_reg_n_0_[1]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line19/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line19/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.876    -0.797    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[4]/Q
                         net (fo=2, routed)           0.370    -0.050    nolabel_line17/cnt_reg[4]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.065 r  nolabel_line17/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    nolabel_line17/cnt_reg[4]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105    -0.456    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.279ns (42.531%)  route 0.377ns (57.469%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.377    -0.019    nolabel_line19/CD/n_reg[8]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.096 r  nolabel_line19/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.096    nolabel_line19/CD/n_reg[8]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[19]/Q
                         net (fo=3, routed)           0.380    -0.040    nolabel_line17/cnt_reg[19]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.068 r  nolabel_line17/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.068    nolabel_line17/cnt_reg[16]_i_1_n_4
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.456    nolabel_line17/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[23]/Q
                         net (fo=2, routed)           0.380    -0.039    nolabel_line17/cnt_reg[23]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.069 r  nolabel_line17/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.069    nolabel_line17/cnt_reg[20]_i_1_n_4
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line17/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.428%)  route 0.389ns (58.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[17]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[17]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[16]_i_1_n_6
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.417%)  route 0.389ns (58.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[21]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[13]/Q
                         net (fo=2, routed)           0.391    -0.005    nolabel_line19/CD/n_reg[13]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.106 r  nolabel_line19/CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.106    nolabel_line19/CD/n_reg[12]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line19/CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.092%)  route 0.388ns (60.908%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[31]/Q
                         net (fo=3, routed)           0.388    -0.031    nolabel_line17/cnt_reg[31]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.077 r  nolabel_line17/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.077    nolabel_line17/cnt_reg[28]_i_1_n_4
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line17/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.279ns (40.583%)  route 0.408ns (59.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.605    -0.559    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line19/CD/n_reg[28]/Q
                         net (fo=2, routed)           0.408     0.013    nolabel_line19/CD/n_reg[28]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.128 r  nolabel_line19/CD/n_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.128    nolabel_line19/CD/n_reg[28]_i_1_n_7
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.878    -0.795    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.425    nolabel_line19/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line16/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line16/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y96      nolabel_line17/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      nolabel_line17/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      nolabel_line17/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      nolabel_line17/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y95      nolabel_line17/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      nolabel_line17/Clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      nolabel_line17/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      nolabel_line17/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y95      nolabel_line17/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line17/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line16/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line16/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line16/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.655ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line17/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.655    

Slack (MET) :             194.655ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line17/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line19/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line19/CD/n_reg_n_0_[1]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line19/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line19/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.876    -0.797    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.110    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[4]/Q
                         net (fo=2, routed)           0.370    -0.050    nolabel_line17/cnt_reg[4]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.065 r  nolabel_line17/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    nolabel_line17/cnt_reg[4]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105    -0.139    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.279ns (42.531%)  route 0.377ns (57.469%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.377    -0.019    nolabel_line19/CD/n_reg[8]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.096 r  nolabel_line19/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.096    nolabel_line19/CD/n_reg[8]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[23]/Q
                         net (fo=2, routed)           0.380    -0.039    nolabel_line17/cnt_reg[23]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.069 r  nolabel_line17/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.069    nolabel_line17/cnt_reg[20]_i_1_n_4
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105    -0.138    nolabel_line17/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[19]/Q
                         net (fo=3, routed)           0.380    -0.040    nolabel_line17/cnt_reg[19]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.068 r  nolabel_line17/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.068    nolabel_line17/cnt_reg[16]_i_1_n_4
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.139    nolabel_line17/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.428%)  route 0.389ns (58.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[17]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[17]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[16]_i_1_n_6
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.417%)  route 0.389ns (58.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[21]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[13]/Q
                         net (fo=2, routed)           0.391    -0.005    nolabel_line19/CD/n_reg[13]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.106 r  nolabel_line19/CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.106    nolabel_line19/CD/n_reg[12]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.092%)  route 0.388ns (60.908%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[31]/Q
                         net (fo=3, routed)           0.388    -0.031    nolabel_line17/cnt_reg[31]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.077 r  nolabel_line17/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.077    nolabel_line17/cnt_reg[28]_i_1_n_4
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105    -0.138    nolabel_line17/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.279ns (40.583%)  route 0.408ns (59.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.605    -0.559    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line19/CD/n_reg[28]/Q
                         net (fo=2, routed)           0.408     0.013    nolabel_line19/CD/n_reg[28]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.128 r  nolabel_line19/CD/n_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.128    nolabel_line19/CD/n_reg[28]_i_1_n_7
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.878    -0.795    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.108    nolabel_line19/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[0]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[2]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.566ns  (required time - arrival time)
  Source:                 nolabel_line19/CD/n_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.356ns (30.936%)  route 3.027ns (69.064%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.726    -0.814    nolabel_line19/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line19/CD/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  nolabel_line19/CD/n_reg[25]/Q
                         net (fo=2, routed)           1.948     1.652    nolabel_line19/CD/n_reg[25]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124     1.776 r  nolabel_line19/CD/n1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    nolabel_line19/CD/n1_carry__1_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.177 r  nolabel_line19/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    nolabel_line19/CD/n1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.490 r  nolabel_line19/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.079     3.570    nolabel_line19/CD/n1_carry__2_n_4
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[3]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.706   198.136    nolabel_line19/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                194.566    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[5]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[6]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.597ns (36.076%)  route 2.830ns (63.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.400     3.611    nolabel_line17/clear
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.603   198.583    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
                         clock pessimism              0.601   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.607   198.260    nolabel_line17/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.655ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[24]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line17/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.655    

Slack (MET) :             194.655ns  (required time - arrival time)
  Source:                 nolabel_line17/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.597ns (36.329%)  route 2.799ns (63.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.724    -0.816    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  nolabel_line17/cnt_reg[7]/Q
                         net (fo=3, routed)           1.430     1.070    nolabel_line17/cnt_reg[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  nolabel_line17/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line17/cnt1_carry_i_7_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.744 r  nolabel_line17/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line17/cnt1_carry_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.858 r  nolabel_line17/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.858    nolabel_line17/cnt1_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.972 r  nolabel_line17/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line17/cnt1_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  nolabel_line17/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.369     3.580    nolabel_line17/clear
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          1.604   198.584    nolabel_line17/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line17/cnt_reg[25]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line17/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                194.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line19/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line19/CD/n_reg_n_0_[1]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line19/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line19/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.876    -0.797    nolabel_line19/CD/clk_out1
    SLICE_X2Y91          FDRE                                         r  nolabel_line19/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.110    nolabel_line19/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[4]/Q
                         net (fo=2, routed)           0.370    -0.050    nolabel_line17/cnt_reg[4]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.065 r  nolabel_line17/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    nolabel_line17/cnt_reg[4]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y93          FDRE                                         r  nolabel_line17/cnt_reg[4]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105    -0.139    nolabel_line17/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.279ns (42.531%)  route 0.377ns (57.469%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.377    -0.019    nolabel_line19/CD/n_reg[8]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.096 r  nolabel_line19/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.096    nolabel_line19/CD/n_reg[8]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line19/CD/n_reg[8]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[23]/Q
                         net (fo=2, routed)           0.380    -0.039    nolabel_line17/cnt_reg[23]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.069 r  nolabel_line17/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.069    nolabel_line17/cnt_reg[20]_i_1_n_4
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line17/cnt_reg[23]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.105    -0.138    nolabel_line17/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.249ns (39.560%)  route 0.380ns (60.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.603    -0.561    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line17/cnt_reg[19]/Q
                         net (fo=3, routed)           0.380    -0.040    nolabel_line17/cnt_reg[19]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.068 r  nolabel_line17/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.068    nolabel_line17/cnt_reg[16]_i_1_n_4
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.874    -0.799    nolabel_line17/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line17/cnt_reg[19]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.139    nolabel_line17/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.428%)  route 0.389ns (58.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[17]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[17]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[16]_i_1_n_6
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y95          FDRE                                         r  nolabel_line19/CD/n_reg[17]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[17]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.275ns (41.417%)  route 0.389ns (58.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.389    -0.007    nolabel_line19/CD/n_reg[21]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  nolabel_line19/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    nolabel_line19/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line19/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line19/CD/n_reg[13]/Q
                         net (fo=2, routed)           0.391    -0.005    nolabel_line19/CD/n_reg[13]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.106 r  nolabel_line19/CD/n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.106    nolabel_line19/CD/n_reg[12]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.877    -0.796    nolabel_line19/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line19/CD/n_reg[13]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line19/CD/n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line17/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line17/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.249ns (39.092%)  route 0.388ns (60.908%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.604    -0.560    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line17/cnt_reg[31]/Q
                         net (fo=3, routed)           0.388    -0.031    nolabel_line17/cnt_reg[31]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.077 r  nolabel_line17/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.077    nolabel_line17/cnt_reg[28]_i_1_n_4
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.875    -0.798    nolabel_line17/clk_out1
    SLICE_X4Y99          FDRE                                         r  nolabel_line17/cnt_reg[31]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105    -0.138    nolabel_line17/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line19/CD/n_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/CD/n_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.279ns (40.583%)  route 0.408ns (59.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.605    -0.559    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line19/CD/n_reg[28]/Q
                         net (fo=2, routed)           0.408     0.013    nolabel_line19/CD/n_reg[28]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.128 r  nolabel_line19/CD/n_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.128    nolabel_line19/CD/n_reg[28]_i_1_n_7
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line16/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line16/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line16/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line16/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line16/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line16/inst/clkout1_buf/O
                         net (fo=66, routed)          0.878    -0.795    nolabel_line19/CD/clk_out1
    SLICE_X2Y98          FDRE                                         r  nolabel_line19/CD/n_reg[28]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.108    nolabel_line19/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.236    





