{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715717459003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715717459003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 14:10:58 2024 " "Processing started: Tue May 14 14:10:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715717459003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717459003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AEX -c AEX " "Command: quartus_map --read_settings_files=on --write_settings_files=off AEX -c AEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717459004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715717459340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715717459341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sepasm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sepasm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEPASM-BEAS " "Found design unit 1: SEPASM-BEAS" {  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465452 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEPASM " "Found entity 1: SEPASM" {  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sepaudc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sepaudc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEPAUDC-BEAS " "Found design unit 1: SEPAUDC-BEAS" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465454 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEPAUDC " "Found entity 1: SEPAUDC" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECO1-BEAS " "Found design unit 1: DECO1-BEAS" {  } { { "DECO1.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECO1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465455 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECO1 " "Found entity 1: DECO1" {  } { { "DECO1.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECO1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decofin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decofin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOFIN-BEAS " "Found design unit 1: DECOFIN-BEAS" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465457 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOFIN " "Found entity 1: DECOFIN" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-BEAS " "Found design unit 1: FSM-BEAS" {  } { { "FSM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465459 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AEX " "Found entity 1: AEX" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM2-BEAS " "Found design unit 1: FSM2-BEAS" {  } { { "FSM2.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/FSM2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465462 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM2 " "Found entity 1: FSM2" {  } { { "FSM2.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/FSM2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RANDOM-BEAS " "Found design unit 1: RANDOM-BEAS" {  } { { "RANDOM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/RANDOM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465464 ""} { "Info" "ISGN_ENTITY_NAME" "1 RANDOM " "Found entity 1: RANDOM" {  } { { "RANDOM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/RANDOM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-BEAS " "Found design unit 1: divf-BEAS" {  } { { "divf.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/divf.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465466 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-BEAS " "Found design unit 1: rx_uart-BEAS" {  } { { "rx_uart.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/rx_uart.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465468 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "rx_uart.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/rx_uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decc-BEAS " "Found design unit 1: decc-BEAS" {  } { { "decc.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/decc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465469 ""} { "Info" "ISGN_ENTITY_NAME" "1 decc " "Found entity 1: decc" {  } { { "decc.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/decc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decasc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decasc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECASC-BEAS " "Found design unit 1: DECASC-BEAS" {  } { { "DECASC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECASC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465471 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECASC " "Found entity 1: DECASC" {  } { { "DECASC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECASC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASM-CMJY " "Found design unit 1: ASM-CMJY" {  } { { "ASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/ASM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASM " "Found entity 1: ASM" {  } { { "ASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/ASM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM-BEAS " "Found design unit 1: SUM-BEAS" {  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465474 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM " "Found entity 1: SUM" {  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AEX " "Elaborating entity \"AEX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715717465564 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[9..0\] R9..0 " "Converted element name(s) from \"R\[9..0\]\" to \"R9..0\"" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465565 ""}  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[9..0\] R19..0 " "Converted element name(s) from \"R1\[9..0\]\" to \"R19..0\"" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465565 ""}  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[9..0\] R29..0 " "Converted element name(s) from \"R2\[9..0\]\" to \"R29..0\"" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465565 ""}  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[9..0\] R39..0 " "Converted element name(s) from \"R3\[9..0\]\" to \"R39..0\"" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465565 ""}  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DECO1 inst4 " "Block or symbol \"DECO1\" of instance \"inst4\" overlaps another block or symbol" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 368 1128 1312 448 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "SEPASM inst21 " "Block or symbol \"SEPASM\" of instance \"inst21\" overlaps another block or symbol" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 272 440 624 384 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DECASC inst1 " "Block or symbol \"DECASC\" of instance \"inst1\" overlaps another block or symbol" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 736 576 768 816 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DECO1 inst9 " "Block or symbol \"DECO1\" of instance \"inst9\" overlaps another block or symbol" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 736 888 1072 816 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DECASC inst11 " "Block or symbol \"DECASC\" of instance \"inst11\" overlaps another block or symbol" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 592 576 768 672 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DECO1 inst14 " "Block or symbol \"DECO1\" of instance \"inst14\" overlaps another block or symbol" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 592 880 1064 672 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715717465565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart rx_uart:inst17 " "Elaborating entity \"rx_uart\" for hierarchy \"rx_uart:inst17\"" {  } { { "AEX.bdf" "inst17" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 416 80 248 528 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOFIN DECOFIN:inst19 " "Elaborating entity \"DECOFIN\" for hierarchy \"DECOFIN:inst19\"" {  } { { "AEX.bdf" "inst19" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 232 1128 1280 376 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 DECOFIN.vhd(11) " "VHDL Process Statement warning at DECOFIN.vhd(11): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S2 DECOFIN.vhd(11) " "VHDL Process Statement warning at DECOFIN.vhd(11): inferring latch(es) for signal or variable \"S2\", which holds its previous value in one or more paths through the process" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S3 DECOFIN.vhd(11) " "VHDL Process Statement warning at DECOFIN.vhd(11): inferring latch(es) for signal or variable \"S3\", which holds its previous value in one or more paths through the process" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S4 DECOFIN.vhd(11) " "VHDL Process Statement warning at DECOFIN.vhd(11): inferring latch(es) for signal or variable \"S4\", which holds its previous value in one or more paths through the process" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S5 DECOFIN.vhd(11) " "VHDL Process Statement warning at DECOFIN.vhd(11): inferring latch(es) for signal or variable \"S5\", which holds its previous value in one or more paths through the process" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5 DECOFIN.vhd(11) " "Inferred latch for \"S5\" at DECOFIN.vhd(11)" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4 DECOFIN.vhd(11) " "Inferred latch for \"S4\" at DECOFIN.vhd(11)" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465567 "|AEX|DECOFIN:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3 DECOFIN.vhd(11) " "Inferred latch for \"S3\" at DECOFIN.vhd(11)" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465568 "|AEX|DECOFIN:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 DECOFIN.vhd(11) " "Inferred latch for \"S2\" at DECOFIN.vhd(11)" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465568 "|AEX|DECOFIN:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 DECOFIN.vhd(11) " "Inferred latch for \"S1\" at DECOFIN.vhd(11)" {  } { { "DECOFIN.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/DECOFIN.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465568 "|AEX|DECOFIN:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst23 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst23\"" {  } { { "AEX.bdf" "inst23" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 664 864 400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divf divf:inst7 " "Elaborating entity \"divf\" for hierarchy \"divf:inst7\"" {  } { { "AEX.bdf" "inst7" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 200 464 632 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM SUM:inst " "Elaborating entity \"SUM\" for hierarchy \"SUM:inst\"" {  } { { "AEX.bdf" "inst" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 400 648 824 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1 SUM.vhd(13) " "Verilog HDL or VHDL warning at SUM.vhd(13): object \"F1\" assigned a value but never read" {  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715717465581 "|AEX|SUM:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F2 SUM.vhd(13) " "Verilog HDL or VHDL warning at SUM.vhd(13): object \"F2\" assigned a value but never read" {  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715717465581 "|AEX|SUM:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F3 SUM.vhd(13) " "Verilog HDL or VHDL warning at SUM.vhd(13): object \"F3\" assigned a value but never read" {  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715717465581 "|AEX|SUM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECASC DECASC:inst11 " "Elaborating entity \"DECASC\" for hierarchy \"DECASC:inst11\"" {  } { { "AEX.bdf" "inst11" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 592 576 768 672 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASM ASM:inst10 " "Elaborating entity \"ASM\" for hierarchy \"ASM:inst10\"" {  } { { "AEX.bdf" "inst10" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 648 328 520 760 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divf divf:inst16 " "Elaborating entity \"divf\" for hierarchy \"divf:inst16\"" {  } { { "AEX.bdf" "inst16" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 600 80 248 680 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEPASM SEPASM:inst21 " "Elaborating entity \"SEPASM\" for hierarchy \"SEPASM:inst21\"" {  } { { "AEX.bdf" "inst21" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 272 440 624 384 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANDOM RANDOM:inst3 " "Elaborating entity \"RANDOM\" for hierarchy \"RANDOM:inst3\"" {  } { { "AEX.bdf" "inst3" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 272 232 400 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO1 DECO1:inst6 " "Elaborating entity \"DECO1\" for hierarchy \"DECO1:inst6\"" {  } { { "AEX.bdf" "inst6" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 528 1128 1312 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEPAUDC SEPAUDC:inst20 " "Elaborating entity \"SEPAUDC\" for hierarchy \"SEPAUDC:inst20\"" {  } { { "AEX.bdf" "inst20" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 352 896 1056 464 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465587 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T SEPAUDC.vhd(16) " "VHDL Process Statement warning at SEPAUDC.vhd(16): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R SEPAUDC.vhd(22) " "VHDL Process Statement warning at SEPAUDC.vhd(22): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R SEPAUDC.vhd(23) " "VHDL Process Statement warning at SEPAUDC.vhd(23): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R SEPAUDC.vhd(24) " "VHDL Process Statement warning at SEPAUDC.vhd(24): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TIEMPO SEPAUDC.vhd(14) " "VHDL Process Statement warning at SEPAUDC.vhd(14): inferring latch(es) for signal or variable \"TIEMPO\", which holds its previous value in one or more paths through the process" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TIEMPO\[0\] SEPAUDC.vhd(14) " "Inferred latch for \"TIEMPO\[0\]\" at SEPAUDC.vhd(14)" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TIEMPO\[1\] SEPAUDC.vhd(14) " "Inferred latch for \"TIEMPO\[1\]\" at SEPAUDC.vhd(14)" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TIEMPO\[2\] SEPAUDC.vhd(14) " "Inferred latch for \"TIEMPO\[2\]\" at SEPAUDC.vhd(14)" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465588 "|AEX|SEPAUDC:inst20"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPAUDC:inst20\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPAUDC:inst20\|Div1\"" {  } { { "SEPAUDC.vhd" "Div1" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPAUDC:inst20\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPAUDC:inst20\|Mod2\"" {  } { { "SEPAUDC.vhd" "Mod2" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPAUDC:inst20\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPAUDC:inst20\|Div0\"" {  } { { "SEPAUDC.vhd" "Div0" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPAUDC:inst20\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPAUDC:inst20\|Mod1\"" {  } { { "SEPAUDC.vhd" "Mod1" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPAUDC:inst20\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPAUDC:inst20\|Mod0\"" {  } { { "SEPAUDC.vhd" "Mod0" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPASM:inst21\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPASM:inst21\|Div0\"" {  } { { "SEPASM.vhd" "Div0" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPASM:inst21\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPASM:inst21\|Mod1\"" {  } { { "SEPASM.vhd" "Mod1" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPASM:inst21\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPASM:inst21\|Mod0\"" {  } { { "SEPASM.vhd" "Mod0" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEPASM:inst21\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEPASM:inst21\|Div1\"" {  } { { "SEPASM.vhd" "Div1" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SUM:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SUM:inst\|Mult0\"" {  } { { "SUM.vhd" "Mult0" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717465826 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715717465826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPAUDC:inst20\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SEPAUDC:inst20\|lpm_divide:Div1\"" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPAUDC:inst20\|lpm_divide:Div1 " "Instantiated megafunction \"SEPAUDC:inst20\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465858 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717465858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717465989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717465989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPAUDC:inst20\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SEPAUDC:inst20\|lpm_divide:Mod2\"" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717465995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPAUDC:inst20\|lpm_divide:Mod2 " "Instantiated megafunction \"SEPAUDC:inst20\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717465995 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717465995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_2nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_cke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPAUDC:inst20\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SEPAUDC:inst20\|lpm_divide:Div0\"" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPAUDC:inst20\|lpm_divide:Div0 " "Instantiated megafunction \"SEPAUDC:inst20\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466061 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717466061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPASM:inst21\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SEPASM:inst21\|lpm_divide:Div0\"" {  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPASM:inst21\|lpm_divide:Div0 " "Instantiated megafunction \"SEPASM:inst21\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466134 ""}  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717466134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_sco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPASM:inst21\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SEPASM:inst21\|lpm_divide:Mod1\"" {  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPASM:inst21\|lpm_divide:Mod1 " "Instantiated megafunction \"SEPASM:inst21\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466253 ""}  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717466253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPASM:inst21\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SEPASM:inst21\|lpm_divide:Mod0\"" {  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPASM:inst21\|lpm_divide:Mod0 " "Instantiated megafunction \"SEPASM:inst21\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 30 " "Parameter \"LPM_WIDTHD\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466373 ""}  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717466373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6nl " "Found entity 1: lpm_divide_6nl" {  } { { "db/lpm_divide_6nl.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_6nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEPASM:inst21\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SEPASM:inst21\|lpm_divide:Div1\"" {  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEPASM:inst21\|lpm_divide:Div1 " "Instantiated megafunction \"SEPASM:inst21\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466484 ""}  } { { "SEPASM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPASM.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717466484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tco " "Found entity 1: lpm_divide_tco" {  } { { "db/lpm_divide_tco.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_divide_tco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/abs_divider_2dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6b9 " "Found entity 1: lpm_abs_6b9" {  } { { "db/lpm_abs_6b9.tdf" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/lpm_abs_6b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715717466598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717466598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SUM:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\"" {  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SUM:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"SUM:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715717466626 ""}  } { { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715717466626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SUM:inst\|lpm_mult:Mult0\|multcore:mult_core SUM:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SUM:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SUM:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SUM:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs SUM:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SUM:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SUM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SUM.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717466691 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "85 " "Ignored 85 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "85 " "Ignored 85 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1715717467293 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715717467293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEPAUDC:inst20\|TIEMPO\[1\] " "Latch SEPAUDC:inst20\|TIEMPO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEPAUDC:inst20\|TIEMPO\[1\] " "Ports D and ENA on the latch are fed by the same signal SEPAUDC:inst20\|TIEMPO\[1\]" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715717467302 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715717467302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEPAUDC:inst20\|TIEMPO\[2\] " "Latch SEPAUDC:inst20\|TIEMPO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEPAUDC:inst20\|TIEMPO\[2\] " "Ports D and ENA on the latch are fed by the same signal SEPAUDC:inst20\|TIEMPO\[2\]" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715717467302 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715717467302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L1 GND " "Pin \"L1\" is stuck at GND" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 256 1328 1504 272 "L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L2 GND " "Pin \"L2\" is stuck at GND" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 272 1328 1504 288 "L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3 GND " "Pin \"L3\" is stuck at GND" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 288 1328 1504 304 "L3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|L3"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4 GND " "Pin \"L4\" is stuck at GND" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 304 1328 1504 320 "L4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|L4"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5 GND " "Pin \"L5\" is stuck at GND" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 320 1328 1504 336 "L5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|L5"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] VCC " "Pin \"C\[0\]\" is stuck at VCC" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 552 1320 1496 568 "C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[0\] VCC " "Pin \"D\[0\]\" is stuck at VCC" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 472 1320 1496 488 "D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[0\] VCC " "Pin \"S1\[0\]\" is stuck at VCC" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 616 1072 1248 632 "S1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|S1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2\[0\] VCC " "Pin \"S2\[0\]\" is stuck at VCC" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 688 1072 1248 704 "S2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|S2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S3\[0\] VCC " "Pin \"S3\[0\]\" is stuck at VCC" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 760 1080 1256 776 "S3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|S3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U\[0\] VCC " "Pin \"U\[0\]\" is stuck at VCC" {  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 392 1320 1496 408 "U\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715717473677 "|AEX|U[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715717473677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715717473767 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SEPAUDC:inst20\|lpm_divide:Mod2\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0 " "Logic cell \"SEPAUDC:inst20\|lpm_divide:Mod2\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717474705 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717474705 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717474705 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717474705 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"SEPAUDC:inst20\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717474705 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEPASM:inst21\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_16_result_int\[1\]~30 " "Logic cell \"SEPASM:inst21\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_16_result_int\[1\]~30\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_16_result_int\[1\]~30" { Text "C:/Users/joser/OneDrive/Documentos/AEX/db/alt_u_div_ske.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717474705 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715717474705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715717474951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715717474951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4747 " "Implemented 4747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715717475119 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715717475119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4689 " "Implemented 4689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715717475119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715717475119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715717475144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 14:11:15 2024 " "Processing ended: Tue May 14 14:11:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715717475144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715717475144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715717475144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715717475144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715717476253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715717476254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 14:11:15 2024 " "Processing started: Tue May 14 14:11:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715717476254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715717476254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AEX -c AEX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AEX -c AEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715717476254 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715717476355 ""}
{ "Info" "0" "" "Project  = AEX" {  } {  } 0 0 "Project  = AEX" 0 0 "Fitter" 0 0 1715717476356 ""}
{ "Info" "0" "" "Revision = AEX" {  } {  } 0 0 "Revision = AEX" 0 0 "Fitter" 0 0 1715717476356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715717476440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715717476441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AEX 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"AEX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715717476458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715717476481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715717476481 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715717476644 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715717476649 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715717476772 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715717476772 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715717476779 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715717476779 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715717476779 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715717476779 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715717476779 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715717476779 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715717476780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715717477725 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AEX.sdc " "Synopsys Design Constraints File file not found: 'AEX.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715717477727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715717477727 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20\|Equal0~0\|datad " "Node \"inst20\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717477740 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|Equal0~0\|combout " "Node \"inst20\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717477740 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|TIEMPO\[0\]~0\|datad " "Node \"inst20\|TIEMPO\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717477740 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|TIEMPO\[0\]~0\|combout " "Node \"inst20\|TIEMPO\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717477740 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|TIEMPO\[0\]~0\|dataa " "Node \"inst20\|TIEMPO\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717477740 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 16 -1 0 } } { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1715717477740 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|Equal0~0\|dataa  to: inst20\|TIEMPO\[0\]~0\|combout " "From: inst20\|Equal0~0\|dataa  to: inst20\|TIEMPO\[0\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715717477743 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1715717477743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715717477750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715717477751 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715717477751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MST~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MST~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715717477892 ""}  } { { "AEX.bdf" "" { Schematic "C:/Users/joser/OneDrive/Documentos/AEX/AEX.bdf" { { 240 -192 -24 256 "MST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 9756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715717477892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:inst16\|CLK  " "Automatically promoted node divf:inst16\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:inst16\|CLK~0 " "Destination node divf:inst16\|CLK~0" {  } { { "divf.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 8236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715717477893 ""}  } { { "divf.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715717477893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:inst7\|CLK  " "Automatically promoted node divf:inst7\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst23\|TIEMPO\[1\] " "Destination node FSM:inst23\|TIEMPO\[1\]" {  } { { "FSM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:inst23\|TIEMPO\[2\] " "Destination node FSM:inst23\|TIEMPO\[2\]" {  } { { "FSM.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:inst7\|CLK~0 " "Destination node divf:inst7\|CLK~0" {  } { { "divf.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 8216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715717477893 ""}  } { { "divf.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715717477893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEPAUDC:inst20\|Equal0~1  " "Automatically promoted node SEPAUDC:inst20\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|C\[0\]~0 " "Destination node SEPAUDC:inst20\|C\[0\]~0" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|C\[1\]~1 " "Destination node SEPAUDC:inst20\|C\[1\]~1" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|C\[2\]~2 " "Destination node SEPAUDC:inst20\|C\[2\]~2" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|C\[3\]~3 " "Destination node SEPAUDC:inst20\|C\[3\]~3" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|D\[0\]~4 " "Destination node SEPAUDC:inst20\|D\[0\]~4" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|D\[1\]~6 " "Destination node SEPAUDC:inst20\|D\[1\]~6" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|D\[3\]~8 " "Destination node SEPAUDC:inst20\|D\[3\]~8" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|U\[1\]~3 " "Destination node SEPAUDC:inst20\|U\[1\]~3" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEPAUDC:inst20\|U\[2\]~5 " "Destination node SEPAUDC:inst20\|U\[2\]~5" {  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715717477893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715717477893 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 0 { 0 ""} 0 3540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715717477893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715717478334 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715717478335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715717478335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715717478336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715717478338 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715717478339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715717478339 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715717478340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715717478340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715717478341 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715717478341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715717478578 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715717478584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715717479498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715717479890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715717479922 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715717486099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715717486099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715717486807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/joser/OneDrive/Documentos/AEX/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715717488830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715717488830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715717496732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715717496732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715717496735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715717496920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715717496939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715717497601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715717497603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715717498482 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715717499279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joser/OneDrive/Documentos/AEX/output_files/AEX.fit.smsg " "Generated suppressed messages file C:/Users/joser/OneDrive/Documentos/AEX/output_files/AEX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715717499800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6664 " "Peak virtual memory: 6664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715717500445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 14:11:40 2024 " "Processing ended: Tue May 14 14:11:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715717500445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715717500445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715717500445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715717500445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715717501448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715717501448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 14:11:41 2024 " "Processing started: Tue May 14 14:11:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715717501448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715717501448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AEX -c AEX " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AEX -c AEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715717501448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715717501729 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715717502909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715717502988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715717503502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 14:11:43 2024 " "Processing ended: Tue May 14 14:11:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715717503502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715717503502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715717503502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715717503502 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715717504134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715717504596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715717504597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 14:11:44 2024 " "Processing started: Tue May 14 14:11:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715717504597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715717504597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AEX -c AEX " "Command: quartus_sta AEX -c AEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715717504597 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715717504705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715717504860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715717504860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717504884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717504884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715717505108 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AEX.sdc " "Synopsys Design Constraints File file not found: 'AEX.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715717505162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717505162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:inst7\|CLK divf:inst7\|CLK " "create_clock -period 1.000 -name divf:inst7\|CLK divf:inst7\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715717505171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MST MST " "create_clock -period 1.000 -name MST MST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715717505171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:inst16\|CLK divf:inst16\|CLK " "create_clock -period 1.000 -name divf:inst16\|CLK divf:inst16\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715717505171 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:inst23\|TIEMPO\[0\] FSM:inst23\|TIEMPO\[0\] " "create_clock -period 1.000 -name FSM:inst23\|TIEMPO\[0\] FSM:inst23\|TIEMPO\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715717505171 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715717505171 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20\|Equal0~0\|dataa " "Node \"inst20\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717505175 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|Equal0~0\|combout " "Node \"inst20\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717505175 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|TIEMPO\[0\]~0\|dataa " "Node \"inst20\|TIEMPO\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717505175 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|TIEMPO\[0\]~0\|combout " "Node \"inst20\|TIEMPO\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717505175 ""} { "Warning" "WSTA_SCC_NODE" "inst20\|TIEMPO\[0\]~0\|datab " "Node \"inst20\|TIEMPO\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715717505175 ""}  } { { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 16 -1 0 } } { "SEPAUDC.vhd" "" { Text "C:/Users/joser/OneDrive/Documentos/AEX/SEPAUDC.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1715717505175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|Equal0~0\|datab  to: inst20\|TIEMPO\[0\]~0\|combout " "From: inst20\|Equal0~0\|datab  to: inst20\|TIEMPO\[0\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715717505178 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715717505178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715717505183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715717505183 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715717505184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715717505192 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1715717505199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715717505207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -317.281 " "Worst-case setup slack is -317.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -317.281           -4468.103 divf:inst7\|CLK  " " -317.281           -4468.103 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.224             -14.404 FSM:inst23\|TIEMPO\[0\]  " "   -7.224             -14.404 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400            -264.352 MST  " "   -4.400            -264.352 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.522             -60.172 divf:inst16\|CLK  " "   -2.522             -60.172 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717505209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 MST  " "    0.323               0.000 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 divf:inst7\|CLK  " "    0.325               0.000 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 divf:inst16\|CLK  " "    0.341               0.000 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.549               0.000 FSM:inst23\|TIEMPO\[0\]  " "    1.549               0.000 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717505218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715717505220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715717505222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -188.196 MST  " "   -3.000            -188.196 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -63.135 divf:inst16\|CLK  " "   -1.403             -63.135 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 divf:inst7\|CLK  " "   -1.403             -60.329 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 FSM:inst23\|TIEMPO\[0\]  " "    0.336               0.000 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717505223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717505223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715717505240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715717505259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715717506199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|Equal0~0\|datab  to: inst20\|TIEMPO\[0\]~0\|combout " "From: inst20\|Equal0~0\|datab  to: inst20\|TIEMPO\[0\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715717506336 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715717506336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715717506337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715717506349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -287.941 " "Worst-case setup slack is -287.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -287.941           -4053.076 divf:inst7\|CLK  " " -287.941           -4053.076 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.695             -13.352 FSM:inst23\|TIEMPO\[0\]  " "   -6.695             -13.352 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.006            -230.795 MST  " "   -4.006            -230.795 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -51.704 divf:inst16\|CLK  " "   -2.240             -51.704 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717506351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 MST  " "    0.289               0.000 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 divf:inst7\|CLK  " "    0.291               0.000 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 divf:inst16\|CLK  " "    0.305               0.000 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 FSM:inst23\|TIEMPO\[0\]  " "    1.298               0.000 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717506359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715717506361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715717506363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -188.196 MST  " "   -3.000            -188.196 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -63.135 divf:inst16\|CLK  " "   -1.403             -63.135 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 divf:inst7\|CLK  " "   -1.403             -60.329 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 FSM:inst23\|TIEMPO\[0\]  " "    0.424               0.000 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717506365 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715717506380 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst20\|Equal0~0\|datab  to: inst20\|TIEMPO\[0\]~0\|combout " "From: inst20\|Equal0~0\|datab  to: inst20\|TIEMPO\[0\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715717506539 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715717506539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715717506540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715717506547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -132.049 " "Worst-case setup slack is -132.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -132.049           -1848.298 divf:inst7\|CLK  " " -132.049           -1848.298 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.765              -5.504 FSM:inst23\|TIEMPO\[0\]  " "   -2.765              -5.504 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396             -45.118 MST  " "   -1.396             -45.118 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -2.900 divf:inst16\|CLK  " "   -0.484              -2.900 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717506549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 MST  " "    0.140               0.000 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 divf:inst7\|CLK  " "    0.143               0.000 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 divf:inst16\|CLK  " "    0.148               0.000 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 FSM:inst23\|TIEMPO\[0\]  " "    0.502               0.000 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717506557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715717506559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715717506561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.969 MST  " "   -3.000            -140.969 MST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 divf:inst16\|CLK  " "   -1.000             -45.000 divf:inst16\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -43.000 divf:inst7\|CLK  " "   -1.000             -43.000 divf:inst7\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 FSM:inst23\|TIEMPO\[0\]  " "    0.267               0.000 FSM:inst23\|TIEMPO\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715717506563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715717506563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715717507187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715717507189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715717507244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 14:11:47 2024 " "Processing ended: Tue May 14 14:11:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715717507244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715717507244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715717507244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715717507244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715717508128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715717508129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 14:11:48 2024 " "Processing started: Tue May 14 14:11:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715717508129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715717508129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AEX -c AEX " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AEX -c AEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715717508129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715717508517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AEX.vo C:/Users/joser/OneDrive/Documentos/AEX/simulation/questa/ simulation " "Generated file AEX.vo in folder \"C:/Users/joser/OneDrive/Documentos/AEX/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715717508880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715717508924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 14:11:48 2024 " "Processing ended: Tue May 14 14:11:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715717508924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715717508924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715717508924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715717508924 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715717509612 ""}
