# verilog_study
verilog learning and practices

step1:
iverilog %1
step2:
vvp a.out
step3:
gtkwave %1.vcd
