// Seed: 1763473338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_21;
endmodule
module module_1 #(
    parameter id_9 = 32'd21
) (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri id_5
    , id_11,
    input supply1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri0 _id_9
);
  logic [id_9 : 1] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_12,
      id_11
  );
endmodule
