{"Source Block": ["oh/elink/dv/dv_elink.v@174:184@HdlIdDef", "   assign tx_rd_wait_n = ~tx_rd_wait_p;   \n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tcclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\tembox_full;\t\t// From elink of elink.v\n   wire\t\t\tembox_not_empty;\t// From elink of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From elink of elink.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From elink of elink.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From elink of elink.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@175:185", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tcclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\tembox_full;\t\t// From elink of elink.v\n   wire\t\t\tembox_not_empty;\t// From elink of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From elink of elink.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From elink of elink.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From elink of elink.v\n   wire [0:0]\t\tm_axi_arid;\t\t// From elink of elink.v\n"], ["oh/elink/dv/dv_elink.v@173:183", "   assign tx_wr_wait_n = ~tx_wr_wait_p;\n   assign tx_rd_wait_n = ~tx_rd_wait_p;   \n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tcclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\tembox_full;\t\t// From elink of elink.v\n   wire\t\t\tembox_not_empty;\t// From elink of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From elink of elink.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From elink of elink.v\n"], ["oh/elink/dv/dv_elink.v@176:186", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tcclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\tembox_full;\t\t// From elink of elink.v\n   wire\t\t\tembox_not_empty;\t// From elink of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From elink of elink.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From elink of elink.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From elink of elink.v\n   wire [0:0]\t\tm_axi_arid;\t\t// From elink of elink.v\n   wire [7:0]\t\tm_axi_arlen;\t\t// From elink of elink.v\n"]], "Diff Content": {"Delete": [], "Add": [[179, "   wire [3:0]\t\tcolid;\t\t\t// From elink of elink.v\n"]]}}