Expected [0] actual [0]
Expected [1] actual [1]
Expected [4] actual [4]
Expected [9] actual [9]
Expected [16] actual [16]
Expected [25] actual [25]
Expected [36] actual [36]
Expected [49] actual [49]
Expected [64] actual [64]
Expected [81] actual [81]
Expected [100] actual [100]
Expected [121] actual [121]
Expected [144] actual [144]
Expected [169] actual [169]
Expected [196] actual [196]
Expected [225] actual [225]
----------Test passed----------

C:\Users\Julia\YandexDisk\6\Antonov_labs\lab11_2\lab11_z2\solution4\sim\verilog>set PATH= 

C:\Users\Julia\YandexDisk\6\Antonov_labs\lab11_2\lab11_z2\solution4\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_foo_top glbl -prj foo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s foo -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_foo_top glbl -prj foo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s foo -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/AESL_automem_d_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_d_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/AESL_automem_d_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_d_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/foo.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/foo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.foo
Compiling module xil_defaultlib.AESL_automem_d_in
Compiling module xil_defaultlib.AESL_automem_d_out
Compiling module xil_defaultlib.apatb_foo_top
Compiling module work.glbl
Built simulation snapshot foo

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/xsim.dir/foo/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/xsim.dir/foo/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 22 14:15:14 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 22 14:15:14 2019...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/foo/xsim_script.tcl
# xsim {foo} -autoloadwcfg -tclbatch {foo.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source foo.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set d_out_group [add_wave_group d_out(memory) -into $coutputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/d_out_d0 -into $d_out_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/d_out_we0 -into $d_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/d_out_ce0 -into $d_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/d_out_address0 -into $d_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_in_group [add_wave_group d_in(memory) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/d_in_q0 -into $d_in_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/d_in_ce0 -into $d_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/d_in_address0 -into $d_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/LENGTH_d_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_d_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_d_out_group [add_wave_group d_out(memory) -into $tbcoutputgroup]
## add_wave /apatb_foo_top/d_out_d0 -into $tb_d_out_group -radix hex
## add_wave /apatb_foo_top/d_out_we0 -into $tb_d_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/d_out_ce0 -into $tb_d_out_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/d_out_address0 -into $tb_d_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_in_group [add_wave_group d_in(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_top/d_in_q0 -into $tb_d_in_group -radix hex
## add_wave /apatb_foo_top/d_in_ce0 -into $tb_d_in_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/d_in_address0 -into $tb_d_in_group -radix hex
## save_wave_config foo.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 835 ns : File "C:/Users/Julia/YandexDisk/6/Antonov_labs/lab11_2/lab11_z2/solution4/sim/verilog/foo.autotb.v" Line 268
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 22 14:15:26 2019...
Expected [0] actual [0]
Expected [1] actual [1]
Expected [4] actual [4]
Expected [9] actual [9]
Expected [16] actual [16]
Expected [25] actual [25]
Expected [36] actual [36]
Expected [49] actual [49]
Expected [64] actual [64]
Expected [81] actual [81]
Expected [100] actual [100]
Expected [121] actual [121]
Expected [144] actual [144]
Expected [169] actual [169]
Expected [196] actual [196]
Expected [225] actual [225]
----------Test passed----------
