# My projects:
- [ ] My projects for __ILAB__ course:<details><summary></summary>
    - [X] __1 semestr__: <details><summary></summary>
        - [X] [Solve Square Equation](https://github.com/Hollbrok/SolveSquare)
        - [X] [Onegin](https://github.com/Hollbrok/Onegin)
        - [X] [Stack](https://github.com/Hollbrok/STACK)
        </details>
    - [ ] __2 semestr__ <details><summary></summary>
        - [X] [CPU](https://github.com/Hollbrok/CPU_C_VERSION)
        - [X] Рефакторинг прошлых проектор на __C++__
            - [X] [Stack_cpp](https://github.com/Hollbrok/Stack_cpp_version)
            - [X] [CPU_cpp](https://github.com/Hollbrok/CPU_Cpp_version) 
        - [X] [Calculator](https://github.com/Hollbrok/v.2-of-calculator)
        - [ ] List
        - [ ] Akinator
        - [ ] Differentiator
        - [ ] Programming language
    </details>
</details>

- [X] Homework for __GET__ (General engineering training)<details><summary></summary>
    - [X] [Libre Office](https://github.com/Hollbrok/test-rep/tree/master/LibreOffice)
    - [X] [MATLAB](https://github.com/Hollbrok/test-rep/tree/master/MATLAB)
    - [X] [Git](https://github.com/Hollbrok/test-rep/tree/master/Git)
    - [X] [GPIO](https://github.com/Hollbrok/Raspberry/tree/main/GPIO)
    - [X] [DAC](https://github.com/Hollbrok/Raspberry/tree/main/DAC)
</details>

- [X] __MIPT labs__ <details><summary></summary>
    - [X] [1'st semestr](https://github.com/Hollbrok/MIPT_LABS/tree/main/labs%201%20sem)
    - [X] [2'nd semestr](https://github.com/Hollbrok/MIPT_LABS/tree/main/labs%202%20sem)
    </details>
    
    
</details>

- [X] Additional course __FPGA__ <details><summary></summary>
    - [X] [Critical path]()
    - [X] [D-latch, SR-latch, D-flipflop](https://github.com/Hollbrok/Verilog/tree/main/homework%201)
    - [X] [four-segment indicator + counter](https://github.com/Hollbrok/Verilog/tree/main/homework%202)
    - [X] [Gray counter with ROM](https://github.com/Hollbrok/Verilog/tree/main/homework%203)
    - [X] [Resynchronizer of clocks domains](https://github.com/Hollbrok/Verilog/tree/main/Lab1)
</details>
