
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1698:2009 Layered interconnect module design</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Layered interconnect module design">
      <META name="DC.Dates" content="2009-05-27 11:06:20">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Layered interconnect module design">
      <META name="DC.Subject" content="module, interconnect, substrate, electrical, electronic, design, layout, features, layered product, connectivity, thermal, requirement, simulation">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6434">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5700">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-27 11:06:20">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.246">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.162">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.96">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Layered interconnect module design</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1698:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>          
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARMs</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#constants">4.2 ARM constant definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.3 ARM type definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.4 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.5 ARM subtype constraint definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#functions">4.6 ARM function definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#rules">4.7 ARM rule definition</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#types">5.2.1 MIM type definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#entities">5.2.2 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#subtype_constraints">5.2.3 MIM subtype constraint definitions</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg7.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><a href="./armexpg9.htm"><img align="middle" border="0" alt="Next page" src="../../../images/next.gif"></a><a href="./armexpg16.htm"><img align="middle" border="0" alt="Last page" src="../../../images/end.gif"></a><div align="center"><IMG src="armexpg8.gif" border="0" usemap="#map" alt="Figure C.8 &#8212; ARM entity level EXPRESS-G diagram 7 of 15"><MAP ID="map" name="map">
               <AREA shape="poly" coords="95,104,102,115,414,115,421,104,414,94,102,94,95,104" href="./armexpg13.htm" alt="./armexpg13.htm">
               <AREA shape="poly" coords="551,226,558,237,601,237,608,226,601,216,558,216,551,226" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="587,392,594,403,637,403,644,392,637,382,594,382,587,392" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="208,388,215,399,258,399,265,388,258,378,215,378,208,388" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="203,214,210,225,253,225,260,214,253,204,210,204,203,214" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="83,20,90,31,133,31,140,20,133,10,90,10,83,20" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="481,110,488,121,531,121,538,110,531,100,488,100,481,110" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="283,820,290,831,333,831,340,820,333,810,290,810,283,820" href="./armexpg4.htm" alt="./armexpg4.htm">
               <AREA shape="poly" coords="623,817,630,828,673,828,680,817,673,807,630,807,623,817" href="./armexpg4.htm" alt="./armexpg4.htm">
               <AREA shape="poly" coords="547,470,554,481,597,481,604,470,597,460,554,460,547,470" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="178,136,185,147,228,147,235,136,228,126,185,126,178,136" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="rect" coords="151,928,471,970" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.component_termination_passage_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.component_termination_passage_template">
               <AREA shape="rect" coords="453,766,774,793" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.via_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.via_template">
               <AREA shape="rect" coords="373,308,696,350" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.inter_stratum_feature_edge_segment_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.inter_stratum_feature_edge_segment_template">
               <AREA shape="rect" coords="372,706,805,733" href="../fabrication_technology/sys/4_info_reqs.htm#fabrication_technology_arm.passage_technology_allocation_to_stack_model" alt="../fabrication_technology/sys/4_info_reqs.htm#fabrication_technology_arm.passage_technology_allocation_to_stack_model">
               <AREA shape="rect" coords="121,308,347,350" href="../extended_geometric_tolerance/sys/4_info_reqs.htm#extended_geometric_tolerance_arm.edge_segment_vertex" alt="../extended_geometric_tolerance/sys/4_info_reqs.htm#extended_geometric_tolerance_arm.edge_segment_vertex">
               <AREA shape="rect" coords="474,927,828,969" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.component_termination_passage_template_join_terminal" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.component_termination_passage_template_join_terminal">
               <AREA shape="rect" coords="535,416,696,445" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.interconnect_module_edge" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.interconnect_module_edge">
               <AREA shape="rect" coords="226,845,396,892" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage">
               <AREA shape="rect" coords="157,416,370,445" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.interconnect_module_edge_segment" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.interconnect_module_edge_segment">
               <AREA shape="rect" coords="268,765,335,794" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">
               <AREA shape="rect" coords="592,649,730,693" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_interconnect_module_edge" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_interconnect_module_edge">
               <AREA shape="rect" coords="277,500,545,529" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.unplated_interconnect_module_edge_segment" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.unplated_interconnect_module_edge_segment">
               <AREA shape="rect" coords="148,705,246,734" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_passage" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_passage">
               <AREA shape="rect" coords="162,240,301,292" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_cutout_edge_segment" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_cutout_edge_segment">
               <AREA shape="rect" coords="10,45,215,74" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_inter_stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_inter_stratum_feature">
               <AREA shape="rect" coords="475,252,614,281" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.partially_plated_cutout" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.partially_plated_cutout">
               <AREA shape="rect" coords="414,137,604,166" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.unplated_cutout_edge_segment" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.unplated_cutout_edge_segment">
               <AREA shape="rect" coords="468,593,633,637" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.partially_plated_interconnect_module_edge" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.partially_plated_interconnect_module_edge">
               <AREA shape="rect" coords="566,845,736,892" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage_join_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage_join_terminal">
               <AREA shape="rect" coords="154,593,322,637" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_interconnect_module_edge_segment" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_interconnect_module_edge_segment">
               <AREA shape="rect" coords="162,162,251,191" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_cutout" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.plated_cutout"></MAP></div>
      <div align="center"><br><br><b>Figure C.8 &#8212; ARM entity level EXPRESS-G diagram 7 of 15</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>