{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@234:252@HdlStmProcess", "always @(posedge m_axis_aclk) begin\n  if (rd_valid_l1)\n    rd_data_l2 <= rd_data;\n end\n\n always @(posedge m_axis_aclk) begin\n  if (rd_valid_l1)\n    rd_valid_l2 <= 1'b1;\n  else if (rd_fifo_s_ready)\n    rd_valid_l2 <= 1'b0;\n\n  if (rd_valid_l1)\n    rd_last_l2 <= rd_last_l1;\nend\n\nassign rd_fifo_s_valid = rd_valid_l2;\n\n// Read datapath to AXIS logic\nutil_axis_fifo #(\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@229:242", "  rd_valid_l1 <= rd_enable;\n  rd_last_l1 <= rd_last_beat;\nend\n\n// Extra pipeline to be sucked in by the BRAM/URAM output stage\nalways @(posedge m_axis_aclk) begin\n  if (rd_valid_l1)\n    rd_data_l2 <= rd_data;\n end\n\n always @(posedge m_axis_aclk) begin\n  if (rd_valid_l1)\n    rd_valid_l2 <= 1'b1;\n  else if (rd_fifo_s_ready)\n"]], "Diff Content": {"Delete": [[239, " always @(posedge m_axis_aclk) begin\n"], [240, "  if (rd_valid_l1)\n"], [241, "    rd_valid_l2 <= 1'b1;\n"], [242, "  else if (rd_fifo_s_ready)\n"], [243, "    rd_valid_l2 <= 1'b0;\n"], [245, "  if (rd_valid_l1)\n"], [246, "    rd_last_l2 <= rd_last_l1;\n"], [247, "end\n"]], "Add": []}}