[["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory.", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10"], ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access.", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11"], ["Transactional Memory Architecture and Implementation for IBM System Z.", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12"], ["Warped-DMR: Light-weight Error Detection for GPGPU.", ["Hyeran Jeon", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.13"], ["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults.", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14"], ["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures.", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15"], ["Cache-Conscious Wavefront Scheduling.", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16"], ["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability.", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17"], ["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor.", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18"], ["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation.", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19"], ["KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity.", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.20"], ["Rethinking DRAM Power Modes for Energy Proportionality.", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21"], ["CoScale: Coordinating CPU and Memory System DVFS in Server Systems.", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22"], ["Predicting Performance Impact of DVFS for Realistic Memory Systems.", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23"], ["Vector Extensions for Decision Support DBMS Acceleration.", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24"], ["NOC-Out: Microarchitecting a Scale-Out Processor.", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25"], ["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads.", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26"], ["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks.", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27"], ["AUDIT: Stress Testing the Automatic Way.", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28"], ["Accurate Fine-Grained Processor Power Proxies.", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29"], ["Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design.", ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2012.30"], ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch.", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31"], ["CoLT: Coalesced Large-Reach TLBs.", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32"], ["NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers.", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/MICRO.2012.33"], ["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance.", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34"], ["Addressing End-to-End Memory Access Latency in NoC-Based Multicores.", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35"], ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP.", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36"], ["Composite Cores: Pushing Heterogeneity Into a Core.", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37"], ["Control-Flow Decoupling.", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38"], ["Spatiotemporal Coherence Tracking.", ["Mohammad Alisafaee"], "https://doi.org/10.1109/MICRO.2012.39"], ["Predicting Coherence Communication by Tracking Synchronization Points at Run Time.", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/MICRO.2012.40"], ["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically.", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41"], ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy.", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42"], ["Improving Cache Management Policies Using Dynamic Reuse Distances.", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43"], ["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem.", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44"], ["Inferred Models for Dynamic and Sparse Hardware-Software Spaces.", ["Weidan Wu", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2012.45"], ["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations.", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46"], ["Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization.", ["Alain Ketterlin", "Philippe Clauss"], "https://doi.org/10.1109/MICRO.2012.47"], ["Neural Acceleration for General-Purpose Approximate Programs.", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48"], ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator.", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49"]]