*** ridecore-original-src/alu.v	2019-04-23 19:46:13.000000000 -0700
--- alu.v	2019-04-29 10:38:13.000000000 -0700
***************
*** 23,29 ****
          `ALU_OP_AND : out = in1 & in2;
          `ALU_OP_SRL : out = in1 >> shamt;
          `ALU_OP_SEQ : out = {31'b0, in1 == in2};
!         `ALU_OP_SNE : out = {31'b0, in1 != in2};
          `ALU_OP_SUB : out = in1 - in2;
          `ALU_OP_SRA : out = $signed(in1) >>> shamt;
          `ALU_OP_SLT : out = {31'b0, $signed(in1) < $signed(in2)};
--- 23,29 ----
          `ALU_OP_AND : out = in1 & in2;
          `ALU_OP_SRL : out = in1 >> shamt;
          `ALU_OP_SEQ : out = {31'b0, in1 == in2};
!         `ALU_OP_SNE : out = {31'b0, in1 < in2};
          `ALU_OP_SUB : out = in1 - in2;
          `ALU_OP_SRA : out = $signed(in1) >>> shamt;
          `ALU_OP_SLT : out = {31'b0, $signed(in1) < $signed(in2)};
