<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 03:59:58 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling","wgTitle":"DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling","wgCurRevisionId":118727,"wgRevisionId":118727,"wgArticleId":17748,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["DM816x","C6A816x","AM389x","DaVinci","C6-Integra","AM335x","Linux","PSP"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling","wgRelevantArticleId":17748,"wgRequestId":"fc7ba642decf66d6b3d362ab","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling rootpage-DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#DDR3_Initialization_with_SW_Leveling"><span class="tocnumber">1</span> <span class="toctext"><b>DDR3 Initialization with SW Leveling</b></span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#ReadMe_First"><span class="tocnumber">2</span> <span class="toctext">ReadMe First</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Prerequisites"><span class="tocnumber">3</span> <span class="toctext">Prerequisites</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Overview"><span class="tocnumber">4</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Obtaining_the_seed_values"><span class="tocnumber">5</span> <span class="toctext">Obtaining the seed values</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Generating_the_static_values"><span class="tocnumber">6</span> <span class="toctext">Generating the static values</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Hardware_Setup"><span class="tocnumber">6.1</span> <span class="toctext">Hardware Setup</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Starting_CCS"><span class="tocnumber">6.2</span> <span class="toctext">Starting CCS</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Loading_GEL_File"><span class="tocnumber">6.3</span> <span class="toctext">Loading GEL File</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Loading_the_CCS_app"><span class="tocnumber">6.4</span> <span class="toctext">Loading the CCS app</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Running_the_app"><span class="tocnumber">6.5</span> <span class="toctext">Running the app</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#Modifying_U-Boot"><span class="tocnumber">7</span> <span class="toctext">Modifying U-Boot</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Run_mtest"><span class="tocnumber">8</span> <span class="toctext">Run mtest</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#Interpreting_the_mtest_result"><span class="tocnumber">8.1</span> <span class="toctext">Interpreting the mtest result</span></a></li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="DDR3_Initialization_with_SW_Leveling"><b>DDR3 Initialization with SW Leveling</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=1" title="Edit section: DDR3 Initialization with SW Leveling">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h1><span class="mw-headline" id="ReadMe_First">ReadMe First</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=2" title="Edit section: ReadMe First">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The purpose of this document is to describe how to initialize DDR3 on all DM816x/C6A816x/AM389x devices using software leveling. The current approach uses static values for the software leveling process. Support for Asymmetric DDR2/3 memory interfaces is included.
</p><p>Please refer to the attached presentation <a href="File_DDR3-Bring-up-Overview.html" title="File:DDR3-Bring-up-Overview.pdf">File:DDR3-Bring-up-Overview.pdf</a> for an overview of the bring-up procedure.
</p><p>The attached spreadsheet <a href="File_DM816x_C6A816x_AM389x_EMIF4_Register_Settings.html" title="File:DM816x C6A816x AM389x EMIF4 Register Settings.zip">File:DM816x C6A816x AM389x EMIF4 Register Settings.zip</a> can be used to calculate the DDR Register values based on the selected DDR SDRAM datasheet values.
</p>
<h1><span class="mw-headline" id="Prerequisites">Prerequisites</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=3" title="Edit section: Prerequisites">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ol><li>Excel spreadsheet for obtaining the seed values which is the input to the CCS based app <a href="File_RatioSeed.html" title="File:RatioSeed.zip">File:RatioSeed.zip</a></li>
<li>CCS based program <b>DDR3_slave_ratio_search.out</b> which generates the static values for the software leveling process</li>
<li>TI816x U-Boot source code based on PSP release 04.00.00.07</li>
<li>U-Boot-DDR3.patch <a href="File_U-Boot-DDR3.html" title="File:U-Boot-DDR3.zip">File:U-Boot-DDR3.zip</a> for adding support for DDR3 in the U-Boot. This needs to be applied on top of the PSP release 04.00.00.07</li>
<li>Asymmetric-DDR3-memory-inteface.patch <a href="File_Asymmetric_DDR3_interface.html" title="File:Asymmetric DDR3 interface.zip">File:Asymmetric DDR3 interface.zip</a> for adding support for Asymmetric DDR3 memory interface with PSP Release 04.00.00.13</li>
<li>U-Boot User Guide which is a part of the PSP release</li></ol>
<h1><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=4" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>In order to correctly setup DDR3 in these devices the approach used is software (slave ratio) leveling. The values to be used for software leveling are for specific board type and needs to be estimated using the CCS based program <b>DDR3_slave_ratio_search.out</b> which can be downloaded from here <a href="File_DDR3_slave_ratio_search.html" title="File:DDR3 slave ratio search.zip">File:DDR3 slave ratio search.zip</a> 
</p><p>The program <b>DDR3_slave_ratio_search.out</b> searches the window for the following Slave Ratio values on board based on the initial seed values to be keyed in on the command line(calculated based on DDR2/3 board topology), as explained in the next section. 
</p>
<ol><li>Read DQS Slave Ratio</li>
<li>Read DQS Gate Slave Ratio</li>
<li>Write DQS Slave Ratio</li></ol>
<p>Note that this program needs to be run for each new board type and for each operating frequency of DDR3. 
</p>
<h1><span class="mw-headline" id="Obtaining_the_seed_values">Obtaining the seed values</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=5" title="Edit section: Obtaining the seed values">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The seed values for the ratios may be obtained using the <a href="File_RatioSeed.html" title="File:RatioSeed.zip">File:RatioSeed.zip</a> spreadsheet. The spreadsheet takes the following as inputs: 
</p><p>1. DDR3 clock frequency 
</p><p>2. Invert Clkout setting (Possible values: 0/1; Use 1 as the gel files are with this setting) 
</p><p>3. CK and DQS trace lengths in inches for each of the byte lanes. 
</p><p><br />
</p><p>The user inputs should be on these cells that are marked green. Once these fields are input, feed the values for B17, B18 and B19 for respective parameters to the CCS program. 
</p><p><br />
</p>
<h1><span class="mw-headline" id="Generating_the_static_values">Generating the static values</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=6" title="Edit section: Generating the static values">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Hardware_Setup">Hardware Setup</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=7" title="Edit section: Hardware Setup">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Connect the JTAG emulator to the board using the JTAG ribbon cable and the 20/14 pin JTAG adapter (board specific).</li>
<li>Connect the serial port output of the board to the serial port of the PC.</li>
<li>Connect an Ethernet cable to the board with the other end connected to the local network.</li>
<li>Make sure the Boot Mode / Configuration Select Switch are set to all 0s.</li></ul>
<h2><span class="mw-headline" id="Starting_CCS">Starting CCS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=8" title="Edit section: Starting CCS">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>System Requirements – CCS 4.2.0.0700 or above installed on Windows XP with Service Pack 2</li>
<li>Start CCSv4 by navigating to 'Start' menu in Windows XP</li>
<li>Select the workspace folder where you want to store your project</li>
<li>Use target configuration file <i>ti816x.ccxml</i>. If there is a need to crate a new configuration, then follow steps below
<ul><li>Select new Target Configuration "Target -&gt; New Target Configuration"</li>
<li>Connection = TI XDS560 Emulator</li>
<li>Board or Device = TI816xEVM</li>
<li>Save configuration, e.g., <i>ti816x.ccxml</i> (On some CCS versions you might have to use the internal name of TI816x for this)</li>
<li>From next run, the project and target configuration will be readily available and can be skipped</li></ul></li>
<li>Select "Debug Perspective" in CCS if it is not there already: Window -&gt; Open Perspective -&gt; Debug</li>
<li>Select View -&gt; Target Configurations. Look for the target configuration <i>ti816x.ccxml</i> created in the previous step</li>
<li>Right click and click "Launch Selected Configuration"</li>
<li>This should launch debug session</li>
<li>In Debug view select "TI XDS560 Emulator_0/Cortex A8" connection.</li>
<li>Right click and select "Set Debug Scope" option. This will make remove all the cores except Cortex A8 from the debug view.</li>
<li>Right click on the Cortex A8 core listed and click on "Connect Target"</li>
<li>A "Disassembly" view with PC <i>halted</i> should pop up in one of the tabs. If not, issue a 'System Reset' from Target menu and then click on Halt</li></ul>
<h2><span class="mw-headline" id="Loading_GEL_File">Loading GEL File</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=9" title="Edit section: Loading GEL File">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Ensure that the GEL file Ti816x ddr.gel <a href="File_Ti816x_ddr.html" title="File:Ti816x ddr.zip">File:Ti816x ddr.zip</a> is copied to the Windows Machine</li>
<li>Select Tools -&gt; GEL Files in CCS</li>
<li>This opens a new tab in the Debug view. On right hand side empty area in this window, right click and use "Load GEL"</li>
<li>Navigate to the directory containing gel file and select <i>Ti816x ddr.gel</i>.</li>
<li>A "Scripts" menu item (on top) should now be available</li>
<li>Select Scripts -&gt; NETRA External Memory Initialization -&gt; DDR3_xMHz_do_all()</li></ul>
<pre>Note: The GEL file has different menu options which to be used for different speeds of DDR3. 
Select the appropriate operating frequency in this step.
</pre>
<ul><li>This will perform system initialization and basic setup needed to load programs to the Cortex A8 core on the EVM.</li>
<li>On success, you should see following at the CCS console:</li></ul>
<pre>     ....
     ....
     ....
     PRCM for OCMCRAM0/1 Initialization in Done  
</pre>
<ul><li>Note that sometimes the Scripts menu is disabled. In this case, go to Debug window and select "TI XDS560 Emulator_0/CortexA8 (top level node) and the Scripts menu should get activated.</li></ul>
<h2><span class="mw-headline" id="Loading_the_CCS_app">Loading the CCS app</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=10" title="Edit section: Loading the CCS app">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>At this point you will be in user mode on the A8 (marked as USR in the bottom right corner of CCS Status Bar). You will need to be in Supervisor (SPV) to run UBoot and the Linux Kernel. You can do that as follows:</li></ul>
<ol><li>View all Registers</li>
<li>Expand CPSR</li>
<li>Select “M” and set it to 0x13</li>
<li>These steps set the CPSR.M to 0x13 (SPV mode).</li></ol>
<ul><li>Ensure that the CCS app &lt;FIX ME&gt; is copied to the Windows machine.</li>
<li>Select Target --&gt; Load program. Select the CCS program <i>DDR3_slave_ratio_search.out</i> for loading.</li></ul>
<h2><span class="mw-headline" id="Running_the_app">Running the app</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=11" title="Edit section: Running the app">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Select the CCS program DDR3_slave_ratio_search.out for loading.</li>
<li>Select Target --&gt; Run</li>
<li>The program will prompt for the seed values. Enter the values estimated from the Excel spreadsheet.</li></ul>
<pre>The following shows an example run of the program

Enter 0 for EMIF0 &amp; 1 for EMIF1
0 
DDR AADR=80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
120

Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window
40

Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
80        
</pre>
<p>In the above example the seed values calculated based on the DDR3 board topology are entered. 
</p><p>Based on the seed value, the search window may or may not converge for the the slave ratios listed in Overview section. 
</p><p>For Asymmetric DDR2/3 memory interface (where trace lengths of DDR0 &amp; DDR1 for CK &amp; DQS are different), then DDR3_slave_ratio_search.out should be run twice to calculate the Slave Ratio values for DDR0(Memory Map Address =0x8000_0000) &amp; DDR1(Memory Map Address=0xC000_0000). 
</p><p>For Symmetric DDR2/3 memory interface (where trace lengths of DDR0 &amp; DDR1 for CK &amp; DQS are almost equal or exactly equal), then DDR3_slave_ratio.search.out can be run for DDR0 interface only to calculate the Slave ratio values and the same slave ratio values can be used for DDR1 interface also.
</p><p><b>Scenario A</b>: It is applicable when the seed values calculated from the excel sheet are correct and all the slave ratios converge in a single run itself, as shown below. 
</p>
<pre><i>Run 1</i>:

Enter 0 for EMIF0 &amp; 1 for EMIF1
0 
DDR AADR=80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
120

Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window
40

Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
80
DLL Lock Values at Start  f0,  f3,  f3,  f3

===== Searching RD DQS GATE =====

RD DQS GATE RATIO MAX VALUE=1e0
RD DQS GATE RATIO MIN VALUE=dc
The RD DQS GATE OPTIMUM VAL=15e

===== Searching RD DQS =====

RD DQS RATIO MAX VALUE=6e
RD DQS RATIO MIN VALUE=c
The RD DQS OPTIMUM VAL=3d

===== Searching WR DQS =====

WR DQS RATIO MAX VALUE=e4
WR DQS RATIO MIN VALUE=a
The WR DQS RATIO OPTIMUM VAL=77

===== END OF TEST =====

</pre>
<p>All slave ratios converges in Run 1. You may choose to run it one more time to be sure that the converged "optimum values" are same. However, there can be small variations across different run based on the voltage and temperature on the board. In that case you can choose to enter converged values from either run 1 or run 2. 
</p><p>Key-in the optimum values for Run 2 
</p>
<pre><i>Run 2</i>:

Enter 0 for EMIF0 &amp; 1 for EMIF1
0 
DDR AADR=80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
15e

Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window
3d

Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
77
DLL Lock Values at Start  ef,  f3,  f3,  f3

===== Searching RD DQS GATE =====

RD DQS GATE RATIO MAX VALUE=1e0
RD DQS GATE RATIO MIN VALUE=d8
The RD DQS GATE OPTIMUM VAL=15c

===== Searching RD DQS =====

RD DQS RATIO MAX VALUE=6d
RD DQS RATIO MIN VALUE=b
The RD DQS OPTIMUM VAL=3c

===== Searching WR DQS =====

WR DQS RATIO MAX VALUE=e5
WR DQS RATIO MIN VALUE=9
The WR DQS RATIO OPTIMUM VAL=77

===== END OF TEST =====
</pre>
<p>If you compare Run 1 and Run 2 results the search values for the slave ratios are almost same. Note down the Optimum value for each slave ratio and enter either in the GEL file or the U-Boot code as described below. 
</p><p><b>Scenario B</b>&#160;: It is applicable when the seed values calculated from the excel sheet don't help converge all the slave ratios in a single run. The example below shows that DQS Slave Ratio Converges but other slave ratios do not. In this case the values which have converged needs to be used iteratively until all three values converge. 
</p>
<pre><i>Run 1</i>:

Enter 0 for EMIF0 &amp; 1 for EMIF1
0 
DDR AADR=80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
80                                                                              
                                                                            
Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window    
40                                                                              

Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
80                                                                              

DLL Lock Values at Start  f0,  f3,  f3,  f3                                     

===== Searching RD DQS GATE =====
                                                     
RD DQS GATE RATIO MAX VALUE=1d4                                               
RD DQS GATE RATIO MINIMUM VALUE DIDN'T CONVERGE
The RD DQS GATE OPTIMUM VAL=ea                                 
                                                         
===== Searching RD DQS =====                                                     

RD DQS RATIO MAXIMUM VALUE DIDN'T CONVERGE
RD DQS RATIO MINIMUM VALUE DIDN'T CONVERGE

===== Searching WR DQS =====
                                 
WR DQS RATIO MAXIMUM VALUE DIDN'T CONVERGE
WR DQS RATIO MINIMUM VALUE DIDN'T CONVERGE
                                                               
===== END OF TEST =====                                 
       
</pre>
<p>In Run 1, all the slave ratios did not converged. Re-run the program and key-in the converged value to program, to search the window. 
</p>
<pre><i>Run 2</i>: 

Enter 0 for EMIF0 &amp; 1 for EMIF1
0 
DDR AADR=80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
</pre>
<p><b>ea</b>     --&gt; This value has converged above and used in this iteration instead of earlier value.
</p>
<pre>Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window    
40
 
Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
80
DLL Lock Values at Start  ef,  f3,  f3,  f3
                                            
===== Searching RD DQS GATE =====                                                

RD DQS GATE RATIO MAX VALUE=1e0
RD DQS GATE RATIO MIN VALUE=dc
The RD DQS GATE OPTIMUM VAL=15e

===== Searching RD DQS =====

RD DQS RATIO MAX VALUE=50
RD DQS RATIO MIN VALUE=c
The RD DQS OPTIMUM VAL=2e

===== Searching WR DQS =====

WR DQS RATIO MAX VALUE=e4
WR DQS RATIO MIN VALUE=8
The WR DQS RATIO OPTIMUM VAL=76

===== END OF TEST =====
       
</pre>
<p>In Run 2, all the values converged. If all the three values would not have converged, run 1 more search and key-in the Run 2 seed values for Run 3 
</p>
<pre><i>Run 3</i>:

Enter 0 for EMIF0 &amp; 1 for EMIF1
0 
DDR AADR=80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
15E 

Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window
2e

Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
76
DLL Lock Values at Start  ef,  f3,  f3,  f3

===== Searching RD DQS GATE =====

RD DQS GATE RATIO MAX VALUE=1e0
RD DQS GATE RATIO MIN VALUE=c8
The RD DQS GATE OPTIMUM VAL=154

===== Searching RD DQS =====

RD DQS RATIO MAX VALUE=6e
RD DQS RATIO MIN VALUE=c
The RD DQS OPTIMUM VAL=3d

===== Seaching WR DQS =====

WR DQS RATIO MAX VALUE=e4
WR DQS RATIO MIN VALUE=8
The WR DQS RATIO OPTIMUM VAL=76

===== END OF TEST =====

</pre>
<p>If you compare Run 2 and Run 3 results the search values for the slave ratios are almost same. Note down the Optimum value for each slave ratio and enter either in the GEL file or the U-Boot code as described below. 
</p><p>Reset the Board or Issue POR. Repeat the steps for searching for the slave ratios for different DDR2/3 frequencies. 
</p>
<h1><span class="mw-headline" id="Modifying_U-Boot">Modifying U-Boot</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=12" title="Edit section: Modifying U-Boot">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The values generated in the previous step are used in U-Boot (with the <a href="File_U-Boot-DDR3.html" title="File:U-Boot-DDR3.zip">File:U-Boot-DDR3.zip</a> patch applied) for the software leveling process. While plugging in the values in U-Boot please ensure that the changes are done for the same clock speed for which the program was executed in the previous step. 
</p>
<ul><li>Open the file <i>arch/arm/include/asm/arch-ti81xx/ddr_defs.h</i>. For EZSDK 5.0.0.56 this is <i>psp/u-boot-2010.06-psp04.00.00.07/arch/arm/include/asm/arch-ti81xx/ddr_defs.h</i></li>
<li>At the top of the file add the #defines shown below as appropriate</li></ul>
<pre>[...]
#ifdef CONFIG_TI816X_EVM_DDR3

#define CONFIG_TI816X_DDR3_<b>400</b> /* Values supported 400,531,675,796 */
#define CONFIG_TI816X_DDR3_SW_LEVELING /* Enable software leveling as part of DDR3 init */
[...]
</pre>
<ul><li>The values obtained in the previous step need to be plugged under the appropriate #define</li></ul>
<pre>Eg: For DDR3-800 (I/O Bus Clock of 400MHz)
[...]
#if defined(CONFIG_TI816X_DDR3_400)
/* For 400 MHz */
#define EMIF_TIM1    0x0CCCE524
#define EMIF_TIM2    0x30308023
#define EMIF_TIM3    0x009F82CF
#define EMIF_SDREF   0x10000C30
#define EMIF_SDCFG   0x62A41032
#define EMIF_PHYCFG  0x0000030B

#if defined(CONFIG_TI816X_DDR3_SW_LEVELING)
/* These values are obtained from the CCS app */
#define RD_DQS_GATE     <b>0x154</b> --&gt; obtained in the previous section
#define RD_DQS          <b>0x3D</b>
#define WR_DQS          <b>0x76</b>
#endif

#endif  /* CONFIG_TI816X_DDR3_400 */
[...]
</pre>
<p>Note that the values used here are for representative purposes only. Use the values obtained from the CCS program over here 
</p>
<ul><li>Open the file <i>arch/arm/include/asm/arch-ti81xx/clocks_ti816x.h</i> which is in <i>/psp/u-boot-2010.06-psp04.00.00.07/</i> in EZSDK 5.0.0.56 and add the #define shown below as appropriate</li></ul>
<pre>#define DDR_PLL_796     /* Values supported 400,531,675,796 */
</pre>
<ul><li>Open the file <i>include/configs/ti8168_evm.h</i>, for EZSDK 5.0.0.56 this is <i>psp/u-boot-2010.06-psp04.00.00.07/include/configs/ti8168_evm.h</i>and make sure the following changes are there</li></ul>
<pre>[...]
#define CONFIG_TI816X_EVM_DDR3                  /* Configure DDR3 in U-Boot */
//#define CONFIG_TI816X_EVM_DDR2                /* Configure DDR2 in U-Boot */
[...]
</pre>
<ul><li>Rebuild and flash U-Boot as described in the U-Boot user guide.</li></ul>
<h1><span class="mw-headline" id="Run_mtest">Run mtest</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=13" title="Edit section: Run mtest">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>Simple memory test can be run from the U-Boot prompt using the mtest command. The syntax of the command mtest command is given below:
</p>
<pre> mtest &lt;start-address&gt; &lt;end-address&gt; &lt;test pattern&gt; &lt;# of iterations&gt;
</pre>
<p>This command incrementally writes the test pattern to the memory range specified and then reads it back. Running the memory test with a few patterns should be sufficient for checking out the memory.
</p><p>Run the memory test over the DDR address space of the EMIFs one by one:
</p>
<pre> TI8168_EVM# mtest 0x80000000 0xA0000000 0xaa55aa55 3 (referred as Test A)
 TI8168_EVM# mtest 0xA0000000 0xC0000000 0xaa55aa55 3 (referred as Test B)
</pre>
<p>You can try different patterns (say all 0s, then all Fs and so on) to be sure of the memory reliability. 
</p>
<h2><span class="mw-headline" id="Interpreting_the_mtest_result">Interpreting the mtest result</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;section=14" title="Edit section: Interpreting the mtest result">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Test A and Test B both pass consistently - Memory corruption can be ruled out</li>
<li>Test A passes but Test B fails - Only 512MB can be used if needed. The memory part needs to be changed</li>
<li>Test A fails but Test B passes - Only 512MB can be used if needed. The memory part needs to be changed</li>
<li>Test A and Test B both fail - The setup cannot be used. The memory part needs to be changed.</li></ul>
<p><br />
</p>
<!-- 
NewPP limit report
Cached time: 20201130034845
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.058 seconds
Real time usage: 0.064 seconds
Preprocessor visited node count: 54/1000000
Preprocessor generated node count: 60/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:17748-0!canonical and timestamp 20201130034845 and revision id 118727
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init Wordwise SWleveling</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;oldid=118727">https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;oldid=118727</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_DM816x.html" title="Category:DM816x">DM816x</a></li><li><a href="Category_C6A816x.html" title="Category:C6A816x">C6A816x</a></li><li><a href="Category_AM389x.html" title="Category:AM389x">AM389x</a></li><li><a href="Category_DaVinci.html" title="Category:DaVinci">DaVinci</a></li><li><a href="Category_C6-Integra.html" title="Category:C6-Integra">C6-Integra</a></li><li><a href="Category_AM335x.html" title="Category:AM335x">AM335x</a></li><li><a href="Category_Linux.html" title="Category:Linux">Linux</a></li><li><a href="Category_PSP.html" title="Category:PSP">PSP</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=DM816x+C6A816x+AM389x+DDR3+Init+Wordwise+SWleveling" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;oldid=118727" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 2 September 2012, at 23:19.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.058","walltime":"0.064","ppvisitednodes":{"value":54,"limit":1000000},"ppgeneratednodes":{"value":60,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130034845","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":228});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:00:04 GMT -->
</html>
