
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28  109738.0      1.08     256.3    7240.8                          
    0:00:28  109738.0      1.08     256.3    7240.8                          
    0:00:28  109977.4      1.08     256.3    7240.8                          
    0:00:29  110216.8      1.08     256.3    7240.8                          
    0:00:29  110456.2      1.08     256.3    7240.8                          
    0:00:47  105105.1      0.51      74.5      67.5                          
    0:00:48  105105.1      0.51      74.5      67.5                          
    0:00:48  105105.1      0.51      74.5      67.5                          
    0:00:48  105105.4      0.51      74.4      67.5                          
    0:00:48  105105.4      0.51      74.4      67.5                          
    0:00:58   88108.2      0.51      40.0      58.8                          
    0:00:59   88048.4      0.49      39.4      44.3                          
    0:01:03   88067.5      0.48      38.5      26.2                          
    0:01:03   88088.0      0.48      36.7      13.7                          
    0:01:04   88098.4      0.43      34.6       0.0                          
    0:01:05   88109.8      0.41      33.7       0.0                          
    0:01:06   88119.1      0.40      33.4       0.0                          
    0:01:06   88133.0      0.40      32.7       0.0                          
    0:01:07   88146.3      0.38      32.3       0.0                          
    0:01:07   87677.9      0.38      32.3       0.0                          
    0:01:07   87677.9      0.38      32.3       0.0                          
    0:01:07   87677.9      0.38      32.3       0.0                          
    0:01:07   87677.9      0.38      32.3       0.0                          
    0:01:07   87677.9      0.38      32.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07   87677.9      0.38      32.3       0.0                          
    0:01:08   87701.8      0.37      31.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:08   87719.1      0.35      30.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:08   87725.5      0.35      30.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   87747.8      0.34      30.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:08   87758.2      0.34      29.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   87769.6      0.33      29.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:08   87777.3      0.33      29.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:09   87785.6      0.33      29.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:09   87804.2      0.32      29.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   87834.3      0.32      29.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   87844.6      0.32      29.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:09   87864.1      0.32      28.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:09   87879.0      0.31      28.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:09   87896.0      0.31      28.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:09   87905.3      0.30      28.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   87921.0      0.30      27.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   87934.3      0.29      27.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   87951.8      0.29      27.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   87967.3      0.29      27.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   87976.0      0.28      26.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   87988.8      0.28      26.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88004.0      0.27      26.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10   88008.0      0.27      26.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88022.6      0.27      25.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88035.9      0.27      25.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88045.7      0.27      24.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88049.2      0.27      24.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88058.5      0.27      24.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88068.3      0.26      23.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88079.8      0.26      23.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88089.6      0.26      23.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:11   88096.3      0.26      23.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88105.6      0.26      23.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88119.4      0.26      23.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88134.6      0.26      23.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88141.2      0.25      22.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88155.1      0.25      22.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88165.7      0.25      22.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88179.0      0.25      22.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88187.0      0.25      21.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88192.6      0.25      21.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88201.6      0.24      21.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88215.2      0.24      20.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88224.2      0.24      19.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88231.1      0.24      19.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88243.9      0.24      19.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88249.0      0.24      19.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88254.3      0.24      19.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88255.9      0.24      19.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88262.0      0.23      19.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88272.6      0.23      19.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88278.2      0.23      18.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88283.5      0.23      18.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88289.1      0.23      18.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88299.0      0.23      18.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88303.2      0.22      18.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88310.9      0.22      18.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88313.1      0.22      18.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88325.3      0.22      18.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88333.0      0.22      17.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88338.6      0.22      17.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88348.4      0.22      17.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   88353.8      0.22      17.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:15   88363.6      0.22      17.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88380.1      0.21      17.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88383.6      0.21      17.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88390.2      0.21      17.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88400.0      0.21      17.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88407.5      0.21      17.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88413.9      0.21      17.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88426.1      0.21      17.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   88440.7      0.21      16.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88449.3      0.21      16.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88455.1      0.20      16.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   88464.7      0.20      15.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88471.9      0.20      15.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88483.0      0.20      15.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88493.1      0.20      15.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88493.9      0.20      15.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88505.1      0.20      15.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88508.6      0.20      15.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88517.4      0.20      15.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88523.7      0.20      15.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88525.1      0.19      15.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88531.4      0.19      15.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88534.6      0.19      15.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88539.2      0.19      15.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88540.0      0.19      15.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88548.7      0.19      15.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88555.4      0.19      15.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:18   88557.3      0.19      15.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88561.2      0.19      15.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88566.3      0.19      15.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88579.6      0.19      14.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   88580.4      0.19      14.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88585.7      0.19      14.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88592.1      0.19      14.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88607.3      0.19      13.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   88607.3      0.19      13.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   88615.0      0.19      13.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   88628.0      0.19      13.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   88635.2      0.18      13.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88640.2      0.18      13.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88653.5      0.18      13.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88662.1      0.18      13.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:19   88667.4      0.17      13.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88679.6      0.17      12.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88684.7      0.17      12.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:20   88691.6      0.17      12.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88703.0      0.17      12.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88706.5      0.17      12.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88714.5      0.17      12.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88720.8      0.17      12.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:20   88732.0      0.17      12.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88741.6      0.16      12.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88749.6      0.16      11.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88757.0      0.16      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   88760.2      0.16      11.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:21   88768.7      0.16      11.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   88777.0      0.16      11.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:21   88785.5      0.16      11.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:21   88788.7      0.16      11.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   88795.6      0.16      11.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21   88799.3      0.16      11.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   88802.2      0.16      11.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   88807.6      0.16      11.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   88815.3      0.16      11.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   88821.4      0.15      11.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88828.8      0.15      11.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   88832.0      0.15      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88840.0      0.15      10.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   88845.9      0.15      10.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:22   88850.9      0.15      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   88856.0      0.15      10.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88860.0      0.15      10.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88866.1      0.15      10.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88871.9      0.15      10.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88872.5      0.15      10.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   88877.2      0.15      10.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:23   88882.0      0.15      10.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   88884.7      0.15      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:23   88890.0      0.15      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:23   88894.3      0.14      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88896.7      0.14      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88899.1      0.14      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88902.0      0.14      10.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   88907.6      0.14      10.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88912.1      0.14      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88917.9      0.14       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88923.0      0.14       9.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   88931.5      0.14       9.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   88938.2      0.14       9.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88942.7      0.14       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88949.6      0.14       9.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88954.1      0.14       9.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88960.5      0.14       9.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24   88964.8      0.13       9.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88970.1      0.13       9.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24   88975.1      0.13       9.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88979.9      0.13       9.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88984.2      0.13       8.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24   88985.5      0.13       8.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   88990.3      0.13       8.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24   88995.6      0.13       8.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   88997.7      0.13       8.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89004.4      0.13       8.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89015.0      0.13       8.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89021.7      0.13       8.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89028.9      0.12       8.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89033.9      0.12       8.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89034.2      0.12       8.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89034.2      0.12       8.3       0.0                          
    0:01:26   89031.8      0.12       8.3       0.0                          
    0:01:26   89027.5      0.12       8.3       0.0                          
    0:01:27   89029.4      0.12       8.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89038.4      0.12       8.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89044.6      0.12       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89045.9      0.12       8.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89053.3      0.12       8.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89060.5      0.12       8.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:27   89064.2      0.12       7.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89077.3      0.12       7.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89083.1      0.12       7.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:27   89091.9      0.12       7.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89093.8      0.12       7.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89098.6      0.12       7.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89101.2      0.12       7.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89101.5      0.12       7.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89105.2      0.12       7.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89106.3      0.12       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89109.2      0.12       7.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89112.4      0.12       7.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89114.8      0.12       7.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:28   89120.9      0.12       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89122.0      0.12       7.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89125.7      0.12       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89128.4      0.12       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89130.2      0.12       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89133.1      0.12       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89135.0      0.12       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89135.8      0.12       7.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89137.9      0.12       7.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89142.2      0.12       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89152.6      0.11       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89166.1      0.11       7.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89169.1      0.11       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89175.2      0.11       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89179.7      0.11       7.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89180.0      0.11       7.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89192.2      0.11       6.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89192.7      0.11       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89197.8      0.11       6.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89203.4      0.11       6.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89214.3      0.11       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89214.5      0.11       6.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89228.9      0.11       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89232.1      0.11       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89235.6      0.11       6.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89241.1      0.11       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89240.1      0.11       6.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89240.9      0.11       6.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89243.0      0.11       6.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89243.3      0.10       6.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89243.0      0.10       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89250.4      0.10       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89251.0      0.10       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89251.5      0.10       6.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89255.5      0.10       6.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89259.0      0.10       6.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89262.7      0.10       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89266.4      0.10       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89268.8      0.10       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89276.8      0.10       6.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89281.0      0.10       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89280.8      0.10       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89286.4      0.10       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89290.3      0.10       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89290.6      0.10       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89298.3      0.10       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89299.4      0.10       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89303.6      0.10       6.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89307.4      0.10       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89309.2      0.10       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89312.7      0.10       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89313.5      0.10       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89318.5      0.10       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89326.5      0.09       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89331.8      0.09       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89333.4      0.09       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89335.8      0.09       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89338.2      0.09       5.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89343.3      0.09       5.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89345.1      0.09       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89349.1      0.09       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89350.5      0.09       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89356.0      0.09       5.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89357.6      0.09       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89362.7      0.09       5.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89364.8      0.09       5.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35   89364.8      0.09       5.6       0.0                          
    0:01:35   89364.8      0.09       5.6       0.0                          
    0:01:38   89087.4      0.09       5.6       0.0                          
    0:01:39   89019.0      0.09       5.6       0.0                          
    0:01:39   89016.9      0.09       5.6       0.0                          
    0:01:39   89015.8      0.09       5.6       0.0                          
    0:01:39   89014.8      0.09       5.6       0.0                          
    0:01:39   89014.8      0.09       5.6       0.0                          
    0:01:40   89014.8      0.09       5.6       0.0                          
    0:01:40   88937.4      0.10       6.0       0.0                          
    0:01:40   88930.2      0.10       6.0       0.0                          
    0:01:40   88930.2      0.10       6.0       0.0                          
    0:01:40   88930.2      0.10       6.0       0.0                          
    0:01:40   88930.2      0.10       6.0       0.0                          
    0:01:40   88930.2      0.10       6.0       0.0                          
    0:01:40   88930.2      0.10       6.0       0.0                          
    0:01:40   88933.6      0.10       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:41   88937.4      0.09       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:41   88977.8      0.09       5.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   89012.9      0.09       5.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89025.4      0.09       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89034.2      0.09       5.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89038.2      0.09       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89042.4      0.09       5.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89052.8      0.09       5.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89059.5      0.09       4.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89062.7      0.09       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89066.1      0.09       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89072.2      0.09       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89073.6      0.09       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89077.5      0.09       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89091.9      0.08       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89095.6      0.08       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89105.2      0.08       4.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89110.5      0.08       4.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89121.4      0.08       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89130.5      0.08       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89136.6      0.08       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89136.6      0.08       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89144.6      0.08       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89147.2      0.08       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89148.8      0.08       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89151.2      0.08       4.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   89152.8      0.08       4.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89163.2      0.08       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89170.6      0.08       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89173.3      0.08       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89177.6      0.08       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89187.7      0.08       3.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89189.0      0.08       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89192.7      0.08       3.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89193.5      0.08       3.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45   89193.0      0.08       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89195.1      0.08       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89196.7      0.08       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89198.0      0.08       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89207.4      0.08       3.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89209.5      0.08       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89210.5      0.08       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89211.6      0.08       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89212.4      0.08       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89213.7      0.08       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89218.5      0.08       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89224.9      0.08       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89234.0      0.08       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89246.2      0.08       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46   89250.7      0.08       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89256.6      0.08       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89264.0      0.08       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89265.6      0.08       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89271.5      0.07       3.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   89289.0      0.07       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89294.3      0.07       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89295.4      0.07       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   89306.6      0.07       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89307.9      0.07       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89313.8      0.07       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89315.6      0.07       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89318.8      0.07       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89318.8      0.07       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89322.0      0.07       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89324.1      0.07       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   89327.1      0.07       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89330.8      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89331.6      0.07       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89336.6      0.07       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89342.7      0.07       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89347.0      0.07       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89355.5      0.07       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89364.8      0.07       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89364.8      0.07       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89373.3      0.07       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89374.7      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89375.7      0.07       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89379.5      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89384.0      0.07       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89385.8      0.07       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89389.8      0.07       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89395.9      0.07       2.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   89397.3      0.07       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89399.7      0.07       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89401.5      0.07       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89403.7      0.07       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89410.8      0.07       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89414.6      0.07       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89418.6      0.07       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49   89419.9      0.07       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89428.7      0.07       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89435.1      0.07       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89438.8      0.07       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50   89440.4      0.07       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89449.1      0.06       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89451.5      0.06       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89455.5      0.06       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89460.6      0.06       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89464.0      0.06       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89465.6      0.06       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50   89468.8      0.06       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50   89469.6      0.06       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51   89475.5      0.06       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51   89475.2      0.06       2.6       0.0                          
    0:01:51   89459.3      0.06       2.6       0.0                          
    0:01:51   89439.3      0.06       2.6       0.0                          
    0:01:51   89423.9      0.06       2.6       0.0                          
    0:01:51   89402.6      0.06       2.6       0.0                          
    0:01:51   89390.4      0.06       2.6       0.0                          
    0:01:51   89375.7      0.06       2.6       0.0                          
    0:01:52   89363.5      0.06       2.6       0.0                          
    0:01:52   89349.1      0.06       2.6       0.0                          
    0:01:53   89329.4      0.06       2.6       0.0                          
    0:01:53   89303.1      0.06       2.6       0.0                          
    0:01:53   89276.8      0.06       2.6       0.0                          
    0:01:53   89150.4      0.06       2.6       0.0                          
    0:01:54   89011.3      0.06       2.6       0.0                          
    0:01:54   88989.8      0.06       2.6       0.0                          
    0:01:54   88987.4      0.06       2.6       0.0                          
    0:01:54   88929.1      0.06       2.6       0.0                          
    0:01:54   88887.4      0.06       2.6       0.0                          
    0:01:54   88879.4      0.06       2.6       0.0                          
    0:01:55   88686.3      0.06       2.6       0.0                          
    0:01:55   88490.0      0.06       2.6       0.0                          
    0:01:56   88312.0      0.06       2.6       0.0                          
    0:01:56   88307.7      0.06       2.6       0.0                          
    0:01:56   88306.4      0.06       2.6       0.0                          
    0:01:57   88304.0      0.06       2.6       0.0                          
    0:01:57   88299.2      0.06       2.6       0.0                          
    0:01:58   88298.2      0.06       2.6       0.0                          
    0:01:59   88287.0      0.06       2.6       0.0                          
    0:02:02   88285.1      0.06       2.6       0.0                          
    0:02:02   88240.2      0.08       2.8       0.0                          
    0:02:02   88235.7      0.08       2.8       0.0                          
    0:02:02   88235.7      0.08       2.8       0.0                          
    0:02:02   88235.7      0.08       2.8       0.0                          
    0:02:02   88235.7      0.08       2.8       0.0                          
    0:02:02   88235.7      0.08       2.8       0.0                          
    0:02:03   88235.7      0.08       2.8       0.0                          
    0:02:03   88242.6      0.07       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88253.2      0.07       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88297.9      0.06       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88298.2      0.06       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88299.8      0.06       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88299.5      0.06       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88300.3      0.06       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88301.1      0.06       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88302.2      0.06       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88305.9      0.06       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88310.9      0.06       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88315.2      0.06       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88317.9      0.06       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88318.6      0.06       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88323.2      0.06       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88326.1      0.06       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05   88326.9      0.06       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88330.9      0.06       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88333.3      0.06       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88334.3      0.06       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88337.8      0.06       2.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05   88339.4      0.06       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88344.2      0.06       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88348.7      0.06       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88352.4      0.06       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88353.5      0.06       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88356.2      0.06       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88357.8      0.06       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88360.9      0.06       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88366.0      0.06       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88371.1      0.06       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88375.3      0.06       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88381.2      0.06       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88382.2      0.06       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88387.8      0.06       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88398.4      0.06       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07   88400.8      0.06       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88407.5      0.06       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88412.8      0.06       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88416.0      0.06       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88421.3      0.06       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88433.8      0.06       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88435.7      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88437.0      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88438.6      0.05       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88438.9      0.05       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08   88442.3      0.05       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88444.2      0.05       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:08   88447.7      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88454.0      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88456.7      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88459.4      0.05       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88459.6      0.05       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08   88461.8      0.05       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88462.3      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88464.4      0.05       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88468.1      0.05       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88469.5      0.05       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09   88471.3      0.05       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88478.8      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88482.2      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88485.7      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88488.6      0.05       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88495.5      0.05       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88497.7      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88499.8      0.05       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88500.9      0.05       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10   88505.4      0.05       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88505.6      0.05       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10   88508.6      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88510.4      0.05       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88513.1      0.05       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88512.6      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88512.6      0.05       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88514.7      0.05       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88517.1      0.05       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88521.1      0.05       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88526.7      0.05       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88532.2      0.05       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:11   88537.0      0.05       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88539.7      0.05       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88543.2      0.05       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88544.2      0.05       2.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:31:48 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44291.660286
Buf/Inv area:                     5594.246035
Noncombinational area:           44252.556489
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88544.216776
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:31:53 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  26.9436 mW   (92%)
  Net Switching Power  =   2.3003 mW    (8%)
                         ---------
Total Dynamic Power    =  29.2439 mW  (100%)

Cell Leakage Power     =   1.7197 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.5549e+04          286.8477        7.3650e+05        2.6573e+04  (  85.82%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3945e+03        2.0134e+03        9.8318e+05        4.3911e+03  (  14.18%)
--------------------------------------------------------------------------------------------------
Total          2.6944e+04 uW     2.3003e+03 uW     1.7197e+06 nW     3.0964e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:31:53 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U557/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[18] (memory_b20_SIZE12_LOGSIZE4_6)
                                                          0.00       0.23 f
  path/genblk1[9].path/Mat_a_Mem/data_out[18] (seqMemory_b20_SIZE12_6)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/in0[18] (mac_b20_g1_3)        0.00       0.23 f
  path/genblk1[9].path/path/mult_21/a[18] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/mult_21/U1283/Z (XOR2_X1)     0.08       0.31 f
  path/genblk1[9].path/path/mult_21/U1274/ZN (NAND2_X2)
                                                          0.06       0.37 r
  path/genblk1[9].path/path/mult_21/U1752/ZN (OAI22_X1)
                                                          0.05       0.42 f
  path/genblk1[9].path/path/mult_21/U420/CO (FA_X1)       0.11       0.52 f
  path/genblk1[9].path/path/mult_21/U408/S (FA_X1)        0.13       0.66 f
  path/genblk1[9].path/path/mult_21/U1122/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[9].path/path/mult_21/U1123/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[9].path/path/mult_21/U397/S (FA_X1)        0.13       0.86 r
  path/genblk1[9].path/path/mult_21/U396/S (FA_X1)        0.12       0.98 f
  path/genblk1[9].path/path/mult_21/U1240/ZN (NOR2_X1)
                                                          0.04       1.02 r
  path/genblk1[9].path/path/mult_21/U1586/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[9].path/path/mult_21/U1599/ZN (AOI21_X1)
                                                          0.05       1.10 r
  path/genblk1[9].path/path/mult_21/U1838/ZN (OAI21_X1)
                                                          0.04       1.14 f
  path/genblk1[9].path/path/mult_21/U1277/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[9].path/path/mult_21/U1768/ZN (OAI21_X1)
                                                          0.03       1.21 f
  path/genblk1[9].path/path/mult_21/U1929/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[9].path/path/mult_21/U1979/ZN (OAI21_X1)
                                                          0.03       1.29 f
  path/genblk1[9].path/path/mult_21/U1928/ZN (AOI21_X1)
                                                          0.04       1.33 r
  path/genblk1[9].path/path/mult_21/U1978/ZN (OAI21_X1)
                                                          0.03       1.36 f
  path/genblk1[9].path/path/mult_21/U1977/ZN (AOI21_X1)
                                                          0.04       1.40 r
  path/genblk1[9].path/path/mult_21/U1837/ZN (INV_X1)     0.03       1.43 f
  path/genblk1[9].path/path/mult_21/U1557/ZN (NAND2_X1)
                                                          0.04       1.47 r
  path/genblk1[9].path/path/mult_21/U1558/ZN (NAND3_X1)
                                                          0.04       1.51 f
  path/genblk1[9].path/path/mult_21/U1563/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[9].path/path/mult_21/U1193/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[9].path/path/mult_21/U1260/ZN (NAND2_X1)
                                                          0.04       1.62 r
  path/genblk1[9].path/path/mult_21/U1195/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[9].path/path/mult_21/U1265/ZN (NAND2_X1)
                                                          0.03       1.69 r
  path/genblk1[9].path/path/mult_21/U1217/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[9].path/path/mult_21/U1249/ZN (NAND2_X1)
                                                          0.03       1.76 r
  path/genblk1[9].path/path/mult_21/U1175/ZN (AND3_X1)
                                                          0.05       1.81 r
  path/genblk1[9].path/path/mult_21/product[39] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       1.81 r
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
